 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : execute
Version: D-2010.03-SP5
Date   : Tue Mar 15 16:16:56 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[31] (in)                                         0.00       0.00 r
  alu_ex/B[31] (alu)                                      0.00       0.00 r
  alu_ex/SET_FLAGS/B[31] (setter)                         0.00       0.00 r
  alu_ex/SET_FLAGS/NEGATE_B/X[31] (not_32_1)              0.00       0.00 r
  alu_ex/SET_FLAGS/NEGATE_B/NOT_32BIT[31].NOT_1/x (not_1_1)
                                                          0.00       0.00 r
  alu_ex/SET_FLAGS/NEGATE_B/NOT_32BIT[31].NOT_1/U1/ZN (INV_X32)
                                                          0.01       0.01 f
  alu_ex/SET_FLAGS/NEGATE_B/NOT_32BIT[31].NOT_1/z (not_1_1)
                                                          0.00       0.01 f
  alu_ex/SET_FLAGS/NEGATE_B/Z[31] (not_32_1)              0.00       0.01 f
  alu_ex/SET_FLAGS/FULL_ADDER/B[31] (fa_nbit_1)           0.00       0.01 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[31].FA/b (fa_1)     0.00       0.01 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[31].FA/U2/ZN (INV_X16)
                                                          0.01       0.02 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[31].FA/U5/ZN (NAND2_X4)
                                                          0.01       0.03 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[31].FA/cout (fa_1)
                                                          0.00       0.03 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[30].FA/cin (fa_2)
                                                          0.00       0.03 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[30].FA/U9/ZN (INV_X8)
                                                          0.01       0.04 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[30].FA/U10/ZN (OAI21_X4)
                                                          0.02       0.06 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[30].FA/cout (fa_2)
                                                          0.00       0.06 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[29].FA/cin (fa_3)
                                                          0.00       0.06 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[29].FA/U11/ZN (NOR2_X4)
                                                          0.03       0.09 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (NOR2_X4)
                                                          0.02       0.10 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[29].FA/cout (fa_3)
                                                          0.00       0.10 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[28].FA/cin (fa_4)
                                                          0.00       0.10 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NOR2_X4)
                                                          0.03       0.13 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NOR2_X4)
                                                          0.02       0.15 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[28].FA/cout (fa_4)
                                                          0.00       0.15 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[27].FA/cin (fa_5)
                                                          0.00       0.15 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.17 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[27].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.19 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[27].FA/cout (fa_5)
                                                          0.00       0.19 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[26].FA/cin (fa_6)
                                                          0.00       0.19 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.21 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[26].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.23 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[26].FA/cout (fa_6)
                                                          0.00       0.23 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[25].FA/cin (fa_7)
                                                          0.00       0.23 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[25].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.26 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NOR2_X4)
                                                          0.02       0.27 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[25].FA/cout (fa_7)
                                                          0.00       0.27 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[24].FA/cin (fa_8)
                                                          0.00       0.27 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[24].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.30 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[24].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.32 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[24].FA/cout (fa_8)
                                                          0.00       0.32 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[23].FA/cin (fa_9)
                                                          0.00       0.32 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[23].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.34 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[23].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.36 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[23].FA/cout (fa_9)
                                                          0.00       0.36 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[22].FA/cin (fa_10)
                                                          0.00       0.36 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NOR2_X4)
                                                          0.03       0.39 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[22].FA/U3/ZN (NOR2_X4)
                                                          0.02       0.40 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[22].FA/cout (fa_10)
                                                          0.00       0.40 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[21].FA/cin (fa_11)
                                                          0.00       0.40 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[21].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.43 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[21].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.45 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[21].FA/cout (fa_11)
                                                          0.00       0.45 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[20].FA/cin (fa_12)
                                                          0.00       0.45 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.47 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[20].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.49 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[20].FA/cout (fa_12)
                                                          0.00       0.49 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[19].FA/cin (fa_13)
                                                          0.00       0.49 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[19].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.52 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[19].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.53 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[19].FA/cout (fa_13)
                                                          0.00       0.53 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[18].FA/cin (fa_14)
                                                          0.00       0.53 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[18].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.56 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[18].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.58 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[18].FA/cout (fa_14)
                                                          0.00       0.58 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[17].FA/cin (fa_15)
                                                          0.00       0.58 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[17].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.60 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[17].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.62 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[17].FA/cout (fa_15)
                                                          0.00       0.62 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[16].FA/cin (fa_16)
                                                          0.00       0.62 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[16].FA/U3/ZN (NOR2_X4)
                                                          0.03       0.65 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[16].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.66 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[16].FA/cout (fa_16)
                                                          0.00       0.66 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[15].FA/cin (fa_17)
                                                          0.00       0.66 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[15].FA/U6/ZN (NOR2_X4)
                                                          0.03       0.69 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[15].FA/U9/ZN (NOR2_X4)
                                                          0.02       0.71 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[15].FA/cout (fa_17)
                                                          0.00       0.71 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[14].FA/cin (fa_18)
                                                          0.00       0.71 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NOR2_X4)
                                                          0.03       0.73 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[14].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.75 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[14].FA/cout (fa_18)
                                                          0.00       0.75 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[13].FA/cin (fa_19)
                                                          0.00       0.75 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[13].FA/U5/ZN (NOR2_X4)
                                                          0.03       0.78 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[13].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.79 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[13].FA/cout (fa_19)
                                                          0.00       0.79 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[12].FA/cin (fa_20)
                                                          0.00       0.79 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[12].FA/U5/ZN (NOR2_X4)
                                                          0.03       0.82 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[12].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.84 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[12].FA/cout (fa_20)
                                                          0.00       0.84 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[11].FA/cin (fa_21)
                                                          0.00       0.84 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[11].FA/U5/ZN (NOR2_X4)
                                                          0.03       0.86 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[11].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.88 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[11].FA/cout (fa_21)
                                                          0.00       0.88 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[10].FA/cin (fa_22)
                                                          0.00       0.88 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[10].FA/U6/ZN (NOR2_X4)
                                                          0.03       0.91 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[10].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.92 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[10].FA/cout (fa_22)
                                                          0.00       0.92 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[9].FA/cin (fa_23)
                                                          0.00       0.92 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[9].FA/U2/ZN (NOR2_X4)
                                                          0.03       0.95 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[9].FA/U8/ZN (NOR2_X4)
                                                          0.02       0.97 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[9].FA/cout (fa_23)
                                                          0.00       0.97 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[8].FA/cin (fa_24)
                                                          0.00       0.97 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[8].FA/U2/ZN (AOI21_X4)
                                                          0.03       1.00 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[8].FA/U3/ZN (INV_X4)
                                                          0.02       1.01 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[8].FA/cout (fa_24)
                                                          0.00       1.01 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[7].FA/cin (fa_25)
                                                          0.00       1.01 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[7].FA/U6/ZN (NOR2_X4)
                                                          0.03       1.04 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[7].FA/U8/ZN (NOR2_X4)
                                                          0.02       1.05 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[7].FA/cout (fa_25)
                                                          0.00       1.05 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[6].FA/cin (fa_26)
                                                          0.00       1.05 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[6].FA/U6/ZN (NOR2_X4)
                                                          0.03       1.08 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[6].FA/U8/ZN (NOR2_X4)
                                                          0.02       1.10 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[6].FA/cout (fa_26)
                                                          0.00       1.10 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[5].FA/cin (fa_27)
                                                          0.00       1.10 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[5].FA/U6/ZN (NOR2_X4)
                                                          0.03       1.12 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[5].FA/U8/ZN (NOR2_X4)
                                                          0.02       1.14 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[5].FA/cout (fa_27)
                                                          0.00       1.14 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[4].FA/cin (fa_28)
                                                          0.00       1.14 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[4].FA/U1/ZN (NOR2_X4)
                                                          0.03       1.17 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[4].FA/U9/ZN (NOR2_X4)
                                                          0.02       1.18 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[4].FA/cout (fa_28)
                                                          0.00       1.18 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[3].FA/cin (fa_29)
                                                          0.00       1.18 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[3].FA/U5/ZN (OAI21_X4)
                                                          0.04       1.22 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[3].FA/U8/ZN (INV_X8)
                                                          0.01       1.23 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[3].FA/cout (fa_29)
                                                          0.00       1.23 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[2].FA/cin (fa_30)
                                                          0.00       1.23 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[2].FA/U2/ZN (OAI21_X4)
                                                          0.04       1.27 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[2].FA/U7/ZN (INV_X8)
                                                          0.01       1.28 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[2].FA/cout (fa_30)
                                                          0.00       1.28 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[1].FA/cin (fa_31)
                                                          0.00       1.28 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[1].FA/U3/ZN (OAI21_X4)
                                                          0.04       1.32 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[1].FA/U4/ZN (INV_X8)
                                                          0.02       1.33 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[1].FA/cout (fa_31)
                                                          0.00       1.33 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[0].FA/cin (fa_32)
                                                          0.00       1.33 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[0].FA/U3/ZN (AOI21_X4)
                                                          0.04       1.37 r
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[0].FA/U2/ZN (INV_X8)
                                                          0.01       1.38 f
  alu_ex/SET_FLAGS/FULL_ADDER/FA_NBIT[0].FA/cout (fa_32)
                                                          0.00       1.38 f
  alu_ex/SET_FLAGS/FULL_ADDER/U1/ZN (NAND2_X2)            0.03       1.41 r
  alu_ex/SET_FLAGS/FULL_ADDER/U4/ZN (NAND2_X4)            0.02       1.43 f
  alu_ex/SET_FLAGS/FULL_ADDER/of (fa_nbit_1)              0.00       1.43 f
  alu_ex/SET_FLAGS/U6/ZN (INV_X4)                         0.02       1.45 r
  alu_ex/SET_FLAGS/U10/ZN (NAND2_X4)                      0.02       1.46 f
  alu_ex/SET_FLAGS/U12/ZN (NAND2_X4)                      0.03       1.49 r
  alu_ex/SET_FLAGS/U5/ZN (INV_X8)                         0.01       1.50 f
  alu_ex/SET_FLAGS/U9/ZN (NOR2_X4)                        0.02       1.53 r
  alu_ex/SET_FLAGS/sgt (setter)                           0.00       1.53 r
  alu_ex/EXTEND_SGT/x (extend_1to32_1)                    0.00       1.53 r
  alu_ex/EXTEND_SGT/U2/ZN (INV_X4)                        0.01       1.54 f
  alu_ex/EXTEND_SGT/U1/ZN (INV_X8)                        0.01       1.55 r
  alu_ex/EXTEND_SGT/Z[31] (extend_1to32_1)                0.00       1.55 r
  alu_ex/FINAL_MUX/in4[31] (mux16to1_32bit)               0.00       1.55 r
  alu_ex/FINAL_MUX/MUX_BUS1/in4[31] (mux8to1_32bit_0)     0.00       1.55 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/in0[31] (mux4to1_32bit_3)
                                                          0.00       1.55 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_BUS1/X[31] (mux2to1_32bit_9)
                                                          0.00       1.55 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_BUS1/MUX2TO1_32BIT[31].MUX/x (mux_1_257)
                                                          0.00       1.55 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_BUS1/MUX2TO1_32BIT[31].MUX/U1/ZN (NAND2_X4)
                                                          0.01       1.56 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_BUS1/MUX2TO1_32BIT[31].MUX/U3/ZN (NAND2_X4)
                                                          0.02       1.58 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_BUS1/MUX2TO1_32BIT[31].MUX/z (mux_1_257)
                                                          0.00       1.58 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_BUS1/Z[31] (mux2to1_32bit_9)
                                                          0.00       1.58 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_OUT/X[31] (mux2to1_32bit_7)
                                                          0.00       1.58 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[31].MUX/x (mux_1_193)
                                                          0.00       1.58 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       1.60 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[31].MUX/U1/ZN (NAND2_X4)
                                                          0.02       1.62 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[31].MUX/z (mux_1_193)
                                                          0.00       1.62 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/MUX_OUT/Z[31] (mux2to1_32bit_7)
                                                          0.00       1.62 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS2/Z[31] (mux4to1_32bit_3)
                                                          0.00       1.62 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Y[31] (mux2to1_32bit_14)
                                                          0.00       1.62 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[31].MUX/y (mux_1_417)
                                                          0.00       1.62 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       1.64 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[31].MUX/U3/ZN (NAND2_X4)
                                                          0.03       1.66 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[31].MUX/z (mux_1_417)
                                                          0.00       1.66 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[31] (mux2to1_32bit_14)
                                                          0.00       1.66 r
  alu_ex/FINAL_MUX/MUX_BUS1/Z[31] (mux8to1_32bit_0)       0.00       1.66 r
  alu_ex/FINAL_MUX/MUX_OUT/X[31] (mux2to1_32bit_15)       0.00       1.66 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[31].MUX/x (mux_1_449)
                                                          0.00       1.66 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       1.68 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[31].MUX/U3/ZN (NAND2_X4)
                                                          0.02       1.70 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[31].MUX/z (mux_1_449)
                                                          0.00       1.70 r
  alu_ex/FINAL_MUX/MUX_OUT/Z[31] (mux2to1_32bit_15)       0.00       1.70 r
  alu_ex/FINAL_MUX/Z[31] (mux16to1_32bit)                 0.00       1.70 r
  alu_ex/ALUout[31] (alu)                                 0.00       1.70 r
  CHOOSE_FP_OR_NOTMUL/X[31] (mux2to1_32bit_0)             0.00       1.70 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[31].MUX/x (mux_1_969)
                                                          0.00       1.70 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[31].MUX/U1/ZN (NAND2_X4)
                                                          0.01       1.71 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[31].MUX/U4/ZN (NAND2_X2)
                                                          0.02       1.73 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[31].MUX/z (mux_1_969)
                                                          0.00       1.73 r
  CHOOSE_FP_OR_NOTMUL/Z[31] (mux2to1_32bit_0)             0.00       1.73 r
  aluResult_out[31] (out)                                 0.00       1.73 r
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.48


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[31] (in)                                         0.00       0.00 r
  alu_ex/B[31] (alu)                                      0.00       0.00 r
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       0.02 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.03       0.05 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.05 f
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.05 f
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.06       0.11 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.03       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.16 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.04       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.01       0.21 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.04       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.39 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.43 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.58 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.62 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.66 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.70 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.74 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.78 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.82 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.86 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.89 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.93 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U4/ZN (NAND2_X4)       0.02       0.97 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U5/ZN (NAND2_X4)       0.02       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cout (fa_54)           0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cin (fa_55)             0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U3/ZN (NAND2_X4)        0.02       1.01 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U5/ZN (NAND2_X4)        0.02       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cout (fa_55)            0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cin (fa_56)             0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U3/ZN (NAND2_X4)        0.02       1.05 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U5/ZN (NAND2_X4)        0.02       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cout (fa_56)            0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cin (fa_57)             0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U3/ZN (NAND2_X4)        0.02       1.09 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U5/ZN (NAND2_X4)        0.02       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cout (fa_57)            0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cin (fa_58)             0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U5/ZN (NAND2_X4)        0.02       1.13 f
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U4/ZN (NAND2_X4)        0.03       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cout (fa_58)            0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cin (fa_59)             0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U5/ZN (AOI21_X4)        0.02       1.18 f
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U6/ZN (INV_X8)          0.02       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cout (fa_59)            0.00       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/cin (fa_60)             0.00       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/U2/ZN (NAND2_X4)        0.01       1.21 f
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/U3/ZN (NAND2_X4)        0.02       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/cout (fa_60)            0.00       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/cin (fa_61)             0.00       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/U6/ZN (XNOR2_X2)        0.02       1.25 f
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/sum (fa_61)             0.00       1.25 f
  alu_ex/FULL_ADDER/Sum[3] (fa_nbit_0)                    0.00       1.25 f
  alu_ex/FINAL_MUX/in1[3] (mux16to1_32bit)                0.00       1.25 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[3] (mux8to1_32bit_0)      0.00       1.25 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[3] (mux4to1_32bit_0)
                                                          0.00       1.25 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[3] (mux2to1_32bit_12)
                                                          0.00       1.25 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[3].MUX/y (mux_1_381)
                                                          0.00       1.25 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[3].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.38 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[3].MUX/z (mux_1_381)
                                                          0.00       1.38 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[3] (mux2to1_32bit_12)
                                                          0.00       1.38 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[3] (mux2to1_32bit_10)
                                                          0.00       1.38 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[3].MUX/x (mux_1_317)
                                                          0.00       1.38 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[3].MUX/U1/ZN (INV_X4)
                                                          0.02       1.39 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[3].MUX/U2/ZN (NOR2_X2)
                                                          0.01       1.41 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[3].MUX/z (mux_1_317)
                                                          0.00       1.41 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[3] (mux2to1_32bit_10)
                                                          0.00       1.41 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[3] (mux4to1_32bit_0)
                                                          0.00       1.41 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[3] (mux2to1_32bit_14)
                                                          0.00       1.41 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[3].MUX/x (mux_1_445)
                                                          0.00       1.41 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[3].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.50 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[3].MUX/z (mux_1_445)
                                                          0.00       1.50 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[3] (mux2to1_32bit_14)
                                                          0.00       1.50 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[3] (mux8to1_32bit_0)        0.00       1.50 f
  alu_ex/FINAL_MUX/MUX_OUT/X[3] (mux2to1_32bit_15)        0.00       1.50 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[3].MUX/x (mux_1_477)
                                                          0.00       1.50 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[3].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.60 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[3].MUX/z (mux_1_477)
                                                          0.00       1.60 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[3] (mux2to1_32bit_15)        0.00       1.60 f
  alu_ex/FINAL_MUX/Z[3] (mux16to1_32bit)                  0.00       1.60 f
  alu_ex/ALUout[3] (alu)                                  0.00       1.60 f
  CHOOSE_FP_OR_NOTMUL/X[3] (mux2to1_32bit_0)              0.00       1.60 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[3].MUX/x (mux_1_997)
                                                          0.00       1.60 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[3].MUX/U1/Z (MUX2_X1)
                                                          0.09       1.68 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[3].MUX/z (mux_1_997)
                                                          0.00       1.68 f
  CHOOSE_FP_OR_NOTMUL/Z[3] (mux2to1_32bit_0)              0.00       1.68 f
  aluResult_out[3] (out)                                  0.00       1.68 f
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[31] (in)                                         0.00       0.00 r
  alu_ex/B[31] (alu)                                      0.00       0.00 r
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       0.02 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.03       0.05 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.05 f
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.05 f
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.06       0.11 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.03       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.16 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.04       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.01       0.21 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.04       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.39 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.43 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.58 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.62 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.66 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.70 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.74 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.78 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.82 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.86 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.89 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.93 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U4/ZN (NAND2_X4)       0.02       0.97 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U5/ZN (NAND2_X4)       0.02       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cout (fa_54)           0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cin (fa_55)             0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U3/ZN (NAND2_X4)        0.02       1.01 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U5/ZN (NAND2_X4)        0.02       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cout (fa_55)            0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cin (fa_56)             0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U3/ZN (NAND2_X4)        0.02       1.05 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U5/ZN (NAND2_X4)        0.02       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cout (fa_56)            0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cin (fa_57)             0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U3/ZN (NAND2_X4)        0.02       1.09 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U5/ZN (NAND2_X4)        0.02       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cout (fa_57)            0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cin (fa_58)             0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U5/ZN (NAND2_X4)        0.02       1.13 f
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U4/ZN (NAND2_X4)        0.03       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cout (fa_58)            0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cin (fa_59)             0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U5/ZN (AOI21_X4)        0.02       1.18 f
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U6/ZN (INV_X8)          0.02       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cout (fa_59)            0.00       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/cin (fa_60)             0.00       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/U2/ZN (NAND2_X4)        0.01       1.21 f
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/U3/ZN (NAND2_X4)        0.02       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/cout (fa_60)            0.00       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/cin (fa_61)             0.00       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/U1/ZN (NAND2_X2)        0.02       1.25 f
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/U2/ZN (NAND2_X4)        0.03       1.28 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/cout (fa_61)            0.00       1.28 r
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/cin (fa_62)             0.00       1.28 r
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/U6/ZN (XNOR2_X2)        0.03       1.30 f
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/sum (fa_62)             0.00       1.30 f
  alu_ex/FULL_ADDER/Sum[2] (fa_nbit_0)                    0.00       1.30 f
  alu_ex/FINAL_MUX/in0[2] (mux16to1_32bit)                0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/in0[2] (mux8to1_32bit_0)      0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in0[2] (mux4to1_32bit_0)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/X[2] (mux2to1_32bit_12)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[2].MUX/x (mux_1_382)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[2].MUX/U3/ZN (NAND2_X2)
                                                          0.03       1.33 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[2].MUX/U4/ZN (NAND2_X2)
                                                          0.02       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[2].MUX/z (mux_1_382)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[2] (mux2to1_32bit_12)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[2] (mux2to1_32bit_10)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[2].MUX/x (mux_1_318)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[2].MUX/U2/ZN (AND2_X2)
                                                          0.04       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[2].MUX/z (mux_1_318)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[2] (mux2to1_32bit_10)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[2] (mux4to1_32bit_0)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[2] (mux2to1_32bit_14)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[2].MUX/x (mux_1_446)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[2].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.48 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[2].MUX/z (mux_1_446)
                                                          0.00       1.48 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[2] (mux2to1_32bit_14)
                                                          0.00       1.48 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[2] (mux8to1_32bit_0)        0.00       1.48 f
  alu_ex/FINAL_MUX/MUX_OUT/X[2] (mux2to1_32bit_15)        0.00       1.48 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[2].MUX/x (mux_1_478)
                                                          0.00       1.48 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[2].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.58 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[2].MUX/z (mux_1_478)
                                                          0.00       1.58 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[2] (mux2to1_32bit_15)        0.00       1.58 f
  alu_ex/FINAL_MUX/Z[2] (mux16to1_32bit)                  0.00       1.58 f
  alu_ex/ALUout[2] (alu)                                  0.00       1.58 f
  CHOOSE_FP_OR_NOTMUL/X[2] (mux2to1_32bit_0)              0.00       1.58 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[2].MUX/x (mux_1_998)
                                                          0.00       1.58 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[2].MUX/U1/Z (MUX2_X1)
                                                          0.09       1.67 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[2].MUX/z (mux_1_998)
                                                          0.00       1.67 f
  CHOOSE_FP_OR_NOTMUL/Z[2] (mux2to1_32bit_0)              0.00       1.67 f
  aluResult_out[2] (out)                                  0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[31] (in)                                         0.00       0.00 r
  alu_ex/B[31] (alu)                                      0.00       0.00 r
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       0.02 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.03       0.05 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.05 f
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.05 f
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.06       0.11 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.03       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.16 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.04       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.01       0.21 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.04       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.39 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.43 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.58 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.62 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.66 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.70 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.74 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.78 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.82 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.86 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.89 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.93 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U4/ZN (NAND2_X4)       0.02       0.97 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U5/ZN (NAND2_X4)       0.02       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cout (fa_54)           0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cin (fa_55)             0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U3/ZN (NAND2_X4)        0.02       1.01 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U5/ZN (NAND2_X4)        0.02       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cout (fa_55)            0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cin (fa_56)             0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U3/ZN (NAND2_X4)        0.02       1.05 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U5/ZN (NAND2_X4)        0.02       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cout (fa_56)            0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cin (fa_57)             0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U3/ZN (NAND2_X4)        0.02       1.09 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U5/ZN (NAND2_X4)        0.02       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cout (fa_57)            0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cin (fa_58)             0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U5/ZN (NAND2_X4)        0.02       1.13 f
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U4/ZN (NAND2_X4)        0.03       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cout (fa_58)            0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cin (fa_59)             0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U5/ZN (AOI21_X4)        0.02       1.18 f
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U6/ZN (INV_X8)          0.02       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cout (fa_59)            0.00       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/cin (fa_60)             0.00       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/U1/ZN (XNOR2_X1)        0.03       1.22 f
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/sum (fa_60)             0.00       1.22 f
  alu_ex/FULL_ADDER/Sum[4] (fa_nbit_0)                    0.00       1.22 f
  alu_ex/FINAL_MUX/in1[4] (mux16to1_32bit)                0.00       1.22 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[4] (mux8to1_32bit_0)      0.00       1.22 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[4] (mux4to1_32bit_0)
                                                          0.00       1.22 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[4] (mux2to1_32bit_12)
                                                          0.00       1.22 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[4].MUX/y (mux_1_380)
                                                          0.00       1.22 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[4].MUX/U1/Z (MUX2_X1)
                                                          0.12       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[4].MUX/z (mux_1_380)
                                                          0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[4] (mux2to1_32bit_12)
                                                          0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[4] (mux2to1_32bit_10)
                                                          0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[4].MUX/x (mux_1_316)
                                                          0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[4].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[4].MUX/z (mux_1_316)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[4] (mux2to1_32bit_10)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[4] (mux4to1_32bit_0)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[4] (mux2to1_32bit_14)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[4].MUX/x (mux_1_444)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[4].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.48 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[4].MUX/z (mux_1_444)
                                                          0.00       1.48 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[4] (mux2to1_32bit_14)
                                                          0.00       1.48 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[4] (mux8to1_32bit_0)        0.00       1.48 f
  alu_ex/FINAL_MUX/MUX_OUT/X[4] (mux2to1_32bit_15)        0.00       1.48 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[4].MUX/x (mux_1_476)
                                                          0.00       1.48 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[4].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.58 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[4].MUX/z (mux_1_476)
                                                          0.00       1.58 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[4] (mux2to1_32bit_15)        0.00       1.58 f
  alu_ex/FINAL_MUX/Z[4] (mux16to1_32bit)                  0.00       1.58 f
  alu_ex/ALUout[4] (alu)                                  0.00       1.58 f
  CHOOSE_FP_OR_NOTMUL/X[4] (mux2to1_32bit_0)              0.00       1.58 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[4].MUX/x (mux_1_996)
                                                          0.00       1.58 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[4].MUX/U1/Z (MUX2_X1)
                                                          0.09       1.66 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[4].MUX/z (mux_1_996)
                                                          0.00       1.66 f
  CHOOSE_FP_OR_NOTMUL/Z[4] (mux2to1_32bit_0)              0.00       1.66 f
  aluResult_out[4] (out)                                  0.00       1.66 f
  data arrival time                                                  1.66

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[31] (in)                                         0.00       0.00 r
  alu_ex/B[31] (alu)                                      0.00       0.00 r
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       0.02 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.03       0.05 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.05 f
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.05 f
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.06       0.11 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.03       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.16 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.04       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.01       0.21 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.04       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.39 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.43 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.58 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.62 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.66 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.70 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.74 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.78 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.82 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.86 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.89 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.93 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U4/ZN (NAND2_X4)       0.02       0.97 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U5/ZN (NAND2_X4)       0.02       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cout (fa_54)           0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cin (fa_55)             0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U3/ZN (NAND2_X4)        0.02       1.01 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U5/ZN (NAND2_X4)        0.02       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cout (fa_55)            0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cin (fa_56)             0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U3/ZN (NAND2_X4)        0.02       1.05 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U5/ZN (NAND2_X4)        0.02       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cout (fa_56)            0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cin (fa_57)             0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U3/ZN (NAND2_X4)        0.02       1.09 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U5/ZN (NAND2_X4)        0.02       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cout (fa_57)            0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cin (fa_58)             0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U5/ZN (NAND2_X4)        0.02       1.13 f
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U4/ZN (NAND2_X4)        0.03       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cout (fa_58)            0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cin (fa_59)             0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U5/ZN (AOI21_X4)        0.02       1.18 f
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U6/ZN (INV_X8)          0.02       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cout (fa_59)            0.00       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/cin (fa_60)             0.00       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/U2/ZN (NAND2_X4)        0.01       1.21 f
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/U3/ZN (NAND2_X4)        0.02       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/cout (fa_60)            0.00       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/cin (fa_61)             0.00       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/U1/ZN (NAND2_X2)        0.02       1.25 f
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/U2/ZN (NAND2_X4)        0.03       1.28 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/cout (fa_61)            0.00       1.28 r
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/cin (fa_62)             0.00       1.28 r
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/U2/ZN (NAND2_X4)        0.02       1.29 f
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/U1/ZN (NAND2_X4)        0.02       1.32 r
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/cout (fa_62)            0.00       1.32 r
  alu_ex/FULL_ADDER/FA_NBIT[1].FA/cin (fa_63)             0.00       1.32 r
  alu_ex/FULL_ADDER/FA_NBIT[1].FA/U6/ZN (XNOR2_X2)        0.02       1.34 f
  alu_ex/FULL_ADDER/FA_NBIT[1].FA/sum (fa_63)             0.00       1.34 f
  alu_ex/FULL_ADDER/Sum[1] (fa_nbit_0)                    0.00       1.34 f
  alu_ex/FINAL_MUX/in1[1] (mux16to1_32bit)                0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[1] (mux8to1_32bit_0)      0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[1] (mux4to1_32bit_0)
                                                          0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[1] (mux2to1_32bit_12)
                                                          0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[1].MUX/y (mux_1_383)
                                                          0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[1].MUX/U1/Z (MUX2_X1)
                                                          0.11       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[1].MUX/z (mux_1_383)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[1] (mux2to1_32bit_12)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[1] (mux2to1_32bit_10)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[1].MUX/x (mux_1_319)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[1].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.51 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[1].MUX/z (mux_1_319)
                                                          0.00       1.51 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[1] (mux2to1_32bit_10)
                                                          0.00       1.51 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[1] (mux4to1_32bit_0)
                                                          0.00       1.51 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[1] (mux2to1_32bit_14)
                                                          0.00       1.51 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[1].MUX/x (mux_1_447)
                                                          0.00       1.51 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[1].MUX/U2/ZN (NAND2_X4)
                                                          0.02       1.53 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[1].MUX/U1/ZN (NAND2_X4)
                                                          0.02       1.55 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[1].MUX/z (mux_1_447)
                                                          0.00       1.55 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[1] (mux2to1_32bit_14)
                                                          0.00       1.55 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[1] (mux8to1_32bit_0)        0.00       1.55 f
  alu_ex/FINAL_MUX/MUX_OUT/X[1] (mux2to1_32bit_15)        0.00       1.55 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[1].MUX/x (mux_1_479)
                                                          0.00       1.55 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[1].MUX/U2/ZN (NAND2_X4)
                                                          0.02       1.57 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[1].MUX/U1/ZN (NAND2_X4)
                                                          0.01       1.58 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[1].MUX/z (mux_1_479)
                                                          0.00       1.58 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[1] (mux2to1_32bit_15)        0.00       1.58 f
  alu_ex/FINAL_MUX/Z[1] (mux16to1_32bit)                  0.00       1.58 f
  alu_ex/ALUout[1] (alu)                                  0.00       1.58 f
  CHOOSE_FP_OR_NOTMUL/X[1] (mux2to1_32bit_0)              0.00       1.58 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[1].MUX/x (mux_1_999)
                                                          0.00       1.58 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[1].MUX/U1/Z (MUX2_X1)
                                                          0.08       1.66 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[1].MUX/z (mux_1_999)
                                                          0.00       1.66 f
  CHOOSE_FP_OR_NOTMUL/Z[1] (mux2to1_32bit_0)              0.00       1.66 f
  aluResult_out[1] (out)                                  0.00       1.66 f
  data arrival time                                                  1.66

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[31] (in)                                         0.00       0.00 r
  alu_ex/B[31] (alu)                                      0.00       0.00 r
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       0.02 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.03       0.05 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.05 f
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.05 f
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.06       0.11 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.03       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.16 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.04       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.01       0.21 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.04       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.39 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.43 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.58 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.62 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.66 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.70 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.74 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.78 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.82 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.86 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.89 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.93 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U4/ZN (NAND2_X4)       0.02       0.97 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U5/ZN (NAND2_X4)       0.02       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cout (fa_54)           0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cin (fa_55)             0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U3/ZN (NAND2_X4)        0.02       1.01 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U5/ZN (NAND2_X4)        0.02       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cout (fa_55)            0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cin (fa_56)             0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U3/ZN (NAND2_X4)        0.02       1.05 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U5/ZN (NAND2_X4)        0.02       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cout (fa_56)            0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cin (fa_57)             0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U3/ZN (NAND2_X4)        0.02       1.09 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U5/ZN (NAND2_X4)        0.02       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cout (fa_57)            0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cin (fa_58)             0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U5/ZN (NAND2_X4)        0.02       1.13 f
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U4/ZN (NAND2_X4)        0.03       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cout (fa_58)            0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cin (fa_59)             0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U5/ZN (AOI21_X4)        0.02       1.18 f
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U6/ZN (INV_X8)          0.02       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cout (fa_59)            0.00       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/cin (fa_60)             0.00       1.19 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/U2/ZN (NAND2_X4)        0.01       1.21 f
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/U3/ZN (NAND2_X4)        0.02       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[4].FA/cout (fa_60)            0.00       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/cin (fa_61)             0.00       1.23 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/U1/ZN (NAND2_X2)        0.02       1.25 f
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/U2/ZN (NAND2_X4)        0.03       1.28 r
  alu_ex/FULL_ADDER/FA_NBIT[3].FA/cout (fa_61)            0.00       1.28 r
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/cin (fa_62)             0.00       1.28 r
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/U2/ZN (NAND2_X4)        0.02       1.29 f
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/U1/ZN (NAND2_X4)        0.02       1.32 r
  alu_ex/FULL_ADDER/FA_NBIT[2].FA/cout (fa_62)            0.00       1.32 r
  alu_ex/FULL_ADDER/FA_NBIT[1].FA/cin (fa_63)             0.00       1.32 r
  alu_ex/FULL_ADDER/FA_NBIT[1].FA/U4/ZN (NAND2_X2)        0.02       1.34 f
  alu_ex/FULL_ADDER/FA_NBIT[1].FA/U1/ZN (NAND2_X4)        0.02       1.36 r
  alu_ex/FULL_ADDER/FA_NBIT[1].FA/cout (fa_63)            0.00       1.36 r
  alu_ex/FULL_ADDER/FA_NBIT[0].FA/cin (fa_0)              0.00       1.36 r
  alu_ex/FULL_ADDER/FA_NBIT[0].FA/U2/ZN (XNOR2_X2)        0.07       1.42 r
  alu_ex/FULL_ADDER/FA_NBIT[0].FA/sum (fa_0)              0.00       1.42 r
  alu_ex/FULL_ADDER/Sum[0] (fa_nbit_0)                    0.00       1.42 r
  alu_ex/FINAL_MUX/in0[0] (mux16to1_32bit)                0.00       1.42 r
  alu_ex/FINAL_MUX/MUX_BUS1/in0[0] (mux8to1_32bit_0)      0.00       1.42 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in0[0] (mux4to1_32bit_0)
                                                          0.00       1.42 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/X[0] (mux2to1_32bit_12)
                                                          0.00       1.42 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[0].MUX/x (mux_1_384)
                                                          0.00       1.42 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[0].MUX/U3/ZN (NAND2_X2)
                                                          0.02       1.44 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[0].MUX/U4/ZN (NAND2_X2)
                                                          0.03       1.47 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[0].MUX/z (mux_1_384)
                                                          0.00       1.47 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[0] (mux2to1_32bit_12)
                                                          0.00       1.47 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[0] (mux2to1_32bit_10)
                                                          0.00       1.47 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[0].MUX/x (mux_1_320)
                                                          0.00       1.47 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[0].MUX/U1/ZN (AND2_X4)
                                                          0.04       1.51 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[0].MUX/z (mux_1_320)
                                                          0.00       1.51 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[0] (mux2to1_32bit_10)
                                                          0.00       1.51 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[0] (mux4to1_32bit_0)
                                                          0.00       1.51 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[0] (mux2to1_32bit_14)
                                                          0.00       1.51 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[0].MUX/x (mux_1_448)
                                                          0.00       1.51 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[0].MUX/U1/ZN (INV_X4)
                                                          0.01       1.53 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[0].MUX/U3/ZN (OAI21_X4)
                                                          0.04       1.56 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[0].MUX/z (mux_1_448)
                                                          0.00       1.56 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[0] (mux2to1_32bit_14)
                                                          0.00       1.56 r
  alu_ex/FINAL_MUX/MUX_BUS1/Z[0] (mux8to1_32bit_0)        0.00       1.56 r
  alu_ex/FINAL_MUX/MUX_OUT/X[0] (mux2to1_32bit_15)        0.00       1.56 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[0].MUX/x (mux_1_480)
                                                          0.00       1.56 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[0].MUX/U1/ZN (INV_X4)
                                                          0.01       1.58 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[0].MUX/U3/ZN (OAI21_X4)
                                                          0.03       1.61 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[0].MUX/z (mux_1_480)
                                                          0.00       1.61 r
  alu_ex/FINAL_MUX/MUX_OUT/Z[0] (mux2to1_32bit_15)        0.00       1.61 r
  alu_ex/FINAL_MUX/Z[0] (mux16to1_32bit)                  0.00       1.61 r
  alu_ex/ALUout[0] (alu)                                  0.00       1.61 r
  CHOOSE_FP_OR_NOTMUL/X[0] (mux2to1_32bit_0)              0.00       1.61 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[0].MUX/x (mux_1_0)
                                                          0.00       1.61 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[0].MUX/U4/ZN (AOI21_X2)
                                                          0.02       1.63 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[0].MUX/U2/ZN (INV_X2)
                                                          0.02       1.64 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[0].MUX/z (mux_1_0)
                                                          0.00       1.64 r
  CHOOSE_FP_OR_NOTMUL/Z[0] (mux2to1_32bit_0)              0.00       1.64 r
  aluResult_out[0] (out)                                  0.00       1.64 r
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.63 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.67 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.71 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.75 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.78 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.82 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.86 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.90 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.92 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.92 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.92 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U9/Z (BUF_X32)         0.16       1.07 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U1/ZN (INV_X1)         0.04       1.12 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U2/ZN (INV_X2)         0.02       1.13 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U3/ZN (XNOR2_X1)       0.07       1.20 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/sum (fa_54)            0.00       1.20 f
  alu_ex/FULL_ADDER/Sum[10] (fa_nbit_0)                   0.00       1.20 f
  alu_ex/FINAL_MUX/in1[10] (mux16to1_32bit)               0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[10] (mux8to1_32bit_0)     0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[10] (mux4to1_32bit_0)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[10] (mux2to1_32bit_12)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[10].MUX/y (mux_1_374)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[10].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[10].MUX/z (mux_1_374)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[10] (mux2to1_32bit_12)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[10] (mux2to1_32bit_10)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[10].MUX/x (mux_1_310)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[10].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[10].MUX/z (mux_1_310)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[10] (mux2to1_32bit_10)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[10] (mux4to1_32bit_0)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[10] (mux2to1_32bit_14)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[10].MUX/x (mux_1_438)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[10].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[10].MUX/z (mux_1_438)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[10] (mux2to1_32bit_14)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[10] (mux8to1_32bit_0)       0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/X[10] (mux2to1_32bit_15)       0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[10].MUX/x (mux_1_470)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[10].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.55 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[10].MUX/z (mux_1_470)
                                                          0.00       1.55 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[10] (mux2to1_32bit_15)       0.00       1.55 f
  alu_ex/FINAL_MUX/Z[10] (mux16to1_32bit)                 0.00       1.55 f
  alu_ex/ALUout[10] (alu)                                 0.00       1.55 f
  CHOOSE_FP_OR_NOTMUL/X[10] (mux2to1_32bit_0)             0.00       1.55 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[10].MUX/x (mux_1_990)
                                                          0.00       1.55 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[10].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.64 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[10].MUX/z (mux_1_990)
                                                          0.00       1.64 f
  CHOOSE_FP_OR_NOTMUL/Z[10] (mux2to1_32bit_0)             0.00       1.64 f
  aluResult_out[10] (out)                                 0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.63 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.67 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.71 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.75 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.78 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.82 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.86 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.90 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.92 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.92 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.92 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U4/ZN (NAND2_X4)       0.02       0.94 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U5/ZN (NAND2_X4)       0.02       0.95 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cout (fa_54)           0.00       0.95 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cin (fa_55)             0.00       0.95 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U3/ZN (NAND2_X4)        0.02       0.97 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U5/ZN (NAND2_X4)        0.02       0.99 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cout (fa_55)            0.00       0.99 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cin (fa_56)             0.00       0.99 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U9/Z (BUF_X16)          0.09       1.08 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U1/ZN (INV_X1)          0.03       1.12 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U2/ZN (INV_X2)          0.01       1.13 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U4/ZN (XNOR2_X1)        0.07       1.20 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/sum (fa_56)             0.00       1.20 f
  alu_ex/FULL_ADDER/Sum[8] (fa_nbit_0)                    0.00       1.20 f
  alu_ex/FINAL_MUX/in1[8] (mux16to1_32bit)                0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[8] (mux8to1_32bit_0)      0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[8] (mux4to1_32bit_0)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[8] (mux2to1_32bit_12)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[8].MUX/y (mux_1_376)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[8].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[8].MUX/z (mux_1_376)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[8] (mux2to1_32bit_12)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[8] (mux2to1_32bit_10)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[8].MUX/x (mux_1_312)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[8].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[8].MUX/z (mux_1_312)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[8] (mux2to1_32bit_10)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[8] (mux4to1_32bit_0)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[8] (mux2to1_32bit_14)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[8].MUX/x (mux_1_440)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[8].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[8].MUX/z (mux_1_440)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[8] (mux2to1_32bit_14)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[8] (mux8to1_32bit_0)        0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/X[8] (mux2to1_32bit_15)        0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[8].MUX/x (mux_1_472)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[8].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.55 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[8].MUX/z (mux_1_472)
                                                          0.00       1.55 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[8] (mux2to1_32bit_15)        0.00       1.55 f
  alu_ex/FINAL_MUX/Z[8] (mux16to1_32bit)                  0.00       1.55 f
  alu_ex/ALUout[8] (alu)                                  0.00       1.55 f
  CHOOSE_FP_OR_NOTMUL/X[8] (mux2to1_32bit_0)              0.00       1.55 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[8].MUX/x (mux_1_992)
                                                          0.00       1.55 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[8].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.64 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[8].MUX/z (mux_1_992)
                                                          0.00       1.64 f
  CHOOSE_FP_OR_NOTMUL/Z[8] (mux2to1_32bit_0)              0.00       1.64 f
  aluResult_out[8] (out)                                  0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.63 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.67 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.71 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.75 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.78 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.82 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.86 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.90 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.92 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.92 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.92 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U4/ZN (NAND2_X4)       0.02       0.94 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U5/ZN (NAND2_X4)       0.02       0.95 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cout (fa_54)           0.00       0.95 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cin (fa_55)             0.00       0.95 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U3/ZN (NAND2_X4)        0.02       0.97 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U5/ZN (NAND2_X4)        0.02       0.99 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cout (fa_55)            0.00       0.99 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cin (fa_56)             0.00       0.99 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U3/ZN (NAND2_X4)        0.02       1.01 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U5/ZN (NAND2_X4)        0.02       1.03 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cout (fa_56)            0.00       1.03 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cin (fa_57)             0.00       1.03 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U9/Z (BUF_X8)           0.06       1.09 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U1/ZN (INV_X1)          0.03       1.12 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U2/ZN (INV_X2)          0.01       1.13 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U4/ZN (XNOR2_X1)        0.07       1.20 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/sum (fa_57)             0.00       1.20 f
  alu_ex/FULL_ADDER/Sum[7] (fa_nbit_0)                    0.00       1.20 f
  alu_ex/FINAL_MUX/in1[7] (mux16to1_32bit)                0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[7] (mux8to1_32bit_0)      0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[7] (mux4to1_32bit_0)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[7] (mux2to1_32bit_12)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[7].MUX/y (mux_1_377)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[7].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[7].MUX/z (mux_1_377)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[7] (mux2to1_32bit_12)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[7] (mux2to1_32bit_10)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[7].MUX/x (mux_1_313)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[7].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[7].MUX/z (mux_1_313)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[7] (mux2to1_32bit_10)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[7] (mux4to1_32bit_0)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[7] (mux2to1_32bit_14)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[7].MUX/x (mux_1_441)
                                                          0.00       1.36 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[7].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[7].MUX/z (mux_1_441)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[7] (mux2to1_32bit_14)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[7] (mux8to1_32bit_0)        0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/X[7] (mux2to1_32bit_15)        0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[7].MUX/x (mux_1_473)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[7].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.55 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[7].MUX/z (mux_1_473)
                                                          0.00       1.55 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[7] (mux2to1_32bit_15)        0.00       1.55 f
  alu_ex/FINAL_MUX/Z[7] (mux16to1_32bit)                  0.00       1.55 f
  alu_ex/ALUout[7] (alu)                                  0.00       1.55 f
  CHOOSE_FP_OR_NOTMUL/X[7] (mux2to1_32bit_0)              0.00       1.55 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[7].MUX/x (mux_1_993)
                                                          0.00       1.55 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[7].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.64 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[7].MUX/z (mux_1_993)
                                                          0.00       1.64 f
  CHOOSE_FP_OR_NOTMUL/Z[7] (mux2to1_32bit_0)              0.00       1.64 f
  aluResult_out[7] (out)                                  0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[31] (in)                                         0.00       0.00 r
  alu_ex/B[31] (alu)                                      0.00       0.00 r
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       0.02 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.03       0.05 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.05 f
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.05 f
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.06       0.11 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.03       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.16 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.04       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.01       0.21 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.04       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.39 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.43 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.58 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.62 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.66 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.70 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.74 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.78 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.82 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.86 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.89 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.93 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U4/ZN (NAND2_X4)       0.02       0.97 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U5/ZN (NAND2_X4)       0.02       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cout (fa_54)           0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cin (fa_55)             0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U3/ZN (NAND2_X4)        0.02       1.01 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U5/ZN (NAND2_X4)        0.02       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cout (fa_55)            0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cin (fa_56)             0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U3/ZN (NAND2_X4)        0.02       1.05 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U5/ZN (NAND2_X4)        0.02       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cout (fa_56)            0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cin (fa_57)             0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U3/ZN (NAND2_X4)        0.02       1.09 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U5/ZN (NAND2_X4)        0.02       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cout (fa_57)            0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cin (fa_58)             0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U5/ZN (NAND2_X4)        0.02       1.13 f
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U4/ZN (NAND2_X4)        0.03       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cout (fa_58)            0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/cin (fa_59)             0.00       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/U2/ZN (XNOR2_X1)        0.04       1.19 f
  alu_ex/FULL_ADDER/FA_NBIT[5].FA/sum (fa_59)             0.00       1.19 f
  alu_ex/FULL_ADDER/Sum[5] (fa_nbit_0)                    0.00       1.19 f
  alu_ex/FINAL_MUX/in1[5] (mux16to1_32bit)                0.00       1.19 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[5] (mux8to1_32bit_0)      0.00       1.19 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[5] (mux4to1_32bit_0)
                                                          0.00       1.19 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[5] (mux2to1_32bit_12)
                                                          0.00       1.19 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[5].MUX/y (mux_1_379)
                                                          0.00       1.19 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[5].MUX/U1/Z (MUX2_X1)
                                                          0.12       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[5].MUX/z (mux_1_379)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[5] (mux2to1_32bit_12)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[5] (mux2to1_32bit_10)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[5].MUX/x (mux_1_315)
                                                          0.00       1.31 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[5].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[5].MUX/z (mux_1_315)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[5] (mux2to1_32bit_10)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[5] (mux4to1_32bit_0)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[5] (mux2to1_32bit_14)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[5].MUX/x (mux_1_443)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[5].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[5].MUX/z (mux_1_443)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[5] (mux2to1_32bit_14)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[5] (mux8to1_32bit_0)        0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/X[5] (mux2to1_32bit_15)        0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[5].MUX/x (mux_1_475)
                                                          0.00       1.45 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[5].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.54 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[5].MUX/z (mux_1_475)
                                                          0.00       1.54 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[5] (mux2to1_32bit_15)        0.00       1.54 f
  alu_ex/FINAL_MUX/Z[5] (mux16to1_32bit)                  0.00       1.54 f
  alu_ex/ALUout[5] (alu)                                  0.00       1.54 f
  CHOOSE_FP_OR_NOTMUL/X[5] (mux2to1_32bit_0)              0.00       1.54 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[5].MUX/x (mux_1_995)
                                                          0.00       1.54 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[5].MUX/U1/Z (MUX2_X1)
                                                          0.09       1.63 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[5].MUX/z (mux_1_995)
                                                          0.00       1.63 f
  CHOOSE_FP_OR_NOTMUL/Z[5] (mux2to1_32bit_0)              0.00       1.63 f
  aluResult_out[5] (out)                                  0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[31] (in)                                         0.00       0.00 r
  alu_ex/B[31] (alu)                                      0.00       0.00 r
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       0.02 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.03       0.05 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.05 f
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.05 f
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.06       0.11 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.03       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.16 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.04       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.01       0.21 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.04       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.39 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.43 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.58 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.62 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.66 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.70 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.74 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.78 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.82 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.86 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.89 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.93 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U4/ZN (NAND2_X4)       0.02       0.97 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U5/ZN (NAND2_X4)       0.02       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cout (fa_54)           0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cin (fa_55)             0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U3/ZN (NAND2_X4)        0.02       1.01 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U5/ZN (NAND2_X4)        0.02       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cout (fa_55)            0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cin (fa_56)             0.00       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U3/ZN (NAND2_X4)        0.02       1.05 f
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/U5/ZN (NAND2_X4)        0.02       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[8].FA/cout (fa_56)            0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cin (fa_57)             0.00       1.07 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U3/ZN (NAND2_X4)        0.02       1.09 f
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/U5/ZN (NAND2_X4)        0.02       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[7].FA/cout (fa_57)            0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/cin (fa_58)             0.00       1.11 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U1/ZN (INV_X1)          0.02       1.13 f
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U2/ZN (INV_X2)          0.02       1.15 r
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/U3/ZN (XNOR2_X1)        0.03       1.18 f
  alu_ex/FULL_ADDER/FA_NBIT[6].FA/sum (fa_58)             0.00       1.18 f
  alu_ex/FULL_ADDER/Sum[6] (fa_nbit_0)                    0.00       1.18 f
  alu_ex/FINAL_MUX/in1[6] (mux16to1_32bit)                0.00       1.18 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[6] (mux8to1_32bit_0)      0.00       1.18 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[6] (mux4to1_32bit_0)
                                                          0.00       1.18 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[6] (mux2to1_32bit_12)
                                                          0.00       1.18 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[6].MUX/y (mux_1_378)
                                                          0.00       1.18 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[6].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[6].MUX/z (mux_1_378)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[6] (mux2to1_32bit_12)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[6] (mux2to1_32bit_10)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[6].MUX/x (mux_1_314)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[6].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[6].MUX/z (mux_1_314)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[6] (mux2to1_32bit_10)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[6] (mux4to1_32bit_0)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[6] (mux2to1_32bit_14)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[6].MUX/x (mux_1_442)
                                                          0.00       1.35 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[6].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.44 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[6].MUX/z (mux_1_442)
                                                          0.00       1.44 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[6] (mux2to1_32bit_14)
                                                          0.00       1.44 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[6] (mux8to1_32bit_0)        0.00       1.44 f
  alu_ex/FINAL_MUX/MUX_OUT/X[6] (mux2to1_32bit_15)        0.00       1.44 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[6].MUX/x (mux_1_474)
                                                          0.00       1.44 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[6].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.54 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[6].MUX/z (mux_1_474)
                                                          0.00       1.54 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[6] (mux2to1_32bit_15)        0.00       1.54 f
  alu_ex/FINAL_MUX/Z[6] (mux16to1_32bit)                  0.00       1.54 f
  alu_ex/ALUout[6] (alu)                                  0.00       1.54 f
  CHOOSE_FP_OR_NOTMUL/X[6] (mux2to1_32bit_0)              0.00       1.54 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[6].MUX/x (mux_1_994)
                                                          0.00       1.54 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[6].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.63 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[6].MUX/z (mux_1_994)
                                                          0.00       1.63 f
  CHOOSE_FP_OR_NOTMUL/Z[6] (mux2to1_32bit_0)              0.00       1.63 f
  aluResult_out[6] (out)                                  0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.63 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.67 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.71 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.75 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.78 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.82 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.86 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U1/Z (BUF_X32)         0.16       1.03 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U2/ZN (XNOR2_X1)       0.08       1.12 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/sum (fa_53)            0.00       1.12 f
  alu_ex/FULL_ADDER/Sum[11] (fa_nbit_0)                   0.00       1.12 f
  alu_ex/FINAL_MUX/in1[11] (mux16to1_32bit)               0.00       1.12 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[11] (mux8to1_32bit_0)     0.00       1.12 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[11] (mux4to1_32bit_0)
                                                          0.00       1.12 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[11] (mux2to1_32bit_12)
                                                          0.00       1.12 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[11].MUX/y (mux_1_373)
                                                          0.00       1.12 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[11].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[11].MUX/z (mux_1_373)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[11] (mux2to1_32bit_12)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[11] (mux2to1_32bit_10)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[11].MUX/x (mux_1_309)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[11].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.28 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[11].MUX/z (mux_1_309)
                                                          0.00       1.28 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[11] (mux2to1_32bit_10)
                                                          0.00       1.28 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[11] (mux4to1_32bit_0)
                                                          0.00       1.28 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[11] (mux2to1_32bit_14)
                                                          0.00       1.28 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[11].MUX/x (mux_1_437)
                                                          0.00       1.28 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[11].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.37 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[11].MUX/z (mux_1_437)
                                                          0.00       1.37 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[11] (mux2to1_32bit_14)
                                                          0.00       1.37 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[11] (mux8to1_32bit_0)       0.00       1.37 f
  alu_ex/FINAL_MUX/MUX_OUT/X[11] (mux2to1_32bit_15)       0.00       1.37 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[11].MUX/x (mux_1_469)
                                                          0.00       1.37 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[11].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.47 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[11].MUX/z (mux_1_469)
                                                          0.00       1.47 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[11] (mux2to1_32bit_15)       0.00       1.47 f
  alu_ex/FINAL_MUX/Z[11] (mux16to1_32bit)                 0.00       1.47 f
  alu_ex/ALUout[11] (alu)                                 0.00       1.47 f
  CHOOSE_FP_OR_NOTMUL/X[11] (mux2to1_32bit_0)             0.00       1.47 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[11].MUX/x (mux_1_989)
                                                          0.00       1.47 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[11].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.56 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[11].MUX/z (mux_1_989)
                                                          0.00       1.56 f
  CHOOSE_FP_OR_NOTMUL/Z[11] (mux2to1_32bit_0)             0.00       1.56 f
  aluResult_out[11] (out)                                 0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.63 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.67 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.71 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.75 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.78 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.82 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U1/Z (BUF_X32)         0.16       1.00 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U3/ZN (XNOR2_X1)       0.08       1.08 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/sum (fa_52)            0.00       1.08 f
  alu_ex/FULL_ADDER/Sum[12] (fa_nbit_0)                   0.00       1.08 f
  alu_ex/FINAL_MUX/in1[12] (mux16to1_32bit)               0.00       1.08 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[12] (mux8to1_32bit_0)     0.00       1.08 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[12] (mux4to1_32bit_0)
                                                          0.00       1.08 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[12] (mux2to1_32bit_12)
                                                          0.00       1.08 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[12].MUX/y (mux_1_372)
                                                          0.00       1.08 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[12].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[12].MUX/z (mux_1_372)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[12] (mux2to1_32bit_12)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[12] (mux2to1_32bit_10)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[12].MUX/x (mux_1_308)
                                                          0.00       1.20 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[12].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.24 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[12].MUX/z (mux_1_308)
                                                          0.00       1.24 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[12] (mux2to1_32bit_10)
                                                          0.00       1.24 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[12] (mux4to1_32bit_0)
                                                          0.00       1.24 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[12] (mux2to1_32bit_14)
                                                          0.00       1.24 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[12].MUX/x (mux_1_436)
                                                          0.00       1.24 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[12].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[12].MUX/z (mux_1_436)
                                                          0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[12] (mux2to1_32bit_14)
                                                          0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[12] (mux8to1_32bit_0)       0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_OUT/X[12] (mux2to1_32bit_15)       0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[12].MUX/x (mux_1_468)
                                                          0.00       1.34 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[12].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.43 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[12].MUX/z (mux_1_468)
                                                          0.00       1.43 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[12] (mux2to1_32bit_15)       0.00       1.43 f
  alu_ex/FINAL_MUX/Z[12] (mux16to1_32bit)                 0.00       1.43 f
  alu_ex/ALUout[12] (alu)                                 0.00       1.43 f
  CHOOSE_FP_OR_NOTMUL/X[12] (mux2to1_32bit_0)             0.00       1.43 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[12].MUX/x (mux_1_988)
                                                          0.00       1.43 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[12].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.52 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[12].MUX/z (mux_1_988)
                                                          0.00       1.52 f
  CHOOSE_FP_OR_NOTMUL/Z[12] (mux2to1_32bit_0)             0.00       1.52 f
  aluResult_out[12] (out)                                 0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[31] (in)                                         0.00       0.00 r
  alu_ex/B[31] (alu)                                      0.00       0.00 r
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.02       0.02 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.03       0.05 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.05 f
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.05 f
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.05 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.06       0.11 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.03       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.16 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.04       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.20 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.01       0.21 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.04       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.39 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.43 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.45 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.49 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.53 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.57 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.58 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.62 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.64 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.66 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.68 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.70 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.72 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.74 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.76 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.78 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.80 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.82 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.84 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U3/ZN (NAND2_X4)       0.02       0.86 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U2/ZN (NAND2_X4)       0.02       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cout (fa_51)           0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cin (fa_52)            0.00       0.88 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U2/ZN (NAND2_X4)       0.02       0.89 f
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/U4/ZN (NAND2_X4)       0.02       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[12].FA/cout (fa_52)           0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cin (fa_53)            0.00       0.92 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U4/ZN (NAND2_X4)       0.02       0.93 f
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/U3/ZN (NAND2_X4)       0.02       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[11].FA/cout (fa_53)           0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cin (fa_54)            0.00       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U4/ZN (NAND2_X4)       0.02       0.97 f
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/U5/ZN (NAND2_X4)       0.02       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[10].FA/cout (fa_54)           0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/cin (fa_55)             0.00       1.00 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U1/ZN (INV_X1)          0.02       1.01 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U2/ZN (INV_X2)          0.02       1.03 r
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/U4/ZN (XNOR2_X1)        0.03       1.07 f
  alu_ex/FULL_ADDER/FA_NBIT[9].FA/sum (fa_55)             0.00       1.07 f
  alu_ex/FULL_ADDER/Sum[9] (fa_nbit_0)                    0.00       1.07 f
  alu_ex/FINAL_MUX/in1[9] (mux16to1_32bit)                0.00       1.07 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[9] (mux8to1_32bit_0)      0.00       1.07 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[9] (mux4to1_32bit_0)
                                                          0.00       1.07 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[9] (mux2to1_32bit_12)
                                                          0.00       1.07 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[9].MUX/y (mux_1_375)
                                                          0.00       1.07 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[9].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.18 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[9].MUX/z (mux_1_375)
                                                          0.00       1.18 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[9] (mux2to1_32bit_12)
                                                          0.00       1.18 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[9] (mux2to1_32bit_10)
                                                          0.00       1.18 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[9].MUX/x (mux_1_311)
                                                          0.00       1.18 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[9].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[9].MUX/z (mux_1_311)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[9] (mux2to1_32bit_10)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[9] (mux4to1_32bit_0)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[9] (mux2to1_32bit_14)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[9].MUX/x (mux_1_439)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[9].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.32 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[9].MUX/z (mux_1_439)
                                                          0.00       1.32 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[9] (mux2to1_32bit_14)
                                                          0.00       1.32 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[9] (mux8to1_32bit_0)        0.00       1.32 f
  alu_ex/FINAL_MUX/MUX_OUT/X[9] (mux2to1_32bit_15)        0.00       1.32 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[9].MUX/x (mux_1_471)
                                                          0.00       1.32 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[9].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.42 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[9].MUX/z (mux_1_471)
                                                          0.00       1.42 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[9] (mux2to1_32bit_15)        0.00       1.42 f
  alu_ex/FINAL_MUX/Z[9] (mux16to1_32bit)                  0.00       1.42 f
  alu_ex/ALUout[9] (alu)                                  0.00       1.42 f
  CHOOSE_FP_OR_NOTMUL/X[9] (mux2to1_32bit_0)              0.00       1.42 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[9].MUX/x (mux_1_991)
                                                          0.00       1.42 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[9].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.51 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[9].MUX/z (mux_1_991)
                                                          0.00       1.51 f
  CHOOSE_FP_OR_NOTMUL/Z[9] (mux2to1_32bit_0)              0.00       1.51 f
  aluResult_out[9] (out)                                  0.00       1.51 f
  data arrival time                                                  1.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.63 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.67 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.71 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.75 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U9/Z (BUF_X32)         0.16       0.92 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U1/ZN (INV_X1)         0.04       0.96 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U2/ZN (INV_X2)         0.02       0.98 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U3/ZN (XNOR2_X1)       0.07       1.04 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/sum (fa_50)            0.00       1.04 f
  alu_ex/FULL_ADDER/Sum[14] (fa_nbit_0)                   0.00       1.04 f
  alu_ex/FINAL_MUX/in1[14] (mux16to1_32bit)               0.00       1.04 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[14] (mux8to1_32bit_0)     0.00       1.04 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[14] (mux4to1_32bit_0)
                                                          0.00       1.04 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[14] (mux2to1_32bit_12)
                                                          0.00       1.04 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[14].MUX/y (mux_1_370)
                                                          0.00       1.04 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[14].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.16 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[14].MUX/z (mux_1_370)
                                                          0.00       1.16 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[14] (mux2to1_32bit_12)
                                                          0.00       1.16 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[14] (mux2to1_32bit_10)
                                                          0.00       1.16 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[14].MUX/x (mux_1_306)
                                                          0.00       1.16 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[14].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[14].MUX/z (mux_1_306)
                                                          0.00       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[14] (mux2to1_32bit_10)
                                                          0.00       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[14] (mux4to1_32bit_0)
                                                          0.00       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[14] (mux2to1_32bit_14)
                                                          0.00       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[14].MUX/x (mux_1_434)
                                                          0.00       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[14].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[14].MUX/z (mux_1_434)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[14] (mux2to1_32bit_14)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[14] (mux8to1_32bit_0)       0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_OUT/X[14] (mux2to1_32bit_15)       0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[14].MUX/x (mux_1_466)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[14].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.40 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[14].MUX/z (mux_1_466)
                                                          0.00       1.40 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[14] (mux2to1_32bit_15)       0.00       1.40 f
  alu_ex/FINAL_MUX/Z[14] (mux16to1_32bit)                 0.00       1.40 f
  alu_ex/ALUout[14] (alu)                                 0.00       1.40 f
  CHOOSE_FP_OR_NOTMUL/X[14] (mux2to1_32bit_0)             0.00       1.40 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[14].MUX/x (mux_1_986)
                                                          0.00       1.40 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[14].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.49 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[14].MUX/z (mux_1_986)
                                                          0.00       1.49 f
  CHOOSE_FP_OR_NOTMUL/Z[14] (mux2to1_32bit_0)             0.00       1.49 f
  aluResult_out[14] (out)                                 0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.63 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.67 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.71 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U4/ZN (NAND2_X4)       0.02       0.75 r
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U3/ZN (NAND2_X4)       0.02       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cout (fa_49)           0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cin (fa_50)            0.00       0.76 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U5/ZN (NAND2_X4)       0.02       0.78 r
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/U4/ZN (NAND2_X4)       0.02       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[14].FA/cout (fa_50)           0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/cin (fa_51)            0.00       0.80 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U1/Z (BUF_X32)         0.16       0.96 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/U4/ZN (XNOR2_X1)       0.08       1.04 f
  alu_ex/FULL_ADDER/FA_NBIT[13].FA/sum (fa_51)            0.00       1.04 f
  alu_ex/FULL_ADDER/Sum[13] (fa_nbit_0)                   0.00       1.04 f
  alu_ex/FINAL_MUX/in1[13] (mux16to1_32bit)               0.00       1.04 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[13] (mux8to1_32bit_0)     0.00       1.04 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[13] (mux4to1_32bit_0)
                                                          0.00       1.04 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[13] (mux2to1_32bit_12)
                                                          0.00       1.04 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[13].MUX/y (mux_1_371)
                                                          0.00       1.04 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[13].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.16 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[13].MUX/z (mux_1_371)
                                                          0.00       1.16 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[13] (mux2to1_32bit_12)
                                                          0.00       1.16 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[13] (mux2to1_32bit_10)
                                                          0.00       1.16 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[13].MUX/x (mux_1_307)
                                                          0.00       1.16 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[13].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[13].MUX/z (mux_1_307)
                                                          0.00       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[13] (mux2to1_32bit_10)
                                                          0.00       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[13] (mux4to1_32bit_0)
                                                          0.00       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[13] (mux2to1_32bit_14)
                                                          0.00       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[13].MUX/x (mux_1_435)
                                                          0.00       1.21 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[13].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[13].MUX/z (mux_1_435)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[13] (mux2to1_32bit_14)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[13] (mux8to1_32bit_0)       0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_OUT/X[13] (mux2to1_32bit_15)       0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[13].MUX/x (mux_1_467)
                                                          0.00       1.30 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[13].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.39 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[13].MUX/z (mux_1_467)
                                                          0.00       1.39 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[13] (mux2to1_32bit_15)       0.00       1.39 f
  alu_ex/FINAL_MUX/Z[13] (mux16to1_32bit)                 0.00       1.39 f
  alu_ex/ALUout[13] (alu)                                 0.00       1.39 f
  CHOOSE_FP_OR_NOTMUL/X[13] (mux2to1_32bit_0)             0.00       1.39 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[13].MUX/x (mux_1_987)
                                                          0.00       1.39 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[13].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.48 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[13].MUX/z (mux_1_987)
                                                          0.00       1.48 f
  CHOOSE_FP_OR_NOTMUL/Z[13] (mux2to1_32bit_0)             0.00       1.48 f
  aluResult_out[13] (out)                                 0.00       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.63 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.67 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U9/Z (BUF_X32)         0.16       0.84 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U1/ZN (INV_X1)         0.04       0.89 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U2/ZN (INV_X2)         0.02       0.90 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U3/ZN (XNOR2_X1)       0.07       0.97 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/sum (fa_48)            0.00       0.97 f
  alu_ex/FULL_ADDER/Sum[16] (fa_nbit_0)                   0.00       0.97 f
  alu_ex/FINAL_MUX/in1[16] (mux16to1_32bit)               0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[16] (mux8to1_32bit_0)     0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[16] (mux4to1_32bit_0)
                                                          0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[16] (mux2to1_32bit_12)
                                                          0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[16].MUX/y (mux_1_368)
                                                          0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[16].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.09 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[16].MUX/z (mux_1_368)
                                                          0.00       1.09 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[16] (mux2to1_32bit_12)
                                                          0.00       1.09 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[16] (mux2to1_32bit_10)
                                                          0.00       1.09 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[16].MUX/x (mux_1_304)
                                                          0.00       1.09 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[16].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[16].MUX/z (mux_1_304)
                                                          0.00       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[16] (mux2to1_32bit_10)
                                                          0.00       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[16] (mux4to1_32bit_0)
                                                          0.00       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[16] (mux2to1_32bit_14)
                                                          0.00       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[16].MUX/x (mux_1_432)
                                                          0.00       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[16].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[16].MUX/z (mux_1_432)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[16] (mux2to1_32bit_14)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[16] (mux8to1_32bit_0)       0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_OUT/X[16] (mux2to1_32bit_15)       0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[16].MUX/x (mux_1_464)
                                                          0.00       1.23 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[16].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.32 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[16].MUX/z (mux_1_464)
                                                          0.00       1.32 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[16] (mux2to1_32bit_15)       0.00       1.32 f
  alu_ex/FINAL_MUX/Z[16] (mux16to1_32bit)                 0.00       1.32 f
  alu_ex/ALUout[16] (alu)                                 0.00       1.32 f
  CHOOSE_FP_OR_NOTMUL/X[16] (mux2to1_32bit_0)             0.00       1.32 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[16].MUX/x (mux_1_984)
                                                          0.00       1.32 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[16].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.41 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[16].MUX/z (mux_1_984)
                                                          0.00       1.41 f
  CHOOSE_FP_OR_NOTMUL/Z[16] (mux2to1_32bit_0)             0.00       1.41 f
  aluResult_out[16] (out)                                 0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.63 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U5/ZN (NAND2_X4)       0.02       0.67 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U4/ZN (NAND2_X4)       0.02       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cout (fa_47)           0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cin (fa_48)            0.00       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U5/ZN (NAND2_X4)       0.02       0.71 r
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/U4/ZN (NAND2_X4)       0.02       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[16].FA/cout (fa_48)           0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/cin (fa_49)            0.00       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U1/Z (BUF_X32)         0.16       0.88 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/U2/ZN (XNOR2_X1)       0.08       0.97 f
  alu_ex/FULL_ADDER/FA_NBIT[15].FA/sum (fa_49)            0.00       0.97 f
  alu_ex/FULL_ADDER/Sum[15] (fa_nbit_0)                   0.00       0.97 f
  alu_ex/FINAL_MUX/in1[15] (mux16to1_32bit)               0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[15] (mux8to1_32bit_0)     0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[15] (mux4to1_32bit_0)
                                                          0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[15] (mux2to1_32bit_12)
                                                          0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[15].MUX/y (mux_1_369)
                                                          0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[15].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.08 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[15].MUX/z (mux_1_369)
                                                          0.00       1.08 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[15] (mux2to1_32bit_12)
                                                          0.00       1.08 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[15] (mux2to1_32bit_10)
                                                          0.00       1.08 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[15].MUX/x (mux_1_305)
                                                          0.00       1.08 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[15].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[15].MUX/z (mux_1_305)
                                                          0.00       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[15] (mux2to1_32bit_10)
                                                          0.00       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[15] (mux4to1_32bit_0)
                                                          0.00       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[15] (mux2to1_32bit_14)
                                                          0.00       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[15].MUX/x (mux_1_433)
                                                          0.00       1.13 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[15].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.22 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[15].MUX/z (mux_1_433)
                                                          0.00       1.22 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[15] (mux2to1_32bit_14)
                                                          0.00       1.22 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[15] (mux8to1_32bit_0)       0.00       1.22 f
  alu_ex/FINAL_MUX/MUX_OUT/X[15] (mux2to1_32bit_15)       0.00       1.22 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[15].MUX/x (mux_1_465)
                                                          0.00       1.22 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[15].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.32 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[15].MUX/z (mux_1_465)
                                                          0.00       1.32 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[15] (mux2to1_32bit_15)       0.00       1.32 f
  alu_ex/FINAL_MUX/Z[15] (mux16to1_32bit)                 0.00       1.32 f
  alu_ex/ALUout[15] (alu)                                 0.00       1.32 f
  CHOOSE_FP_OR_NOTMUL/X[15] (mux2to1_32bit_0)             0.00       1.32 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[15].MUX/x (mux_1_985)
                                                          0.00       1.32 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[15].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.41 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[15].MUX/z (mux_1_985)
                                                          0.00       1.41 f
  CHOOSE_FP_OR_NOTMUL/Z[15] (mux2to1_32bit_0)             0.00       1.41 f
  aluResult_out[15] (out)                                 0.00       1.41 f
  data arrival time                                                  1.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U5/ZN (NAND2_X4)       0.02       0.63 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U4/ZN (NAND2_X4)       0.02       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cout (fa_46)           0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/cin (fa_47)            0.00       0.65 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U9/Z (BUF_X32)         0.16       0.81 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U1/ZN (INV_X1)         0.04       0.85 r
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U2/ZN (INV_X2)         0.02       0.87 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/U3/ZN (XNOR2_X1)       0.07       0.93 f
  alu_ex/FULL_ADDER/FA_NBIT[17].FA/sum (fa_47)            0.00       0.93 f
  alu_ex/FULL_ADDER/Sum[17] (fa_nbit_0)                   0.00       0.93 f
  alu_ex/FINAL_MUX/in1[17] (mux16to1_32bit)               0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[17] (mux8to1_32bit_0)     0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[17] (mux4to1_32bit_0)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[17] (mux2to1_32bit_12)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[17].MUX/y (mux_1_367)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[17].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.05 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[17].MUX/z (mux_1_367)
                                                          0.00       1.05 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[17] (mux2to1_32bit_12)
                                                          0.00       1.05 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[17] (mux2to1_32bit_10)
                                                          0.00       1.05 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[17].MUX/x (mux_1_303)
                                                          0.00       1.05 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[17].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.10 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[17].MUX/z (mux_1_303)
                                                          0.00       1.10 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[17] (mux2to1_32bit_10)
                                                          0.00       1.10 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[17] (mux4to1_32bit_0)
                                                          0.00       1.10 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[17] (mux2to1_32bit_14)
                                                          0.00       1.10 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[17].MUX/x (mux_1_431)
                                                          0.00       1.10 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[17].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.19 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[17].MUX/z (mux_1_431)
                                                          0.00       1.19 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[17] (mux2to1_32bit_14)
                                                          0.00       1.19 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[17] (mux8to1_32bit_0)       0.00       1.19 f
  alu_ex/FINAL_MUX/MUX_OUT/X[17] (mux2to1_32bit_15)       0.00       1.19 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[17].MUX/x (mux_1_463)
                                                          0.00       1.19 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[17].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.28 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[17].MUX/z (mux_1_463)
                                                          0.00       1.28 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[17] (mux2to1_32bit_15)       0.00       1.28 f
  alu_ex/FINAL_MUX/Z[17] (mux16to1_32bit)                 0.00       1.28 f
  alu_ex/ALUout[17] (alu)                                 0.00       1.28 f
  CHOOSE_FP_OR_NOTMUL/X[17] (mux2to1_32bit_0)             0.00       1.28 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[17].MUX/x (mux_1_983)
                                                          0.00       1.28 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[17].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.37 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[17].MUX/z (mux_1_983)
                                                          0.00       1.37 f
  CHOOSE_FP_OR_NOTMUL/Z[17] (mux2to1_32bit_0)             0.00       1.37 f
  aluResult_out[17] (out)                                 0.00       1.37 f
  data arrival time                                                  1.37

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U2/ZN (NAND2_X4)       0.02       0.60 r
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U4/ZN (NAND2_X4)       0.02       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cout (fa_45)           0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/cin (fa_46)            0.00       0.61 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U9/Z (BUF_X32)         0.16       0.77 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U1/ZN (INV_X1)         0.05       0.82 r
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U2/ZN (INV_X4)         0.01       0.83 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/U3/ZN (XNOR2_X1)       0.07       0.90 f
  alu_ex/FULL_ADDER/FA_NBIT[18].FA/sum (fa_46)            0.00       0.90 f
  alu_ex/FULL_ADDER/Sum[18] (fa_nbit_0)                   0.00       0.90 f
  alu_ex/FINAL_MUX/in1[18] (mux16to1_32bit)               0.00       0.90 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[18] (mux8to1_32bit_0)     0.00       0.90 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[18] (mux4to1_32bit_0)
                                                          0.00       0.90 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[18] (mux2to1_32bit_12)
                                                          0.00       0.90 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[18].MUX/y (mux_1_366)
                                                          0.00       0.90 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[18].MUX/U1/Z (MUX2_X2)
                                                          0.12       1.01 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[18].MUX/z (mux_1_366)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[18] (mux2to1_32bit_12)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[18] (mux2to1_32bit_10)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[18].MUX/x (mux_1_302)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[18].MUX/U2/ZN (AND2_X2)
                                                          0.05       1.06 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[18].MUX/z (mux_1_302)
                                                          0.00       1.06 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[18] (mux2to1_32bit_10)
                                                          0.00       1.06 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[18] (mux4to1_32bit_0)
                                                          0.00       1.06 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[18] (mux2to1_32bit_14)
                                                          0.00       1.06 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[18].MUX/x (mux_1_430)
                                                          0.00       1.06 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[18].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.15 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[18].MUX/z (mux_1_430)
                                                          0.00       1.15 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[18] (mux2to1_32bit_14)
                                                          0.00       1.15 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[18] (mux8to1_32bit_0)       0.00       1.15 f
  alu_ex/FINAL_MUX/MUX_OUT/X[18] (mux2to1_32bit_15)       0.00       1.15 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[18].MUX/x (mux_1_462)
                                                          0.00       1.15 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[18].MUX/U1/Z (MUX2_X2)
                                                          0.10       1.25 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[18].MUX/z (mux_1_462)
                                                          0.00       1.25 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[18] (mux2to1_32bit_15)       0.00       1.25 f
  alu_ex/FINAL_MUX/Z[18] (mux16to1_32bit)                 0.00       1.25 f
  alu_ex/ALUout[18] (alu)                                 0.00       1.25 f
  CHOOSE_FP_OR_NOTMUL/X[18] (mux2to1_32bit_0)             0.00       1.25 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[18].MUX/x (mux_1_982)
                                                          0.00       1.25 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[18].MUX/U1/Z (MUX2_X2)
                                                          0.09       1.34 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[18].MUX/z (mux_1_982)
                                                          0.00       1.34 f
  CHOOSE_FP_OR_NOTMUL/Z[18] (mux2to1_32bit_0)             0.00       1.34 f
  aluResult_out[18] (out)                                 0.00       1.34 f
  data arrival time                                                  1.34

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U3/ZN (NAND2_X4)       0.02       0.56 r
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U4/ZN (NAND2_X4)       0.02       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cout (fa_44)           0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/cin (fa_45)            0.00       0.57 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U1/Z (BUF_X32)         0.16       0.73 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/U3/ZN (XNOR2_X1)       0.09       0.82 f
  alu_ex/FULL_ADDER/FA_NBIT[19].FA/sum (fa_45)            0.00       0.82 f
  alu_ex/FULL_ADDER/Sum[19] (fa_nbit_0)                   0.00       0.82 f
  alu_ex/FINAL_MUX/in1[19] (mux16to1_32bit)               0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[19] (mux8to1_32bit_0)     0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[19] (mux4to1_32bit_0)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[19] (mux2to1_32bit_12)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[19].MUX/y (mux_1_365)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[19].MUX/U1/ZN (AOI22_X2)
                                                          0.07       0.89 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[19].MUX/U3/ZN (INV_X4)
                                                          0.01       0.90 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[19].MUX/z (mux_1_365)
                                                          0.00       0.90 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[19] (mux2to1_32bit_12)
                                                          0.00       0.90 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[19] (mux2to1_32bit_10)
                                                          0.00       0.90 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[19].MUX/x (mux_1_301)
                                                          0.00       0.90 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[19].MUX/U1/ZN (AND2_X4)
                                                          0.05       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[19].MUX/z (mux_1_301)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[19] (mux2to1_32bit_10)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[19] (mux4to1_32bit_0)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[19] (mux2to1_32bit_14)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[19].MUX/x (mux_1_429)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[19].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.00 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[19].MUX/U3/ZN (INV_X4)
                                                          0.01       1.01 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[19].MUX/z (mux_1_429)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[19] (mux2to1_32bit_14)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[19] (mux8to1_32bit_0)       0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/X[19] (mux2to1_32bit_15)       0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[19].MUX/x (mux_1_461)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[19].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.05 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[19].MUX/U3/ZN (INV_X4)
                                                          0.01       1.06 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[19].MUX/z (mux_1_461)
                                                          0.00       1.06 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[19] (mux2to1_32bit_15)       0.00       1.06 f
  alu_ex/FINAL_MUX/Z[19] (mux16to1_32bit)                 0.00       1.06 f
  alu_ex/ALUout[19] (alu)                                 0.00       1.06 f
  CHOOSE_FP_OR_NOTMUL/X[19] (mux2to1_32bit_0)             0.00       1.06 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[19].MUX/x (mux_1_981)
                                                          0.00       1.06 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[19].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.11 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[19].MUX/U3/ZN (INV_X4)
                                                          0.01       1.12 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[19].MUX/z (mux_1_981)
                                                          0.00       1.12 f
  CHOOSE_FP_OR_NOTMUL/Z[19] (mux2to1_32bit_0)             0.00       1.12 f
  aluResult_out[19] (out)                                 0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U1/Z (BUF_X32)         0.16       0.66 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U2/ZN (INV_X1)         0.05       0.71 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U3/ZN (INV_X4)         0.01       0.72 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U4/ZN (XNOR2_X1)       0.07       0.79 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/sum (fa_43)            0.00       0.79 f
  alu_ex/FULL_ADDER/Sum[21] (fa_nbit_0)                   0.00       0.79 f
  alu_ex/FINAL_MUX/in1[21] (mux16to1_32bit)               0.00       0.79 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[21] (mux8to1_32bit_0)     0.00       0.79 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[21] (mux4to1_32bit_0)
                                                          0.00       0.79 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[21] (mux2to1_32bit_12)
                                                          0.00       0.79 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[21].MUX/y (mux_1_363)
                                                          0.00       0.79 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[21].MUX/U1/ZN (AOI22_X2)
                                                          0.07       0.86 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[21].MUX/U3/ZN (INV_X4)
                                                          0.01       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[21].MUX/z (mux_1_363)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[21] (mux2to1_32bit_12)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[21] (mux2to1_32bit_10)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[21].MUX/x (mux_1_299)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[21].MUX/U1/ZN (AND2_X4)
                                                          0.05       0.92 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[21].MUX/z (mux_1_299)
                                                          0.00       0.92 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[21] (mux2to1_32bit_10)
                                                          0.00       0.92 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[21] (mux4to1_32bit_0)
                                                          0.00       0.92 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[21] (mux2to1_32bit_14)
                                                          0.00       0.92 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[21].MUX/x (mux_1_427)
                                                          0.00       0.92 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[21].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.96 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[21].MUX/U3/ZN (INV_X4)
                                                          0.01       0.98 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[21].MUX/z (mux_1_427)
                                                          0.00       0.98 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[21] (mux2to1_32bit_14)
                                                          0.00       0.98 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[21] (mux8to1_32bit_0)       0.00       0.98 f
  alu_ex/FINAL_MUX/MUX_OUT/X[21] (mux2to1_32bit_15)       0.00       0.98 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[21].MUX/x (mux_1_459)
                                                          0.00       0.98 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[21].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.02 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[21].MUX/U3/ZN (INV_X4)
                                                          0.01       1.03 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[21].MUX/z (mux_1_459)
                                                          0.00       1.03 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[21] (mux2to1_32bit_15)       0.00       1.03 f
  alu_ex/FINAL_MUX/Z[21] (mux16to1_32bit)                 0.00       1.03 f
  alu_ex/ALUout[21] (alu)                                 0.00       1.03 f
  CHOOSE_FP_OR_NOTMUL/X[21] (mux2to1_32bit_0)             0.00       1.03 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[21].MUX/x (mux_1_979)
                                                          0.00       1.03 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[21].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.08 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[21].MUX/U3/ZN (INV_X4)
                                                          0.01       1.09 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[21].MUX/z (mux_1_979)
                                                          0.00       1.09 f
  CHOOSE_FP_OR_NOTMUL/Z[21] (mux2to1_32bit_0)             0.00       1.09 f
  aluResult_out[21] (out)                                 0.00       1.09 f
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: opB_in[31] (input port clocked by clk)
  Endpoint: aluResult_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opB_in[31] (in)                                         0.00       0.00 f
  alu_ex/B[31] (alu)                                      0.00       0.00 f
  alu_ex/ADD_OR_SUB/X[31] (mux2to1_32bit_27)              0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/x (mux_1_839)
                                                          0.00       0.00 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U1/ZN (INV_X16)
                                                          0.01       0.01 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U2/ZN (NAND2_X4)
                                                          0.01       0.02 f
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/U3/ZN (OAI21_X4)
                                                          0.04       0.06 r
  alu_ex/ADD_OR_SUB/MUX2TO1_32BIT[31].MUX/z (mux_1_839)
                                                          0.00       0.06 r
  alu_ex/ADD_OR_SUB/Z[31] (mux2to1_32bit_27)              0.00       0.06 r
  alu_ex/FULL_ADDER/B[31] (fa_nbit_0)                     0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/b (fa_33)              0.00       0.06 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U6/ZN (XNOR2_X2)       0.07       0.13 r
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/U7/ZN (OAI21_X4)       0.02       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[31].FA/cout (fa_33)           0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cin (fa_34)            0.00       0.15 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U1/ZN (INV_X4)         0.02       0.17 r
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/U5/ZN (OAI21_X4)       0.02       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[30].FA/cout (fa_34)           0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cin (fa_35)            0.00       0.19 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U3/ZN (INV_X8)         0.02       0.21 r
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/U6/ZN (OAI21_X4)       0.02       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[29].FA/cout (fa_35)           0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cin (fa_36)            0.00       0.23 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U4/ZN (NAND2_X4)       0.02       0.25 r
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/U3/ZN (NAND2_X4)       0.02       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[28].FA/cout (fa_36)           0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cin (fa_37)            0.00       0.27 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U2/ZN (NAND2_X4)       0.02       0.29 r
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/U3/ZN (NAND2_X4)       0.02       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[27].FA/cout (fa_37)           0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cin (fa_38)            0.00       0.31 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U2/ZN (NAND2_X4)       0.02       0.33 r
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/U3/ZN (NAND2_X4)       0.02       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[26].FA/cout (fa_38)           0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cin (fa_39)            0.00       0.35 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U2/ZN (NAND2_X4)       0.02       0.37 r
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/U4/ZN (NAND2_X4)       0.02       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[25].FA/cout (fa_39)           0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cin (fa_40)            0.00       0.38 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U2/ZN (NAND2_X4)       0.02       0.41 r
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/U4/ZN (NAND2_X4)       0.02       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[24].FA/cout (fa_40)           0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cin (fa_41)            0.00       0.42 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U4/ZN (NAND2_X4)       0.02       0.44 r
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/U2/ZN (NAND2_X4)       0.02       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[23].FA/cout (fa_41)           0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cin (fa_42)            0.00       0.46 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U2/ZN (NAND2_X4)       0.02       0.48 r
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/U4/ZN (NAND2_X4)       0.02       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[22].FA/cout (fa_42)           0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cin (fa_43)            0.00       0.50 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U6/ZN (NAND2_X4)       0.02       0.52 r
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/U5/ZN (NAND2_X4)       0.02       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[21].FA/cout (fa_43)           0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/cin (fa_44)            0.00       0.54 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U1/Z (BUF_X32)         0.16       0.69 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/U2/ZN (XNOR2_X1)       0.09       0.78 f
  alu_ex/FULL_ADDER/FA_NBIT[20].FA/sum (fa_44)            0.00       0.78 f
  alu_ex/FULL_ADDER/Sum[20] (fa_nbit_0)                   0.00       0.78 f
  alu_ex/FINAL_MUX/in1[20] (mux16to1_32bit)               0.00       0.78 f
  alu_ex/FINAL_MUX/MUX_BUS1/in1[20] (mux8to1_32bit_0)     0.00       0.78 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/in1[20] (mux4to1_32bit_0)
                                                          0.00       0.78 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Y[20] (mux2to1_32bit_12)
                                                          0.00       0.78 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[20].MUX/y (mux_1_364)
                                                          0.00       0.78 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[20].MUX/U1/ZN (AOI22_X2)
                                                          0.07       0.85 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[20].MUX/U3/ZN (INV_X4)
                                                          0.01       0.86 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[20].MUX/z (mux_1_364)
                                                          0.00       0.86 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_BUS1/Z[20] (mux2to1_32bit_12)
                                                          0.00       0.86 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/X[20] (mux2to1_32bit_10)
                                                          0.00       0.86 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[20].MUX/x (mux_1_300)
                                                          0.00       0.86 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[20].MUX/U1/ZN (AND2_X4)
                                                          0.05       0.91 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[20].MUX/z (mux_1_300)
                                                          0.00       0.91 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/MUX_OUT/Z[20] (mux2to1_32bit_10)
                                                          0.00       0.91 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_BUS1/Z[20] (mux4to1_32bit_0)
                                                          0.00       0.91 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/X[20] (mux2to1_32bit_14)
                                                          0.00       0.91 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[20].MUX/x (mux_1_428)
                                                          0.00       0.91 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[20].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.96 r
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[20].MUX/U3/ZN (INV_X4)
                                                          0.01       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[20].MUX/z (mux_1_428)
                                                          0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/MUX_OUT/Z[20] (mux2to1_32bit_14)
                                                          0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_BUS1/Z[20] (mux8to1_32bit_0)       0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_OUT/X[20] (mux2to1_32bit_15)       0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[20].MUX/x (mux_1_460)
                                                          0.00       0.97 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[20].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.02 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[20].MUX/U3/ZN (INV_X4)
                                                          0.01       1.03 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[20].MUX/z (mux_1_460)
                                                          0.00       1.03 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[20] (mux2to1_32bit_15)       0.00       1.03 f
  alu_ex/FINAL_MUX/Z[20] (mux16to1_32bit)                 0.00       1.03 f
  alu_ex/ALUout[20] (alu)                                 0.00       1.03 f
  CHOOSE_FP_OR_NOTMUL/X[20] (mux2to1_32bit_0)             0.00       1.03 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[20].MUX/x (mux_1_980)
                                                          0.00       1.03 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[20].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.07 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[20].MUX/U3/ZN (INV_X4)
                                                          0.01       1.08 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[20].MUX/z (mux_1_980)
                                                          0.00       1.08 f
  CHOOSE_FP_OR_NOTMUL/Z[20] (mux2to1_32bit_0)             0.00       1.08 f
  aluResult_out[20] (out)                                 0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: opB_in[27] (input port clocked by clk)
  Endpoint: aluResult_out[27]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[27] (in)                                         0.00       0.00 r
  alu_ex/B[27] (alu)                                      0.00       0.00 r
  alu_ex/SHIFTER/shamt[0] (shift)                         0.00       0.00 r
  alu_ex/SHIFTER/U5/ZN (INV_X4)                           0.01       0.01 f
  alu_ex/SHIFTER/U4/ZN (INV_X4)                           0.07       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/sel (mux2to1_32bit_21)      0.00       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/U3/ZN (INV_X4)              0.02       0.09 f
  alu_ex/SHIFTER/SHIFTRIGHT16/U1/ZN (INV_X4)              0.18       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[12].MUX/sel (mux_1_660)
                                                          0.00       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[12].MUX/U2/ZN (INV_X4)
                                                          0.00       0.28 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[12].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.34 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[12].MUX/U3/ZN (INV_X4)
                                                          0.02       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[12].MUX/z (mux_1_660)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/Z[12] (mux2to1_32bit_21)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Y[20] (mux2to1_32bit_20)     0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[20].MUX/y (mux_1_620)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[20].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.42 r
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[20].MUX/U3/ZN (INV_X4)
                                                          0.02       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[20].MUX/z (mux_1_620)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Z[20] (mux2to1_32bit_20)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Y[24] (mux2to1_32bit_19)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[24].MUX/y (mux_1_584)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[24].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.50 r
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[24].MUX/U3/ZN (INV_X4)
                                                          0.02       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[24].MUX/z (mux_1_584)
                                                          0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Z[24] (mux2to1_32bit_19)     0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Y[26] (mux2to1_32bit_18)     0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[26].MUX/y (mux_1_550)
                                                          0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[26].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.58 r
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[26].MUX/U3/ZN (INV_X4)
                                                          0.02       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[26].MUX/z (mux_1_550)
                                                          0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Z[26] (mux2to1_32bit_18)     0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Y[27] (mux2to1_32bit_17)     0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[27].MUX/y (mux_1_517)
                                                          0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[27].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.66 r
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[27].MUX/U3/ZN (INV_X4)
                                                          0.01       0.67 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[27].MUX/z (mux_1_517)
                                                          0.00       0.67 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Z[27] (mux2to1_32bit_17)     0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/Y[27] (mux2to1_32bit_16)     0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[27].MUX/y (mux_1_485)
                                                          0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[27].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.74 r
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[27].MUX/U3/ZN (INV_X4)
                                                          0.02       0.76 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[27].MUX/z (mux_1_485)
                                                          0.00       0.76 f
  alu_ex/SHIFTER/LEFTORRIGHT/Z[27] (mux2to1_32bit_16)     0.00       0.76 f
  alu_ex/SHIFTER/Z[27] (shift)                            0.00       0.76 f
  alu_ex/FINAL_MUX/in9[27] (mux16to1_32bit)               0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/in1[27] (mux8to1_32bit_1)     0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/in1[27] (mux4to1_32bit_2)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Y[27] (mux2to1_32bit_6)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[27].MUX/y (mux_1_165)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[27].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.82 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[27].MUX/U3/ZN (INV_X4)
                                                          0.01       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[27].MUX/z (mux_1_165)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Z[27] (mux2to1_32bit_6)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/X[27] (mux2to1_32bit_4)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[27].MUX/x (mux_1_101)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[27].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.88 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[27].MUX/U3/ZN (INV_X4)
                                                          0.01       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[27].MUX/z (mux_1_101)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/Z[27] (mux2to1_32bit_4)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/Z[27] (mux4to1_32bit_2)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/X[27] (mux2to1_32bit_13)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[27].MUX/x (mux_1_389)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[27].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.94 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[27].MUX/U3/ZN (INV_X4)
                                                          0.01       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[27].MUX/z (mux_1_389)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/Z[27] (mux2to1_32bit_13)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/Z[27] (mux8to1_32bit_1)       0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/Y[27] (mux2to1_32bit_15)       0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[27].MUX/y (mux_1_453)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[27].MUX/U1/ZN (AOI22_X2)
                                                          0.06       1.01 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[27].MUX/U3/ZN (INV_X4)
                                                          0.01       1.02 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[27].MUX/z (mux_1_453)
                                                          0.00       1.02 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[27] (mux2to1_32bit_15)       0.00       1.02 f
  alu_ex/FINAL_MUX/Z[27] (mux16to1_32bit)                 0.00       1.02 f
  alu_ex/ALUout[27] (alu)                                 0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/X[27] (mux2to1_32bit_0)             0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[27].MUX/x (mux_1_973)
                                                          0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[27].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.07 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[27].MUX/U3/ZN (INV_X4)
                                                          0.01       1.08 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[27].MUX/z (mux_1_973)
                                                          0.00       1.08 f
  CHOOSE_FP_OR_NOTMUL/Z[27] (mux2to1_32bit_0)             0.00       1.08 f
  aluResult_out[27] (out)                                 0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: opB_in[27] (input port clocked by clk)
  Endpoint: aluResult_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[27] (in)                                         0.00       0.00 r
  alu_ex/B[27] (alu)                                      0.00       0.00 r
  alu_ex/SHIFTER/shamt[0] (shift)                         0.00       0.00 r
  alu_ex/SHIFTER/U5/ZN (INV_X4)                           0.01       0.01 f
  alu_ex/SHIFTER/U4/ZN (INV_X4)                           0.07       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/sel (mux2to1_32bit_21)      0.00       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/U3/ZN (INV_X4)              0.02       0.09 f
  alu_ex/SHIFTER/SHIFTRIGHT16/U1/ZN (INV_X4)              0.18       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[14].MUX/sel (mux_1_658)
                                                          0.00       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[14].MUX/U2/ZN (INV_X4)
                                                          0.00       0.28 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[14].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.34 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[14].MUX/U3/ZN (INV_X4)
                                                          0.02       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[14].MUX/z (mux_1_658)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/Z[14] (mux2to1_32bit_21)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Y[22] (mux2to1_32bit_20)     0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[22].MUX/y (mux_1_618)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.42 r
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.02       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[22].MUX/z (mux_1_618)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Z[22] (mux2to1_32bit_20)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Y[26] (mux2to1_32bit_19)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[26].MUX/y (mux_1_582)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[26].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.50 r
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[26].MUX/U3/ZN (INV_X4)
                                                          0.02       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[26].MUX/z (mux_1_582)
                                                          0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Z[26] (mux2to1_32bit_19)     0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Y[28] (mux2to1_32bit_18)     0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[28].MUX/y (mux_1_548)
                                                          0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[28].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.58 r
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[28].MUX/U3/ZN (INV_X4)
                                                          0.02       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[28].MUX/z (mux_1_548)
                                                          0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Z[28] (mux2to1_32bit_18)     0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Y[29] (mux2to1_32bit_17)     0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[29].MUX/y (mux_1_515)
                                                          0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[29].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.66 r
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[29].MUX/U3/ZN (INV_X4)
                                                          0.01       0.67 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[29].MUX/z (mux_1_515)
                                                          0.00       0.67 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Z[29] (mux2to1_32bit_17)     0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/Y[29] (mux2to1_32bit_16)     0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[29].MUX/y (mux_1_483)
                                                          0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[29].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.74 r
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[29].MUX/U3/ZN (INV_X4)
                                                          0.02       0.76 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[29].MUX/z (mux_1_483)
                                                          0.00       0.76 f
  alu_ex/SHIFTER/LEFTORRIGHT/Z[29] (mux2to1_32bit_16)     0.00       0.76 f
  alu_ex/SHIFTER/Z[29] (shift)                            0.00       0.76 f
  alu_ex/FINAL_MUX/in9[29] (mux16to1_32bit)               0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/in1[29] (mux8to1_32bit_1)     0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/in1[29] (mux4to1_32bit_2)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Y[29] (mux2to1_32bit_6)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[29].MUX/y (mux_1_163)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[29].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.82 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[29].MUX/U3/ZN (INV_X4)
                                                          0.01       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[29].MUX/z (mux_1_163)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Z[29] (mux2to1_32bit_6)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/X[29] (mux2to1_32bit_4)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[29].MUX/x (mux_1_99)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[29].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.88 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[29].MUX/U3/ZN (INV_X4)
                                                          0.01       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[29].MUX/z (mux_1_99)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/Z[29] (mux2to1_32bit_4)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/Z[29] (mux4to1_32bit_2)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/X[29] (mux2to1_32bit_13)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[29].MUX/x (mux_1_387)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[29].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.94 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[29].MUX/U3/ZN (INV_X4)
                                                          0.01       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[29].MUX/z (mux_1_387)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/Z[29] (mux2to1_32bit_13)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/Z[29] (mux8to1_32bit_1)       0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/Y[29] (mux2to1_32bit_15)       0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[29].MUX/y (mux_1_451)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[29].MUX/U1/ZN (AOI22_X2)
                                                          0.06       1.01 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[29].MUX/U3/ZN (INV_X4)
                                                          0.01       1.02 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[29].MUX/z (mux_1_451)
                                                          0.00       1.02 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[29] (mux2to1_32bit_15)       0.00       1.02 f
  alu_ex/FINAL_MUX/Z[29] (mux16to1_32bit)                 0.00       1.02 f
  alu_ex/ALUout[29] (alu)                                 0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/X[29] (mux2to1_32bit_0)             0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[29].MUX/x (mux_1_971)
                                                          0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[29].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.07 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[29].MUX/U3/ZN (INV_X4)
                                                          0.01       1.08 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[29].MUX/z (mux_1_971)
                                                          0.00       1.08 f
  CHOOSE_FP_OR_NOTMUL/Z[29] (mux2to1_32bit_0)             0.00       1.08 f
  aluResult_out[29] (out)                                 0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: opB_in[27] (input port clocked by clk)
  Endpoint: aluResult_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[27] (in)                                         0.00       0.00 r
  alu_ex/B[27] (alu)                                      0.00       0.00 r
  alu_ex/SHIFTER/shamt[0] (shift)                         0.00       0.00 r
  alu_ex/SHIFTER/U5/ZN (INV_X4)                           0.01       0.01 f
  alu_ex/SHIFTER/U4/ZN (INV_X4)                           0.07       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/sel (mux2to1_32bit_21)      0.00       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/U3/ZN (INV_X4)              0.02       0.09 f
  alu_ex/SHIFTER/SHIFTRIGHT16/U1/ZN (INV_X4)              0.18       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[13].MUX/sel (mux_1_659)
                                                          0.00       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[13].MUX/U2/ZN (INV_X4)
                                                          0.00       0.28 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[13].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.34 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[13].MUX/U3/ZN (INV_X4)
                                                          0.02       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[13].MUX/z (mux_1_659)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/Z[13] (mux2to1_32bit_21)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Y[21] (mux2to1_32bit_20)     0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[21].MUX/y (mux_1_619)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[21].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.42 r
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[21].MUX/U3/ZN (INV_X4)
                                                          0.02       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[21].MUX/z (mux_1_619)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Z[21] (mux2to1_32bit_20)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Y[25] (mux2to1_32bit_19)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[25].MUX/y (mux_1_583)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[25].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.50 r
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[25].MUX/U3/ZN (INV_X4)
                                                          0.02       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[25].MUX/z (mux_1_583)
                                                          0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Z[25] (mux2to1_32bit_19)     0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Y[27] (mux2to1_32bit_18)     0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[27].MUX/y (mux_1_549)
                                                          0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[27].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.58 r
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[27].MUX/U3/ZN (INV_X4)
                                                          0.02       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[27].MUX/z (mux_1_549)
                                                          0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Z[27] (mux2to1_32bit_18)     0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Y[28] (mux2to1_32bit_17)     0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[28].MUX/y (mux_1_516)
                                                          0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[28].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.66 r
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[28].MUX/U3/ZN (INV_X4)
                                                          0.01       0.67 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[28].MUX/z (mux_1_516)
                                                          0.00       0.67 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Z[28] (mux2to1_32bit_17)     0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/Y[28] (mux2to1_32bit_16)     0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[28].MUX/y (mux_1_484)
                                                          0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[28].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.74 r
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[28].MUX/U3/ZN (INV_X4)
                                                          0.02       0.76 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[28].MUX/z (mux_1_484)
                                                          0.00       0.76 f
  alu_ex/SHIFTER/LEFTORRIGHT/Z[28] (mux2to1_32bit_16)     0.00       0.76 f
  alu_ex/SHIFTER/Z[28] (shift)                            0.00       0.76 f
  alu_ex/FINAL_MUX/in9[28] (mux16to1_32bit)               0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/in1[28] (mux8to1_32bit_1)     0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/in1[28] (mux4to1_32bit_2)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Y[28] (mux2to1_32bit_6)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[28].MUX/y (mux_1_164)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[28].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.82 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[28].MUX/U3/ZN (INV_X4)
                                                          0.01       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[28].MUX/z (mux_1_164)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Z[28] (mux2to1_32bit_6)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/X[28] (mux2to1_32bit_4)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[28].MUX/x (mux_1_100)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[28].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.88 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[28].MUX/U3/ZN (INV_X4)
                                                          0.01       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[28].MUX/z (mux_1_100)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/Z[28] (mux2to1_32bit_4)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/Z[28] (mux4to1_32bit_2)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/X[28] (mux2to1_32bit_13)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[28].MUX/x (mux_1_388)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[28].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.94 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[28].MUX/U3/ZN (INV_X4)
                                                          0.01       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[28].MUX/z (mux_1_388)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/Z[28] (mux2to1_32bit_13)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/Z[28] (mux8to1_32bit_1)       0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/Y[28] (mux2to1_32bit_15)       0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[28].MUX/y (mux_1_452)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[28].MUX/U1/ZN (AOI22_X2)
                                                          0.06       1.01 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[28].MUX/U3/ZN (INV_X4)
                                                          0.01       1.02 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[28].MUX/z (mux_1_452)
                                                          0.00       1.02 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[28] (mux2to1_32bit_15)       0.00       1.02 f
  alu_ex/FINAL_MUX/Z[28] (mux16to1_32bit)                 0.00       1.02 f
  alu_ex/ALUout[28] (alu)                                 0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/X[28] (mux2to1_32bit_0)             0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[28].MUX/x (mux_1_972)
                                                          0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[28].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.07 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[28].MUX/U3/ZN (INV_X4)
                                                          0.01       1.08 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[28].MUX/z (mux_1_972)
                                                          0.00       1.08 f
  CHOOSE_FP_OR_NOTMUL/Z[28] (mux2to1_32bit_0)             0.00       1.08 f
  aluResult_out[28] (out)                                 0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: opB_in[27] (input port clocked by clk)
  Endpoint: aluResult_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[27] (in)                                         0.00       0.00 r
  alu_ex/B[27] (alu)                                      0.00       0.00 r
  alu_ex/SHIFTER/shamt[0] (shift)                         0.00       0.00 r
  alu_ex/SHIFTER/U5/ZN (INV_X4)                           0.01       0.01 f
  alu_ex/SHIFTER/U4/ZN (INV_X4)                           0.07       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/sel (mux2to1_32bit_21)      0.00       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/U3/ZN (INV_X4)              0.02       0.09 f
  alu_ex/SHIFTER/SHIFTRIGHT16/U1/ZN (INV_X4)              0.18       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/sel (mux_1_657)
                                                          0.00       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/U2/ZN (INV_X4)
                                                          0.00       0.28 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.34 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/U3/ZN (INV_X4)
                                                          0.02       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/z (mux_1_657)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/Z[15] (mux2to1_32bit_21)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Y[23] (mux2to1_32bit_20)     0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[23].MUX/y (mux_1_617)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.42 r
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.02       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[23].MUX/z (mux_1_617)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Z[23] (mux2to1_32bit_20)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Y[27] (mux2to1_32bit_19)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[27].MUX/y (mux_1_581)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[27].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.50 r
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[27].MUX/U3/ZN (INV_X4)
                                                          0.02       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[27].MUX/z (mux_1_581)
                                                          0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Z[27] (mux2to1_32bit_19)     0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Y[29] (mux2to1_32bit_18)     0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[29].MUX/y (mux_1_547)
                                                          0.00       0.52 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[29].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.58 r
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[29].MUX/U3/ZN (INV_X4)
                                                          0.02       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[29].MUX/z (mux_1_547)
                                                          0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Z[29] (mux2to1_32bit_18)     0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Y[30] (mux2to1_32bit_17)     0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[30].MUX/y (mux_1_514)
                                                          0.00       0.60 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[30].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.66 r
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[30].MUX/U3/ZN (INV_X4)
                                                          0.01       0.67 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[30].MUX/z (mux_1_514)
                                                          0.00       0.67 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Z[30] (mux2to1_32bit_17)     0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/Y[30] (mux2to1_32bit_16)     0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[30].MUX/y (mux_1_482)
                                                          0.00       0.67 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[30].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.74 r
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[30].MUX/U3/ZN (INV_X4)
                                                          0.02       0.76 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[30].MUX/z (mux_1_482)
                                                          0.00       0.76 f
  alu_ex/SHIFTER/LEFTORRIGHT/Z[30] (mux2to1_32bit_16)     0.00       0.76 f
  alu_ex/SHIFTER/Z[30] (shift)                            0.00       0.76 f
  alu_ex/FINAL_MUX/in9[30] (mux16to1_32bit)               0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/in1[30] (mux8to1_32bit_1)     0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/in1[30] (mux4to1_32bit_2)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Y[30] (mux2to1_32bit_6)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[30].MUX/y (mux_1_162)
                                                          0.00       0.76 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[30].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.82 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[30].MUX/U3/ZN (INV_X4)
                                                          0.01       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[30].MUX/z (mux_1_162)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Z[30] (mux2to1_32bit_6)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/X[30] (mux2to1_32bit_4)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[30].MUX/x (mux_1_98)
                                                          0.00       0.83 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[30].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.88 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[30].MUX/U3/ZN (INV_X4)
                                                          0.01       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[30].MUX/z (mux_1_98)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/Z[30] (mux2to1_32bit_4)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/Z[30] (mux4to1_32bit_2)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/X[30] (mux2to1_32bit_13)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[30].MUX/x (mux_1_386)
                                                          0.00       0.89 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[30].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.94 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[30].MUX/U3/ZN (INV_X4)
                                                          0.01       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[30].MUX/z (mux_1_386)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/Z[30] (mux2to1_32bit_13)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_BUS2/Z[30] (mux8to1_32bit_1)       0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/Y[30] (mux2to1_32bit_15)       0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[30].MUX/y (mux_1_450)
                                                          0.00       0.95 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[30].MUX/U1/ZN (AOI22_X2)
                                                          0.06       1.01 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[30].MUX/U3/ZN (INV_X4)
                                                          0.01       1.02 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[30].MUX/z (mux_1_450)
                                                          0.00       1.02 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[30] (mux2to1_32bit_15)       0.00       1.02 f
  alu_ex/FINAL_MUX/Z[30] (mux16to1_32bit)                 0.00       1.02 f
  alu_ex/ALUout[30] (alu)                                 0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/X[30] (mux2to1_32bit_0)             0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[30].MUX/x (mux_1_970)
                                                          0.00       1.02 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[30].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.07 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[30].MUX/U3/ZN (INV_X4)
                                                          0.01       1.08 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[30].MUX/z (mux_1_970)
                                                          0.00       1.08 f
  CHOOSE_FP_OR_NOTMUL/Z[30] (mux2to1_32bit_0)             0.00       1.08 f
  aluResult_out[30] (out)                                 0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: opB_in[27] (input port clocked by clk)
  Endpoint: aluResult_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[27] (in)                                         0.00       0.00 r
  alu_ex/B[27] (alu)                                      0.00       0.00 r
  alu_ex/SHIFTER/shamt[0] (shift)                         0.00       0.00 r
  alu_ex/SHIFTER/U5/ZN (INV_X4)                           0.01       0.01 f
  alu_ex/SHIFTER/U4/ZN (INV_X4)                           0.07       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/sel (mux2to1_32bit_21)      0.00       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/U3/ZN (INV_X4)              0.02       0.09 f
  alu_ex/SHIFTER/SHIFTRIGHT16/U1/ZN (INV_X4)              0.18       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[12].MUX/sel (mux_1_660)
                                                          0.00       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[12].MUX/U2/ZN (INV_X4)
                                                          0.00       0.28 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[12].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.34 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[12].MUX/U3/ZN (INV_X4)
                                                          0.02       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[12].MUX/z (mux_1_660)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/Z[12] (mux2to1_32bit_21)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Y[20] (mux2to1_32bit_20)     0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[20].MUX/y (mux_1_620)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[20].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.42 r
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[20].MUX/U3/ZN (INV_X4)
                                                          0.02       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[20].MUX/z (mux_1_620)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Z[20] (mux2to1_32bit_20)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/X[20] (mux2to1_32bit_19)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[20].MUX/x (mux_1_588)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[20].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.49 r
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[20].MUX/U3/ZN (INV_X4)
                                                          0.02       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[20].MUX/z (mux_1_588)
                                                          0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Z[20] (mux2to1_32bit_19)     0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Y[22] (mux2to1_32bit_18)     0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[22].MUX/y (mux_1_554)
                                                          0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.57 r
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.02       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[22].MUX/z (mux_1_554)
                                                          0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Z[22] (mux2to1_32bit_18)     0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Y[23] (mux2to1_32bit_17)     0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[23].MUX/y (mux_1_521)
                                                          0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.65 r
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.01       0.66 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[23].MUX/z (mux_1_521)
                                                          0.00       0.66 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Z[23] (mux2to1_32bit_17)     0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/Y[23] (mux2to1_32bit_16)     0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[23].MUX/y (mux_1_489)
                                                          0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.72 r
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.02       0.74 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[23].MUX/z (mux_1_489)
                                                          0.00       0.74 f
  alu_ex/SHIFTER/LEFTORRIGHT/Z[23] (mux2to1_32bit_16)     0.00       0.74 f
  alu_ex/SHIFTER/Z[23] (shift)                            0.00       0.74 f
  alu_ex/FINAL_MUX/in9[23] (mux16to1_32bit)               0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/in1[23] (mux8to1_32bit_1)     0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/in1[23] (mux4to1_32bit_2)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Y[23] (mux2to1_32bit_6)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[23].MUX/y (mux_1_169)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.80 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.01       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[23].MUX/z (mux_1_169)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Z[23] (mux2to1_32bit_6)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/X[23] (mux2to1_32bit_4)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[23].MUX/x (mux_1_105)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.86 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.01       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[23].MUX/z (mux_1_105)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/Z[23] (mux2to1_32bit_4)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/Z[23] (mux4to1_32bit_2)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/X[23] (mux2to1_32bit_13)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[23].MUX/x (mux_1_393)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.92 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.01       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[23].MUX/z (mux_1_393)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/Z[23] (mux2to1_32bit_13)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/Z[23] (mux8to1_32bit_1)       0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/Y[23] (mux2to1_32bit_15)       0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[23].MUX/y (mux_1_457)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.06       1.00 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.01       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[23].MUX/z (mux_1_457)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[23] (mux2to1_32bit_15)       0.00       1.01 f
  alu_ex/FINAL_MUX/Z[23] (mux16to1_32bit)                 0.00       1.01 f
  alu_ex/ALUout[23] (alu)                                 0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/X[23] (mux2to1_32bit_0)             0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[23].MUX/x (mux_1_977)
                                                          0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.05 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.01       1.06 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[23].MUX/z (mux_1_977)
                                                          0.00       1.06 f
  CHOOSE_FP_OR_NOTMUL/Z[23] (mux2to1_32bit_0)             0.00       1.06 f
  aluResult_out[23] (out)                                 0.00       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: opB_in[27] (input port clocked by clk)
  Endpoint: aluResult_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[27] (in)                                         0.00       0.00 r
  alu_ex/B[27] (alu)                                      0.00       0.00 r
  alu_ex/SHIFTER/shamt[0] (shift)                         0.00       0.00 r
  alu_ex/SHIFTER/U5/ZN (INV_X4)                           0.01       0.01 f
  alu_ex/SHIFTER/U4/ZN (INV_X4)                           0.07       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/sel (mux2to1_32bit_21)      0.00       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/U3/ZN (INV_X4)              0.02       0.09 f
  alu_ex/SHIFTER/SHIFTRIGHT16/U1/ZN (INV_X4)              0.18       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/sel (mux_1_657)
                                                          0.00       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/U2/ZN (INV_X4)
                                                          0.00       0.28 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.34 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/U3/ZN (INV_X4)
                                                          0.02       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/z (mux_1_657)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/Z[15] (mux2to1_32bit_21)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/X[15] (mux2to1_32bit_20)     0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[15].MUX/x (mux_1_625)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[15].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.41 r
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[15].MUX/U3/ZN (INV_X4)
                                                          0.02       0.42 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[15].MUX/z (mux_1_625)
                                                          0.00       0.42 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Z[15] (mux2to1_32bit_20)     0.00       0.42 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Y[19] (mux2to1_32bit_19)     0.00       0.42 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[19].MUX/y (mux_1_589)
                                                          0.00       0.42 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[19].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.49 r
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[19].MUX/U3/ZN (INV_X4)
                                                          0.02       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[19].MUX/z (mux_1_589)
                                                          0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Z[19] (mux2to1_32bit_19)     0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Y[21] (mux2to1_32bit_18)     0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[21].MUX/y (mux_1_555)
                                                          0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[21].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.57 r
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[21].MUX/U3/ZN (INV_X4)
                                                          0.02       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[21].MUX/z (mux_1_555)
                                                          0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Z[21] (mux2to1_32bit_18)     0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Y[22] (mux2to1_32bit_17)     0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[22].MUX/y (mux_1_522)
                                                          0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.65 r
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.01       0.66 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[22].MUX/z (mux_1_522)
                                                          0.00       0.66 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Z[22] (mux2to1_32bit_17)     0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/Y[22] (mux2to1_32bit_16)     0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[22].MUX/y (mux_1_490)
                                                          0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.72 r
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.02       0.74 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[22].MUX/z (mux_1_490)
                                                          0.00       0.74 f
  alu_ex/SHIFTER/LEFTORRIGHT/Z[22] (mux2to1_32bit_16)     0.00       0.74 f
  alu_ex/SHIFTER/Z[22] (shift)                            0.00       0.74 f
  alu_ex/FINAL_MUX/in9[22] (mux16to1_32bit)               0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/in1[22] (mux8to1_32bit_1)     0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/in1[22] (mux4to1_32bit_2)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Y[22] (mux2to1_32bit_6)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[22].MUX/y (mux_1_170)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.80 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.01       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[22].MUX/z (mux_1_170)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Z[22] (mux2to1_32bit_6)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/X[22] (mux2to1_32bit_4)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[22].MUX/x (mux_1_106)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.86 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.01       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[22].MUX/z (mux_1_106)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/Z[22] (mux2to1_32bit_4)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/Z[22] (mux4to1_32bit_2)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/X[22] (mux2to1_32bit_13)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[22].MUX/x (mux_1_394)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.92 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.01       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[22].MUX/z (mux_1_394)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/Z[22] (mux2to1_32bit_13)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/Z[22] (mux8to1_32bit_1)       0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/Y[22] (mux2to1_32bit_15)       0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[22].MUX/y (mux_1_458)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.06       1.00 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.01       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[22].MUX/z (mux_1_458)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[22] (mux2to1_32bit_15)       0.00       1.01 f
  alu_ex/FINAL_MUX/Z[22] (mux16to1_32bit)                 0.00       1.01 f
  alu_ex/ALUout[22] (alu)                                 0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/X[22] (mux2to1_32bit_0)             0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[22].MUX/x (mux_1_978)
                                                          0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.05 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.01       1.06 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[22].MUX/z (mux_1_978)
                                                          0.00       1.06 f
  CHOOSE_FP_OR_NOTMUL/Z[22] (mux2to1_32bit_0)             0.00       1.06 f
  aluResult_out[22] (out)                                 0.00       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: opB_in[27] (input port clocked by clk)
  Endpoint: aluResult_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[27] (in)                                         0.00       0.00 r
  alu_ex/B[27] (alu)                                      0.00       0.00 r
  alu_ex/SHIFTER/shamt[0] (shift)                         0.00       0.00 r
  alu_ex/SHIFTER/U5/ZN (INV_X4)                           0.01       0.01 f
  alu_ex/SHIFTER/U4/ZN (INV_X4)                           0.07       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/sel (mux2to1_32bit_21)      0.00       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/U3/ZN (INV_X4)              0.02       0.09 f
  alu_ex/SHIFTER/SHIFTRIGHT16/U1/ZN (INV_X4)              0.18       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[13].MUX/sel (mux_1_659)
                                                          0.00       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[13].MUX/U2/ZN (INV_X4)
                                                          0.00       0.28 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[13].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.34 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[13].MUX/U3/ZN (INV_X4)
                                                          0.02       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[13].MUX/z (mux_1_659)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/Z[13] (mux2to1_32bit_21)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Y[21] (mux2to1_32bit_20)     0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[21].MUX/y (mux_1_619)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[21].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.42 r
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[21].MUX/U3/ZN (INV_X4)
                                                          0.02       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[21].MUX/z (mux_1_619)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Z[21] (mux2to1_32bit_20)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/X[21] (mux2to1_32bit_19)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[21].MUX/x (mux_1_587)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[21].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.49 r
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[21].MUX/U3/ZN (INV_X4)
                                                          0.02       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[21].MUX/z (mux_1_587)
                                                          0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Z[21] (mux2to1_32bit_19)     0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Y[23] (mux2to1_32bit_18)     0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[23].MUX/y (mux_1_553)
                                                          0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.57 r
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.02       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[23].MUX/z (mux_1_553)
                                                          0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Z[23] (mux2to1_32bit_18)     0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Y[24] (mux2to1_32bit_17)     0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[24].MUX/y (mux_1_520)
                                                          0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[24].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.65 r
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[24].MUX/U3/ZN (INV_X4)
                                                          0.01       0.66 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[24].MUX/z (mux_1_520)
                                                          0.00       0.66 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Z[24] (mux2to1_32bit_17)     0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/Y[24] (mux2to1_32bit_16)     0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[24].MUX/y (mux_1_488)
                                                          0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[24].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.72 r
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[24].MUX/U3/ZN (INV_X4)
                                                          0.02       0.74 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[24].MUX/z (mux_1_488)
                                                          0.00       0.74 f
  alu_ex/SHIFTER/LEFTORRIGHT/Z[24] (mux2to1_32bit_16)     0.00       0.74 f
  alu_ex/SHIFTER/Z[24] (shift)                            0.00       0.74 f
  alu_ex/FINAL_MUX/in9[24] (mux16to1_32bit)               0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/in1[24] (mux8to1_32bit_1)     0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/in1[24] (mux4to1_32bit_2)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Y[24] (mux2to1_32bit_6)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[24].MUX/y (mux_1_168)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[24].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.80 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[24].MUX/U3/ZN (INV_X4)
                                                          0.01       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[24].MUX/z (mux_1_168)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Z[24] (mux2to1_32bit_6)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/X[24] (mux2to1_32bit_4)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[24].MUX/x (mux_1_104)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[24].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.86 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[24].MUX/U3/ZN (INV_X4)
                                                          0.01       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[24].MUX/z (mux_1_104)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/Z[24] (mux2to1_32bit_4)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/Z[24] (mux4to1_32bit_2)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/X[24] (mux2to1_32bit_13)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[24].MUX/x (mux_1_392)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[24].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.92 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[24].MUX/U3/ZN (INV_X4)
                                                          0.01       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[24].MUX/z (mux_1_392)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/Z[24] (mux2to1_32bit_13)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/Z[24] (mux8to1_32bit_1)       0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/Y[24] (mux2to1_32bit_15)       0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[24].MUX/y (mux_1_456)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[24].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.99 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[24].MUX/U3/ZN (INV_X4)
                                                          0.01       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[24].MUX/z (mux_1_456)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[24] (mux2to1_32bit_15)       0.00       1.01 f
  alu_ex/FINAL_MUX/Z[24] (mux16to1_32bit)                 0.00       1.01 f
  alu_ex/ALUout[24] (alu)                                 0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/X[24] (mux2to1_32bit_0)             0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[24].MUX/x (mux_1_976)
                                                          0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[24].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.05 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[24].MUX/U3/ZN (INV_X4)
                                                          0.01       1.06 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[24].MUX/z (mux_1_976)
                                                          0.00       1.06 f
  CHOOSE_FP_OR_NOTMUL/Z[24] (mux2to1_32bit_0)             0.00       1.06 f
  aluResult_out[24] (out)                                 0.00       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: opB_in[27] (input port clocked by clk)
  Endpoint: aluResult_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[27] (in)                                         0.00       0.00 r
  alu_ex/B[27] (alu)                                      0.00       0.00 r
  alu_ex/SHIFTER/shamt[0] (shift)                         0.00       0.00 r
  alu_ex/SHIFTER/U5/ZN (INV_X4)                           0.01       0.01 f
  alu_ex/SHIFTER/U4/ZN (INV_X4)                           0.07       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/sel (mux2to1_32bit_21)      0.00       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/U3/ZN (INV_X4)              0.02       0.09 f
  alu_ex/SHIFTER/SHIFTRIGHT16/U1/ZN (INV_X4)              0.18       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[14].MUX/sel (mux_1_658)
                                                          0.00       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[14].MUX/U2/ZN (INV_X4)
                                                          0.00       0.28 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[14].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.34 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[14].MUX/U3/ZN (INV_X4)
                                                          0.02       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[14].MUX/z (mux_1_658)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/Z[14] (mux2to1_32bit_21)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Y[22] (mux2to1_32bit_20)     0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[22].MUX/y (mux_1_618)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.42 r
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.02       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[22].MUX/z (mux_1_618)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Z[22] (mux2to1_32bit_20)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/X[22] (mux2to1_32bit_19)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[22].MUX/x (mux_1_586)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.49 r
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.02       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[22].MUX/z (mux_1_586)
                                                          0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Z[22] (mux2to1_32bit_19)     0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Y[24] (mux2to1_32bit_18)     0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[24].MUX/y (mux_1_552)
                                                          0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[24].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.57 r
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[24].MUX/U3/ZN (INV_X4)
                                                          0.02       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[24].MUX/z (mux_1_552)
                                                          0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Z[24] (mux2to1_32bit_18)     0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Y[25] (mux2to1_32bit_17)     0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[25].MUX/y (mux_1_519)
                                                          0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[25].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.65 r
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[25].MUX/U3/ZN (INV_X4)
                                                          0.01       0.66 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[25].MUX/z (mux_1_519)
                                                          0.00       0.66 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Z[25] (mux2to1_32bit_17)     0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/Y[25] (mux2to1_32bit_16)     0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[25].MUX/y (mux_1_487)
                                                          0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[25].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.72 r
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[25].MUX/U3/ZN (INV_X4)
                                                          0.02       0.74 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[25].MUX/z (mux_1_487)
                                                          0.00       0.74 f
  alu_ex/SHIFTER/LEFTORRIGHT/Z[25] (mux2to1_32bit_16)     0.00       0.74 f
  alu_ex/SHIFTER/Z[25] (shift)                            0.00       0.74 f
  alu_ex/FINAL_MUX/in9[25] (mux16to1_32bit)               0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/in1[25] (mux8to1_32bit_1)     0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/in1[25] (mux4to1_32bit_2)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Y[25] (mux2to1_32bit_6)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[25].MUX/y (mux_1_167)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[25].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.80 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[25].MUX/U3/ZN (INV_X4)
                                                          0.01       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[25].MUX/z (mux_1_167)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Z[25] (mux2to1_32bit_6)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/X[25] (mux2to1_32bit_4)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[25].MUX/x (mux_1_103)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[25].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.86 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[25].MUX/U3/ZN (INV_X4)
                                                          0.01       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[25].MUX/z (mux_1_103)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/Z[25] (mux2to1_32bit_4)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/Z[25] (mux4to1_32bit_2)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/X[25] (mux2to1_32bit_13)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[25].MUX/x (mux_1_391)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[25].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.92 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[25].MUX/U3/ZN (INV_X4)
                                                          0.01       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[25].MUX/z (mux_1_391)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/Z[25] (mux2to1_32bit_13)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/Z[25] (mux8to1_32bit_1)       0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/Y[25] (mux2to1_32bit_15)       0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[25].MUX/y (mux_1_455)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[25].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.99 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[25].MUX/U3/ZN (INV_X4)
                                                          0.01       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[25].MUX/z (mux_1_455)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[25] (mux2to1_32bit_15)       0.00       1.01 f
  alu_ex/FINAL_MUX/Z[25] (mux16to1_32bit)                 0.00       1.01 f
  alu_ex/ALUout[25] (alu)                                 0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/X[25] (mux2to1_32bit_0)             0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[25].MUX/x (mux_1_975)
                                                          0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[25].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.05 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[25].MUX/U3/ZN (INV_X4)
                                                          0.01       1.06 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[25].MUX/z (mux_1_975)
                                                          0.00       1.06 f
  CHOOSE_FP_OR_NOTMUL/Z[25] (mux2to1_32bit_0)             0.00       1.06 f
  aluResult_out[25] (out)                                 0.00       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: opB_in[27] (input port clocked by clk)
  Endpoint: aluResult_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  opB_in[27] (in)                                         0.00       0.00 r
  alu_ex/B[27] (alu)                                      0.00       0.00 r
  alu_ex/SHIFTER/shamt[0] (shift)                         0.00       0.00 r
  alu_ex/SHIFTER/U5/ZN (INV_X4)                           0.01       0.01 f
  alu_ex/SHIFTER/U4/ZN (INV_X4)                           0.07       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/sel (mux2to1_32bit_21)      0.00       0.07 r
  alu_ex/SHIFTER/SHIFTRIGHT16/U3/ZN (INV_X4)              0.02       0.09 f
  alu_ex/SHIFTER/SHIFTRIGHT16/U1/ZN (INV_X4)              0.18       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/sel (mux_1_657)
                                                          0.00       0.28 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/U2/ZN (INV_X4)
                                                          0.00       0.28 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.34 r
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/U3/ZN (INV_X4)
                                                          0.02       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/MUX2TO1_32BIT[15].MUX/z (mux_1_657)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT16/Z[15] (mux2to1_32bit_21)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Y[23] (mux2to1_32bit_20)     0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[23].MUX/y (mux_1_617)
                                                          0.00       0.36 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.42 r
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.02       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/MUX2TO1_32BIT[23].MUX/z (mux_1_617)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT8/Z[23] (mux2to1_32bit_20)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/X[23] (mux2to1_32bit_19)     0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[23].MUX/x (mux_1_585)
                                                          0.00       0.44 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.49 r
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.02       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT4/MUX2TO1_32BIT[23].MUX/z (mux_1_585)
                                                          0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT4/Z[23] (mux2to1_32bit_19)     0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Y[25] (mux2to1_32bit_18)     0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[25].MUX/y (mux_1_551)
                                                          0.00       0.50 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[25].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.57 r
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[25].MUX/U3/ZN (INV_X4)
                                                          0.02       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT2/MUX2TO1_32BIT[25].MUX/z (mux_1_551)
                                                          0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT2/Z[25] (mux2to1_32bit_18)     0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Y[26] (mux2to1_32bit_17)     0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[26].MUX/y (mux_1_518)
                                                          0.00       0.58 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[26].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.65 r
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[26].MUX/U3/ZN (INV_X4)
                                                          0.01       0.66 f
  alu_ex/SHIFTER/SHIFTRIGHT1/MUX2TO1_32BIT[26].MUX/z (mux_1_518)
                                                          0.00       0.66 f
  alu_ex/SHIFTER/SHIFTRIGHT1/Z[26] (mux2to1_32bit_17)     0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/Y[26] (mux2to1_32bit_16)     0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[26].MUX/y (mux_1_486)
                                                          0.00       0.66 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[26].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.72 r
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[26].MUX/U3/ZN (INV_X4)
                                                          0.02       0.74 f
  alu_ex/SHIFTER/LEFTORRIGHT/MUX2TO1_32BIT[26].MUX/z (mux_1_486)
                                                          0.00       0.74 f
  alu_ex/SHIFTER/LEFTORRIGHT/Z[26] (mux2to1_32bit_16)     0.00       0.74 f
  alu_ex/SHIFTER/Z[26] (shift)                            0.00       0.74 f
  alu_ex/FINAL_MUX/in9[26] (mux16to1_32bit)               0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/in1[26] (mux8to1_32bit_1)     0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/in1[26] (mux4to1_32bit_2)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Y[26] (mux2to1_32bit_6)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[26].MUX/y (mux_1_166)
                                                          0.00       0.74 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[26].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.80 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[26].MUX/U3/ZN (INV_X4)
                                                          0.01       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/MUX2TO1_32BIT[26].MUX/z (mux_1_166)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_BUS1/Z[26] (mux2to1_32bit_6)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/X[26] (mux2to1_32bit_4)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[26].MUX/x (mux_1_102)
                                                          0.00       0.82 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[26].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.86 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[26].MUX/U3/ZN (INV_X4)
                                                          0.01       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/MUX2TO1_32BIT[26].MUX/z (mux_1_102)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/MUX_OUT/Z[26] (mux2to1_32bit_4)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_BUS1/Z[26] (mux4to1_32bit_2)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/X[26] (mux2to1_32bit_13)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[26].MUX/x (mux_1_390)
                                                          0.00       0.87 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[26].MUX/U1/ZN (AOI22_X2)
                                                          0.05       0.92 r
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[26].MUX/U3/ZN (INV_X4)
                                                          0.01       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/MUX2TO1_32BIT[26].MUX/z (mux_1_390)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/MUX_OUT/Z[26] (mux2to1_32bit_13)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_BUS2/Z[26] (mux8to1_32bit_1)       0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/Y[26] (mux2to1_32bit_15)       0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[26].MUX/y (mux_1_454)
                                                          0.00       0.93 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[26].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.99 r
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[26].MUX/U3/ZN (INV_X4)
                                                          0.01       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/MUX2TO1_32BIT[26].MUX/z (mux_1_454)
                                                          0.00       1.01 f
  alu_ex/FINAL_MUX/MUX_OUT/Z[26] (mux2to1_32bit_15)       0.00       1.01 f
  alu_ex/FINAL_MUX/Z[26] (mux16to1_32bit)                 0.00       1.01 f
  alu_ex/ALUout[26] (alu)                                 0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/X[26] (mux2to1_32bit_0)             0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[26].MUX/x (mux_1_974)
                                                          0.00       1.01 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[26].MUX/U1/ZN (AOI22_X2)
                                                          0.05       1.05 r
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[26].MUX/U3/ZN (INV_X4)
                                                          0.01       1.06 f
  CHOOSE_FP_OR_NOTMUL/MUX2TO1_32BIT[26].MUX/z (mux_1_974)
                                                          0.00       1.06 f
  CHOOSE_FP_OR_NOTMUL/Z[26] (mux2to1_32bit_0)             0.00       1.06 f
  aluResult_out[26] (out)                                 0.00       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[1]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U20/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[1] (extend_16to32)                       0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[1] (mux2to1_32bit_28)                0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[1].MUX/y (mux_1_901)     0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[1].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[1].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[1].MUX/z (mux_1_901)     0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[1] (mux2to1_32bit_28)                0.00       0.32 f
  leapAddr_out[1] (out)                                   0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[2]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U21/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[2] (extend_16to32)                       0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[2] (mux2to1_32bit_28)                0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[2].MUX/y (mux_1_900)     0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[2].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[2].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[2].MUX/z (mux_1_900)     0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[2] (mux2to1_32bit_28)                0.00       0.32 f
  leapAddr_out[2] (out)                                   0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[3]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U22/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[3] (extend_16to32)                       0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[3] (mux2to1_32bit_28)                0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[3].MUX/y (mux_1_899)     0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[3].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[3].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[3].MUX/z (mux_1_899)     0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[3] (mux2to1_32bit_28)                0.00       0.32 f
  leapAddr_out[3] (out)                                   0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[4]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U23/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[4] (extend_16to32)                       0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[4] (mux2to1_32bit_28)                0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[4].MUX/y (mux_1_898)     0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[4].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[4].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[4].MUX/z (mux_1_898)     0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[4] (mux2to1_32bit_28)                0.00       0.32 f
  leapAddr_out[4] (out)                                   0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[5]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U24/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[5] (extend_16to32)                       0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[5] (mux2to1_32bit_28)                0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[5].MUX/y (mux_1_897)     0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[5].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[5].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[5].MUX/z (mux_1_897)     0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[5] (mux2to1_32bit_28)                0.00       0.32 f
  leapAddr_out[5] (out)                                   0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[6]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U25/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[6] (extend_16to32)                       0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[6] (mux2to1_32bit_28)                0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[6].MUX/y (mux_1_896)     0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[6].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[6].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[6].MUX/z (mux_1_896)     0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[6] (mux2to1_32bit_28)                0.00       0.32 f
  leapAddr_out[6] (out)                                   0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[7]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U26/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[7] (extend_16to32)                       0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[7] (mux2to1_32bit_28)                0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[7].MUX/y (mux_1_895)     0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[7].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[7].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[7].MUX/z (mux_1_895)     0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[7] (mux2to1_32bit_28)                0.00       0.32 f
  leapAddr_out[7] (out)                                   0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[8]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U27/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[8] (extend_16to32)                       0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[8] (mux2to1_32bit_28)                0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[8].MUX/y (mux_1_894)     0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[8].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[8].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[8].MUX/z (mux_1_894)     0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[8] (mux2to1_32bit_28)                0.00       0.32 f
  leapAddr_out[8] (out)                                   0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[9]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U28/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[9] (extend_16to32)                       0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[9] (mux2to1_32bit_28)                0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[9].MUX/y (mux_1_893)     0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[9].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[9].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[9].MUX/z (mux_1_893)     0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[9] (mux2to1_32bit_28)                0.00       0.32 f
  leapAddr_out[9] (out)                                   0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[10]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U29/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[10] (extend_16to32)                      0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[10] (mux2to1_32bit_28)               0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[10].MUX/y (mux_1_892)
                                                          0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[10].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[10].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[10].MUX/z (mux_1_892)
                                                          0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[10] (mux2to1_32bit_28)               0.00       0.32 f
  leapAddr_out[10] (out)                                  0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[11]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U30/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[11] (extend_16to32)                      0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[11] (mux2to1_32bit_28)               0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[11].MUX/y (mux_1_891)
                                                          0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[11].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[11].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[11].MUX/z (mux_1_891)
                                                          0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[11] (mux2to1_32bit_28)               0.00       0.32 f
  leapAddr_out[11] (out)                                  0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[12]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U31/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[12] (extend_16to32)                      0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[12] (mux2to1_32bit_28)               0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[12].MUX/y (mux_1_890)
                                                          0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[12].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[12].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[12].MUX/z (mux_1_890)
                                                          0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[12] (mux2to1_32bit_28)               0.00       0.32 f
  leapAddr_out[12] (out)                                  0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[13]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U32/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[13] (extend_16to32)                      0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[13] (mux2to1_32bit_28)               0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[13].MUX/y (mux_1_889)
                                                          0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[13].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[13].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[13].MUX/z (mux_1_889)
                                                          0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[13] (mux2to1_32bit_28)               0.00       0.32 f
  leapAddr_out[13] (out)                                  0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[14]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U33/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[14] (extend_16to32)                      0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[14] (mux2to1_32bit_28)               0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[14].MUX/y (mux_1_888)
                                                          0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[14].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[14].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[14].MUX/z (mux_1_888)
                                                          0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[14] (mux2to1_32bit_28)               0.00       0.32 f
  leapAddr_out[14] (out)                                  0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[15]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/U19/ZN (INV_X32)                           0.09       0.25 r
  EXTEND_IMM16/U34/ZN (INV_X32)                           0.01       0.25 f
  EXTEND_IMM16/Z[15] (extend_16to32)                      0.00       0.25 f
  CHOOSE_IMMEDIATE/Y[15] (mux2to1_32bit_28)               0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[15].MUX/y (mux_1_887)
                                                          0.00       0.25 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[15].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.32 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[15].MUX/U3/ZN (INV_X4)
                                                          0.01       0.32 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[15].MUX/z (mux_1_887)
                                                          0.00       0.32 f
  CHOOSE_IMMEDIATE/Z[15] (mux2to1_32bit_28)               0.00       0.32 f
  leapAddr_out[15] (out)                                  0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: opA_in[20] (input port clocked by clk)
  Endpoint: leap_out (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  opA_in[20] (in)                                         0.00       0.00 f
  decide_if_leap/busA[20] (check_branch)                  0.00       0.00 f
  decide_if_leap/ZERO_A/X[20] (zero_0)                    0.00       0.00 f
  decide_if_leap/ZERO_A/U3/ZN (NOR4_X2)                   0.08       0.08 r
  decide_if_leap/ZERO_A/U2/ZN (NAND4_X2)                  0.03       0.12 f
  decide_if_leap/ZERO_A/U1/ZN (NOR2_X2)                   0.04       0.16 r
  decide_if_leap/ZERO_A/z (zero_0)                        0.00       0.16 r
  decide_if_leap/U2/ZN (XNOR2_X2)                         0.06       0.22 r
  decide_if_leap/U1/ZN (AOI21_X2)                         0.03       0.25 f
  decide_if_leap/U3/ZN (INV_X4)                           0.01       0.26 r
  decide_if_leap/leap (check_branch)                      0.00       0.26 r
  leap_out (out)                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[0]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/y (mux_1_904)                0.00       0.00 f
  EXTEND_IMM16/SELECT_EXTEND/U1/Z (BUF_X32)               0.16       0.16 f
  EXTEND_IMM16/SELECT_EXTEND/z (mux_1_904)                0.00       0.16 f
  EXTEND_IMM16/Z[0] (extend_16to32)                       0.00       0.16 f
  CHOOSE_IMMEDIATE/Y[0] (mux2to1_32bit_28)                0.00       0.16 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[0].MUX/y (mux_1_902)     0.00       0.16 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[0].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.24 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[0].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[0].MUX/z (mux_1_902)     0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[0] (mux2to1_32bit_28)                0.00       0.24 f
  leapAddr_out[0] (out)                                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[8]
              (input port clocked by clk)
  Endpoint: leapAddr_out[24]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[8] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[8] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/U10/Z (BUF_X32)                            0.15       0.15 f
  EXTEND_IMM16/Z[24] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[24] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[24].MUX/y (mux_1_878)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[24].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[24].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[24].MUX/z (mux_1_878)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[24] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[24] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[9]
              (input port clocked by clk)
  Endpoint: leapAddr_out[25]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[9] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[9] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/U9/Z (BUF_X32)                             0.15       0.15 f
  EXTEND_IMM16/Z[25] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[25] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[25].MUX/y (mux_1_877)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[25].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[25].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[25].MUX/z (mux_1_877)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[25] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[25] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[10]
              (input port clocked by clk)
  Endpoint: leapAddr_out[26]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[10] (in)                                    0.00       0.00 f
  EXTEND_IMM16/x[10] (extend_16to32)                      0.00       0.00 f
  EXTEND_IMM16/U8/Z (BUF_X32)                             0.15       0.15 f
  EXTEND_IMM16/Z[26] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[26] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[26].MUX/y (mux_1_876)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[26].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[26].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[26].MUX/z (mux_1_876)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[26] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[26] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[11]
              (input port clocked by clk)
  Endpoint: leapAddr_out[27]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[11] (in)                                    0.00       0.00 f
  EXTEND_IMM16/x[11] (extend_16to32)                      0.00       0.00 f
  EXTEND_IMM16/U7/Z (BUF_X32)                             0.15       0.15 f
  EXTEND_IMM16/Z[27] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[27] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[27].MUX/y (mux_1_875)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[27].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[27].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[27].MUX/z (mux_1_875)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[27] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[27] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[12]
              (input port clocked by clk)
  Endpoint: leapAddr_out[28]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[12] (in)                                    0.00       0.00 f
  EXTEND_IMM16/x[12] (extend_16to32)                      0.00       0.00 f
  EXTEND_IMM16/U6/Z (BUF_X32)                             0.15       0.15 f
  EXTEND_IMM16/Z[28] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[28] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[28].MUX/y (mux_1_874)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[28].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[28].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[28].MUX/z (mux_1_874)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[28] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[28] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[13]
              (input port clocked by clk)
  Endpoint: leapAddr_out[29]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[13] (in)                                    0.00       0.00 f
  EXTEND_IMM16/x[13] (extend_16to32)                      0.00       0.00 f
  EXTEND_IMM16/U5/Z (BUF_X32)                             0.15       0.15 f
  EXTEND_IMM16/Z[29] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[29] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[29].MUX/y (mux_1_873)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[29].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[29].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[29].MUX/z (mux_1_873)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[29] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[29] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[14]
              (input port clocked by clk)
  Endpoint: leapAddr_out[30]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[14] (in)                                    0.00       0.00 f
  EXTEND_IMM16/x[14] (extend_16to32)                      0.00       0.00 f
  EXTEND_IMM16/U4/Z (BUF_X32)                             0.15       0.15 f
  EXTEND_IMM16/Z[30] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[30] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[30].MUX/y (mux_1_872)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[30].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[30].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[30].MUX/z (mux_1_872)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[30] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[30] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[15]
              (input port clocked by clk)
  Endpoint: leapAddr_out[31]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[15] (in)                                    0.00       0.00 f
  EXTEND_IMM16/x[15] (extend_16to32)                      0.00       0.00 f
  EXTEND_IMM16/U3/Z (BUF_X32)                             0.15       0.15 f
  EXTEND_IMM16/Z[31] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[31] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[31].MUX/y (mux_1_871)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[31].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[31].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[31].MUX/z (mux_1_871)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[31] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[31] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[0]
              (input port clocked by clk)
  Endpoint: leapAddr_out[16]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[0] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[0] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/U18/Z (BUF_X32)                            0.15       0.15 f
  EXTEND_IMM16/Z[16] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[16] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[16].MUX/y (mux_1_886)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[16].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[16].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[16].MUX/z (mux_1_886)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[16] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[16] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[1]
              (input port clocked by clk)
  Endpoint: leapAddr_out[17]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[1] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[1] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/U17/Z (BUF_X32)                            0.15       0.15 f
  EXTEND_IMM16/Z[17] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[17] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[17].MUX/y (mux_1_885)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[17].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[17].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[17].MUX/z (mux_1_885)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[17] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[17] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[2]
              (input port clocked by clk)
  Endpoint: leapAddr_out[18]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[2] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[2] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/U16/Z (BUF_X32)                            0.15       0.15 f
  EXTEND_IMM16/Z[18] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[18] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[18].MUX/y (mux_1_884)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[18].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[18].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[18].MUX/z (mux_1_884)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[18] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[18] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[3]
              (input port clocked by clk)
  Endpoint: leapAddr_out[19]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[3] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[3] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/U15/Z (BUF_X32)                            0.15       0.15 f
  EXTEND_IMM16/Z[19] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[19] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[19].MUX/y (mux_1_883)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[19].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[19].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[19].MUX/z (mux_1_883)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[19] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[19] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[4]
              (input port clocked by clk)
  Endpoint: leapAddr_out[20]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[4] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[4] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/U14/Z (BUF_X32)                            0.15       0.15 f
  EXTEND_IMM16/Z[20] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[20] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[20].MUX/y (mux_1_882)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[20].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[20].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[20].MUX/z (mux_1_882)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[20] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[20] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[5]
              (input port clocked by clk)
  Endpoint: leapAddr_out[21]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[5] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[5] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/U13/Z (BUF_X32)                            0.15       0.15 f
  EXTEND_IMM16/Z[21] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[21] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[21].MUX/y (mux_1_881)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[21].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[21].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[21].MUX/z (mux_1_881)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[21] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[21] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[6]
              (input port clocked by clk)
  Endpoint: leapAddr_out[22]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[6] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[6] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/U12/Z (BUF_X32)                            0.15       0.15 f
  EXTEND_IMM16/Z[22] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[22] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[22].MUX/y (mux_1_880)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[22].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[22].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[22].MUX/z (mux_1_880)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[22] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[22] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: offset16_in[7]
              (input port clocked by clk)
  Endpoint: leapAddr_out[23]
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  offset16_in[7] (in)                                     0.00       0.00 f
  EXTEND_IMM16/x[7] (extend_16to32)                       0.00       0.00 f
  EXTEND_IMM16/U11/Z (BUF_X32)                            0.15       0.15 f
  EXTEND_IMM16/Z[23] (extend_16to32)                      0.00       0.15 f
  CHOOSE_IMMEDIATE/Y[23] (mux2to1_32bit_28)               0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[23].MUX/y (mux_1_879)
                                                          0.00       0.15 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[23].MUX/U1/ZN (AOI22_X2)
                                                          0.08       0.23 r
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[23].MUX/U3/ZN (INV_X4)
                                                          0.01       0.24 f
  CHOOSE_IMMEDIATE/MUX2TO1_32BIT[23].MUX/z (mux_1_879)
                                                          0.00       0.24 f
  CHOOSE_IMMEDIATE/Z[23] (mux2to1_32bit_28)               0.00       0.24 f
  leapAddr_out[23] (out)                                  0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[36] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[36].MUX/sel (mux_1_932)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[36].MUX/U3/ZN (INV_X4)
                                                          0.02       0.16 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[36].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.23 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[36].MUX/U4/ZN (INV_X4)
                                                          0.01       0.23 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[36].MUX/z (mux_1_932)
                                                          0.00       0.23 f
  CHOOSE_MULT_OR_INT/Z[36] (mux2to1_64bit)                0.00       0.23 f
  fbusW[36] (out)                                         0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[48] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[48].MUX/sel (mux_1_920)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[48].MUX/U3/ZN (INV_X4)
                                                          0.02       0.16 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[48].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.23 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[48].MUX/U4/ZN (INV_X4)
                                                          0.01       0.23 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[48].MUX/z (mux_1_920)
                                                          0.00       0.23 f
  CHOOSE_MULT_OR_INT/Z[48] (mux2to1_64bit)                0.00       0.23 f
  fbusW[48] (out)                                         0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[37] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[37].MUX/sel (mux_1_931)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[37].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[37].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[37].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[37].MUX/z (mux_1_931)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[37] (mux2to1_64bit)                0.00       0.22 f
  fbusW[37] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[38] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[38].MUX/sel (mux_1_930)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[38].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[38].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[38].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[38].MUX/z (mux_1_930)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[38] (mux2to1_64bit)                0.00       0.22 f
  fbusW[38] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[39] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[39].MUX/sel (mux_1_929)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[39].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[39].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[39].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[39].MUX/z (mux_1_929)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[39] (mux2to1_64bit)                0.00       0.22 f
  fbusW[39] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[40] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[40].MUX/sel (mux_1_928)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[40].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[40].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[40].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[40].MUX/z (mux_1_928)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[40] (mux2to1_64bit)                0.00       0.22 f
  fbusW[40] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[41] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[41].MUX/sel (mux_1_927)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[41].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[41].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[41].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[41].MUX/z (mux_1_927)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[41] (mux2to1_64bit)                0.00       0.22 f
  fbusW[41] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[42] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[42].MUX/sel (mux_1_926)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[42].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[42].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[42].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[42].MUX/z (mux_1_926)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[42] (mux2to1_64bit)                0.00       0.22 f
  fbusW[42] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[43] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[43].MUX/sel (mux_1_925)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[43].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[43].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[43].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[43].MUX/z (mux_1_925)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[43] (mux2to1_64bit)                0.00       0.22 f
  fbusW[43] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[44] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[44].MUX/sel (mux_1_924)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[44].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[44].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[44].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[44].MUX/z (mux_1_924)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[44] (mux2to1_64bit)                0.00       0.22 f
  fbusW[44] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[45] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[45].MUX/sel (mux_1_923)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[45].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[45].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[45].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[45].MUX/z (mux_1_923)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[45] (mux2to1_64bit)                0.00       0.22 f
  fbusW[45] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[46] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[46].MUX/sel (mux_1_922)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[46].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[46].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[46].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[46].MUX/z (mux_1_922)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[46] (mux2to1_64bit)                0.00       0.22 f
  fbusW[46] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[47] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U2/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[47].MUX/sel (mux_1_921)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[47].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[47].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[47].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[47].MUX/z (mux_1_921)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[47] (mux2to1_64bit)                0.00       0.22 f
  fbusW[47] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[49] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[49].MUX/sel (mux_1_919)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[49].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[49].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[49].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[49].MUX/z (mux_1_919)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[49] (mux2to1_64bit)                0.00       0.22 f
  fbusW[49] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[50] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[50].MUX/sel (mux_1_918)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[50].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[50].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[50].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[50].MUX/z (mux_1_918)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[50] (mux2to1_64bit)                0.00       0.22 f
  fbusW[50] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[51] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[51].MUX/sel (mux_1_917)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[51].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[51].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[51].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[51].MUX/z (mux_1_917)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[51] (mux2to1_64bit)                0.00       0.22 f
  fbusW[51] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[52] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[52].MUX/sel (mux_1_916)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[52].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[52].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[52].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[52].MUX/z (mux_1_916)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[52] (mux2to1_64bit)                0.00       0.22 f
  fbusW[52] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[53] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[53].MUX/sel (mux_1_915)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[53].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[53].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[53].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[53].MUX/z (mux_1_915)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[53] (mux2to1_64bit)                0.00       0.22 f
  fbusW[53] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[54] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[54].MUX/sel (mux_1_914)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[54].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[54].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[54].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[54].MUX/z (mux_1_914)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[54] (mux2to1_64bit)                0.00       0.22 f
  fbusW[54] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[55] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[55].MUX/sel (mux_1_913)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[55].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[55].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[55].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[55].MUX/z (mux_1_913)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[55] (mux2to1_64bit)                0.00       0.22 f
  fbusW[55] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[56] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[56].MUX/sel (mux_1_912)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[56].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[56].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[56].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[56].MUX/z (mux_1_912)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[56] (mux2to1_64bit)                0.00       0.22 f
  fbusW[56] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[57] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[57].MUX/sel (mux_1_911)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[57].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[57].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[57].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[57].MUX/z (mux_1_911)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[57] (mux2to1_64bit)                0.00       0.22 f
  fbusW[57] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[58] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[58].MUX/sel (mux_1_910)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[58].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[58].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[58].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[58].MUX/z (mux_1_910)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[58] (mux2to1_64bit)                0.00       0.22 f
  fbusW[58] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[59] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U7/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U1/ZN (INV_X4)                       0.13       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[59].MUX/sel (mux_1_909)
                                                          0.00       0.15 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[59].MUX/U2/ZN (INV_X4)
                                                          0.01       0.15 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[59].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.21 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[59].MUX/U3/ZN (INV_X4)
                                                          0.01       0.22 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[59].MUX/z (mux_1_909)
                                                          0.00       0.22 f
  CHOOSE_MULT_OR_INT/Z[59] (mux2to1_64bit)                0.00       0.22 f
  fbusW[59] (out)                                         0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[32] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[32].MUX/sel (mux_1_936)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[32].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[32].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.18 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[32].MUX/U3/ZN (INV_X4)
                                                          0.01       0.18 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[32].MUX/z (mux_1_936)
                                                          0.00       0.18 f
  CHOOSE_MULT_OR_INT/Z[32] (mux2to1_64bit)                0.00       0.18 f
  fbusW[32] (out)                                         0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[33] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[33].MUX/sel (mux_1_935)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[33].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[33].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.18 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[33].MUX/U3/ZN (INV_X4)
                                                          0.01       0.18 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[33].MUX/z (mux_1_935)
                                                          0.00       0.18 f
  CHOOSE_MULT_OR_INT/Z[33] (mux2to1_64bit)                0.00       0.18 f
  fbusW[33] (out)                                         0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[34] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[34].MUX/sel (mux_1_934)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[34].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[34].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.18 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[34].MUX/U3/ZN (INV_X4)
                                                          0.01       0.18 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[34].MUX/z (mux_1_934)
                                                          0.00       0.18 f
  CHOOSE_MULT_OR_INT/Z[34] (mux2to1_64bit)                0.00       0.18 f
  fbusW[34] (out)                                         0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[35] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[35].MUX/sel (mux_1_933)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[35].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[35].MUX/U1/ZN (AOI22_X2)
                                                          0.06       0.18 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[35].MUX/U3/ZN (INV_X4)
                                                          0.01       0.18 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[35].MUX/z (mux_1_933)
                                                          0.00       0.18 f
  CHOOSE_MULT_OR_INT/Z[35] (mux2to1_64bit)                0.00       0.18 f
  fbusW[35] (out)                                         0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[24] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[24].MUX/sel (mux_1_944)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[24].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[24].MUX/U1/ZN (AND2_X4)
                                                          0.06       0.17 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[24].MUX/z (mux_1_944)
                                                          0.00       0.17 f
  CHOOSE_MULT_OR_INT/Z[24] (mux2to1_64bit)                0.00       0.17 f
  fbusW[24] (out)                                         0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[25] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[25].MUX/sel (mux_1_943)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[25].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[25].MUX/U1/ZN (AND2_X4)
                                                          0.06       0.17 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[25].MUX/z (mux_1_943)
                                                          0.00       0.17 f
  CHOOSE_MULT_OR_INT/Z[25] (mux2to1_64bit)                0.00       0.17 f
  fbusW[25] (out)                                         0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[26] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[26].MUX/sel (mux_1_942)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[26].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[26].MUX/U1/ZN (AND2_X4)
                                                          0.06       0.17 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[26].MUX/z (mux_1_942)
                                                          0.00       0.17 f
  CHOOSE_MULT_OR_INT/Z[26] (mux2to1_64bit)                0.00       0.17 f
  fbusW[26] (out)                                         0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[27] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[27].MUX/sel (mux_1_941)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[27].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[27].MUX/U1/ZN (AND2_X4)
                                                          0.06       0.17 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[27].MUX/z (mux_1_941)
                                                          0.00       0.17 f
  CHOOSE_MULT_OR_INT/Z[27] (mux2to1_64bit)                0.00       0.17 f
  fbusW[27] (out)                                         0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[28] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[28].MUX/sel (mux_1_940)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[28].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[28].MUX/U1/ZN (AND2_X4)
                                                          0.06       0.17 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[28].MUX/z (mux_1_940)
                                                          0.00       0.17 f
  CHOOSE_MULT_OR_INT/Z[28] (mux2to1_64bit)                0.00       0.17 f
  fbusW[28] (out)                                         0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[29] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[29].MUX/sel (mux_1_939)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[29].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[29].MUX/U1/ZN (AND2_X4)
                                                          0.06       0.17 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[29].MUX/z (mux_1_939)
                                                          0.00       0.17 f
  CHOOSE_MULT_OR_INT/Z[29] (mux2to1_64bit)                0.00       0.17 f
  fbusW[29] (out)                                         0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: movi2fp_in (input port clocked by clk)
  Endpoint: fbusW[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  movi2fp_in (in)                                         0.00       0.00 r
  CHOOSE_MULT_OR_INT/sel (mux2to1_64bit)                  0.00       0.00 r
  CHOOSE_MULT_OR_INT/U8/ZN (INV_X4)                       0.01       0.01 f
  CHOOSE_MULT_OR_INT/U3/ZN (INV_X4)                       0.10       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[30].MUX/sel (mux_1_938)
                                                          0.00       0.11 r
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[30].MUX/U2/ZN (INV_X4)
                                                          0.01       0.12 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[30].MUX/U1/ZN (AND2_X4)
                                                          0.06       0.17 f
  CHOOSE_MULT_OR_INT/MUX2TO1_NBIT[30].MUX/z (mux_1_938)
                                                          0.00       0.17 f
  CHOOSE_MULT_OR_INT/Z[30] (mux2to1_64bit)                0.00       0.17 f
  fbusW[30] (out)                                         0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: mul_in (input port clocked by clk)
  Endpoint: mul_ex/CurrentState_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  mul_in (in)                                             0.00       0.00 r
  mul_ex/mul (multiplier)                                 0.00       0.00 r
  mul_ex/U135/ZN (NAND3_X2)                               0.02       0.02 f
  mul_ex/U134/ZN (AOI21_X2)                               0.04       0.07 r
  mul_ex/CurrentState_reg[2]/D (DFF_X2)                   0.00       0.07 r
  data arrival time                                                  0.07

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mul_ex/CurrentState_reg[2]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: reset (input port clocked by clk)
  Endpoint: mul_ex/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  mul_ex/reset (multiplier)                               0.00       0.00 r
  mul_ex/U169/ZN (INV_X4)                                 0.01       0.01 f
  mul_ex/U123/ZN (NOR2_X2)                                0.03       0.04 r
  mul_ex/CurrentState_reg[0]/D (DFF_X2)                   0.00       0.04 r
  data arrival time                                                  0.04

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mul_ex/CurrentState_reg[0]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: reset (input port clocked by clk)
  Endpoint: mul_ex/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  mul_ex/reset (multiplier)                               0.00       0.00 r
  mul_ex/U169/ZN (INV_X4)                                 0.01       0.01 f
  mul_ex/U124/ZN (NOR2_X2)                                0.03       0.04 r
  mul_ex/CurrentState_reg[1]/D (DFF_X2)                   0.00       0.04 r
  data arrival time                                                  0.04

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mul_ex/CurrentState_reg[1]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.04       1.21
  data required time                                                 1.21
  --------------------------------------------------------------------------
  data required time                                                 1.21
  data arrival time                                                 -0.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: mul_ex/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mul_ex/CurrentState_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mul_ex/CurrentState_reg[1]/CK (DFF_X2)                  0.00       0.00 r
  mul_ex/CurrentState_reg[1]/Q (DFF_X2)                   0.18       0.18 f
  mul_ex/U3/ZN (OR3_X4)                                   0.11       0.29 f
  mul_ex/U126/ZN (INV_X4)                                 0.08       0.38 r
  mul_ex/U125/ZN (NOR2_X2)                                0.02       0.40 f
  mul_ex/U124/ZN (NOR2_X2)                                0.03       0.43 r
  mul_ex/CurrentState_reg[1]/D (DFF_X2)                   0.00       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mul_ex/CurrentState_reg[1]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.04       1.21
  data required time                                                 1.21
  --------------------------------------------------------------------------
  data required time                                                 1.21
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: mul_ex/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mul_ex/CurrentState_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mul_ex/CurrentState_reg[1]/CK (DFF_X2)                  0.00       0.00 r
  mul_ex/CurrentState_reg[1]/Q (DFF_X2)                   0.18       0.18 f
  mul_ex/U133/ZN (NAND3_X2)                               0.09       0.27 r
  mul_ex/U123/ZN (NOR2_X2)                                0.02       0.29 f
  mul_ex/CurrentState_reg[0]/D (DFF_X2)                   0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mul_ex/CurrentState_reg[0]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: mul_ex/CurrentState_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mul_ex/CurrentState_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  execute            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mul_ex/CurrentState_reg[1]/CK (DFF_X2)                  0.00       0.00 r
  mul_ex/CurrentState_reg[1]/Q (DFF_X2)                   0.18       0.18 f
  mul_ex/U136/ZN (NAND3_X2)                               0.08       0.26 r
  mul_ex/U134/ZN (AOI21_X2)                               0.03       0.29 f
  mul_ex/CurrentState_reg[2]/D (DFF_X2)                   0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  mul_ex/CurrentState_reg[2]/CK (DFF_X2)                  0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


1
