<profile>

<section name = "Vivado HLS Report for 'fire2_expand1x1'" level="0">
<item name = "Date">Sat Apr 29 16:14:27 2017
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">fire_module</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.89, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">193610, 193610, 193610, 193610, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">193608, 193608, 10, 1, 1, 193600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 278</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 1, 0, 0</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 78</column>
<column name="Register">-, -, 466, 8</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="fire2_mul_16s_16s_16_3_U162">fire2_mul_16s_16s_16_3, 0, 1, 0, 0</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next2_fu_1588_p2">+, 0, 0, 18, 18, 1</column>
<column name="indvar_flatten_op_fu_1600_p2">+, 0, 0, 12, 12, 1</column>
<column name="k_2_fu_1644_p2">+, 0, 0, 7, 1, 7</column>
<column name="tmp211_fu_1665_p2">+, 0, 0, 8, 16, 16</column>
<column name="tmp212_fu_1674_p2">+, 0, 0, 8, 16, 16</column>
<column name="tmp213_fu_1701_p2">+, 0, 0, 8, 16, 16</column>
<column name="tmp214_fu_1692_p2">+, 0, 0, 8, 16, 16</column>
<column name="tmp215_fu_1683_p2">+, 0, 0, 8, 16, 16</column>
<column name="tmp216_fu_1696_p2">+, 0, 0, 8, 16, 16</column>
<column name="tmp217_fu_1705_p2">+, 0, 0, 8, 16, 16</column>
<column name="tmp_12_fu_1626_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_24_1_fu_1614_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_24_2_fu_1670_p2">+, 0, 0, 8, 16, 16</column>
<column name="tmp_24_3_fu_1620_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_24_4_fu_1632_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_24_5_fu_1679_p2">+, 0, 0, 8, 16, 16</column>
<column name="tmp_24_6_fu_1638_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_24_s_fu_1661_p2">+, 0, 0, 8, 16, 16</column>
<column name="val_assign_fu_1721_p2">+, 0, 0, 16, 16, 16</column>
<column name="convVal_1_mid_fu_1714_p3">Select, 0, 0, 16, 1, 1</column>
<column name="indvar_flatten_next_fu_1606_p3">Select, 0, 0, 12, 1, 1</column>
<column name="k_mid2_fu_1650_p3">Select, 0, 0, 7, 1, 7</column>
<column name="tmp_82_fu_1738_p3">Select, 0, 0, 15, 1, 1</column>
<column name="exitcond_flatten2_fu_1582_p2">icmp, 0, 0, 7, 18, 18</column>
<column name="exitcond_flatten_fu_1594_p2">icmp, 0, 0, 5, 12, 12</column>
<column name="ap_sig_bdd_1004">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_423">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_885">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it9">1, 2, 1, 2</column>
<column name="convVal_1_phi_fu_1574_p4">16, 2, 16, 32</column>
<column name="convVal_1_reg_1570">16, 2, 16, 32</column>
<column name="indvar_flatten2_reg_1536">18, 2, 18, 36</column>
<column name="indvar_flatten_reg_1559">12, 2, 12, 24</column>
<column name="k_phi_fu_1551_p4">7, 2, 7, 14</column>
<column name="k_reg_1547">7, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it8">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it9">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_tmp211_reg_1897_pp0_it3">16, 0, 16, 0</column>
<column name="ap_reg_ppstg_tmp212_reg_1902_pp0_it3">16, 0, 16, 0</column>
<column name="ap_reg_ppstg_tmp_12_reg_1872_pp0_it2">16, 0, 16, 0</column>
<column name="ap_reg_ppstg_tmp_24_4_reg_1877_pp0_it2">16, 0, 16, 0</column>
<column name="convVal_1_reg_1570">16, 0, 16, 0</column>
<column name="exitcond_flatten2_reg_1812">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_1821">1, 0, 1, 0</column>
<column name="indvar_flatten2_reg_1536">18, 0, 18, 0</column>
<column name="indvar_flatten_reg_1559">12, 0, 12, 0</column>
<column name="k_mid2_reg_1887">7, 0, 7, 0</column>
<column name="k_reg_1547">7, 0, 7, 0</column>
<column name="kernel_e1x1_load_reg_1922">16, 0, 16, 0</column>
<column name="tmp211_reg_1897">16, 0, 16, 0</column>
<column name="tmp212_reg_1902">16, 0, 16, 0</column>
<column name="tmp215_reg_1907">16, 0, 16, 0</column>
<column name="tmp216_reg_1917">16, 0, 16, 0</column>
<column name="tmp217_reg_1927">16, 0, 16, 0</column>
<column name="tmp_12_reg_1872">16, 0, 16, 0</column>
<column name="tmp_14_reg_1932">16, 0, 16, 0</column>
<column name="tmp_213_reg_1893">6, 0, 6, 0</column>
<column name="tmp_217_reg_1832">16, 0, 16, 0</column>
<column name="tmp_221_reg_1837">16, 0, 16, 0</column>
<column name="tmp_222_reg_1842">16, 0, 16, 0</column>
<column name="tmp_223_reg_1847">16, 0, 16, 0</column>
<column name="tmp_228_reg_1852">16, 0, 16, 0</column>
<column name="tmp_229_reg_1857">16, 0, 16, 0</column>
<column name="tmp_231_reg_1942">15, 0, 15, 0</column>
<column name="tmp_232_reg_1947">1, 0, 1, 0</column>
<column name="tmp_24_1_reg_1862">16, 0, 16, 0</column>
<column name="tmp_24_3_reg_1867">16, 0, 16, 0</column>
<column name="tmp_24_4_reg_1877">16, 0, 16, 0</column>
<column name="tmp_24_6_reg_1882">16, 0, 16, 0</column>
<column name="val_assign_reg_1937">16, 0, 16, 0</column>
<column name="exitcond_flatten2_reg_1812">0, 1, 1, 0</column>
<column name="exitcond_flatten_reg_1821">0, 1, 1, 0</column>
<column name="tmp_213_reg_1893">0, 6, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fire2_expand1x1, return value</column>
<column name="matrix_e1x1_i_0_V_dout">in, 16, ap_fifo, matrix_e1x1_i_0_V, pointer</column>
<column name="matrix_e1x1_i_0_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_0_V, pointer</column>
<column name="matrix_e1x1_i_0_V_read">out, 1, ap_fifo, matrix_e1x1_i_0_V, pointer</column>
<column name="matrix_e1x1_i_1_V_dout">in, 16, ap_fifo, matrix_e1x1_i_1_V, pointer</column>
<column name="matrix_e1x1_i_1_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_1_V, pointer</column>
<column name="matrix_e1x1_i_1_V_read">out, 1, ap_fifo, matrix_e1x1_i_1_V, pointer</column>
<column name="matrix_e1x1_i_2_V_dout">in, 16, ap_fifo, matrix_e1x1_i_2_V, pointer</column>
<column name="matrix_e1x1_i_2_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_2_V, pointer</column>
<column name="matrix_e1x1_i_2_V_read">out, 1, ap_fifo, matrix_e1x1_i_2_V, pointer</column>
<column name="matrix_e1x1_i_3_V_dout">in, 16, ap_fifo, matrix_e1x1_i_3_V, pointer</column>
<column name="matrix_e1x1_i_3_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_3_V, pointer</column>
<column name="matrix_e1x1_i_3_V_read">out, 1, ap_fifo, matrix_e1x1_i_3_V, pointer</column>
<column name="matrix_e1x1_i_4_V_dout">in, 16, ap_fifo, matrix_e1x1_i_4_V, pointer</column>
<column name="matrix_e1x1_i_4_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_4_V, pointer</column>
<column name="matrix_e1x1_i_4_V_read">out, 1, ap_fifo, matrix_e1x1_i_4_V, pointer</column>
<column name="matrix_e1x1_i_5_V_dout">in, 16, ap_fifo, matrix_e1x1_i_5_V, pointer</column>
<column name="matrix_e1x1_i_5_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_5_V, pointer</column>
<column name="matrix_e1x1_i_5_V_read">out, 1, ap_fifo, matrix_e1x1_i_5_V, pointer</column>
<column name="matrix_e1x1_i_6_V_dout">in, 16, ap_fifo, matrix_e1x1_i_6_V, pointer</column>
<column name="matrix_e1x1_i_6_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_6_V, pointer</column>
<column name="matrix_e1x1_i_6_V_read">out, 1, ap_fifo, matrix_e1x1_i_6_V, pointer</column>
<column name="matrix_e1x1_i_7_V_dout">in, 16, ap_fifo, matrix_e1x1_i_7_V, pointer</column>
<column name="matrix_e1x1_i_7_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_7_V, pointer</column>
<column name="matrix_e1x1_i_7_V_read">out, 1, ap_fifo, matrix_e1x1_i_7_V, pointer</column>
<column name="matrix_e1x1_i_8_V_dout">in, 16, ap_fifo, matrix_e1x1_i_8_V, pointer</column>
<column name="matrix_e1x1_i_8_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_8_V, pointer</column>
<column name="matrix_e1x1_i_8_V_read">out, 1, ap_fifo, matrix_e1x1_i_8_V, pointer</column>
<column name="matrix_e1x1_i_9_V_dout">in, 16, ap_fifo, matrix_e1x1_i_9_V, pointer</column>
<column name="matrix_e1x1_i_9_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_9_V, pointer</column>
<column name="matrix_e1x1_i_9_V_read">out, 1, ap_fifo, matrix_e1x1_i_9_V, pointer</column>
<column name="matrix_e1x1_i_10_V_dout">in, 16, ap_fifo, matrix_e1x1_i_10_V, pointer</column>
<column name="matrix_e1x1_i_10_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_10_V, pointer</column>
<column name="matrix_e1x1_i_10_V_read">out, 1, ap_fifo, matrix_e1x1_i_10_V, pointer</column>
<column name="matrix_e1x1_i_11_V_dout">in, 16, ap_fifo, matrix_e1x1_i_11_V, pointer</column>
<column name="matrix_e1x1_i_11_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_11_V, pointer</column>
<column name="matrix_e1x1_i_11_V_read">out, 1, ap_fifo, matrix_e1x1_i_11_V, pointer</column>
<column name="matrix_e1x1_i_12_V_dout">in, 16, ap_fifo, matrix_e1x1_i_12_V, pointer</column>
<column name="matrix_e1x1_i_12_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_12_V, pointer</column>
<column name="matrix_e1x1_i_12_V_read">out, 1, ap_fifo, matrix_e1x1_i_12_V, pointer</column>
<column name="matrix_e1x1_i_13_V_dout">in, 16, ap_fifo, matrix_e1x1_i_13_V, pointer</column>
<column name="matrix_e1x1_i_13_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_13_V, pointer</column>
<column name="matrix_e1x1_i_13_V_read">out, 1, ap_fifo, matrix_e1x1_i_13_V, pointer</column>
<column name="matrix_e1x1_i_14_V_dout">in, 16, ap_fifo, matrix_e1x1_i_14_V, pointer</column>
<column name="matrix_e1x1_i_14_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_14_V, pointer</column>
<column name="matrix_e1x1_i_14_V_read">out, 1, ap_fifo, matrix_e1x1_i_14_V, pointer</column>
<column name="matrix_e1x1_i_15_V_dout">in, 16, ap_fifo, matrix_e1x1_i_15_V, pointer</column>
<column name="matrix_e1x1_i_15_V_empty_n">in, 1, ap_fifo, matrix_e1x1_i_15_V, pointer</column>
<column name="matrix_e1x1_i_15_V_read">out, 1, ap_fifo, matrix_e1x1_i_15_V, pointer</column>
<column name="kernel_e1x1_address0">out, 6, ap_memory, kernel_e1x1, array</column>
<column name="kernel_e1x1_ce0">out, 1, ap_memory, kernel_e1x1, array</column>
<column name="kernel_e1x1_q0">in, 16, ap_memory, kernel_e1x1, array</column>
<column name="matrix_e1x1_o_0_V_din">out, 16, ap_fifo, matrix_e1x1_o_0_V, pointer</column>
<column name="matrix_e1x1_o_0_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_0_V, pointer</column>
<column name="matrix_e1x1_o_0_V_write">out, 1, ap_fifo, matrix_e1x1_o_0_V, pointer</column>
<column name="matrix_e1x1_o_1_V_din">out, 16, ap_fifo, matrix_e1x1_o_1_V, pointer</column>
<column name="matrix_e1x1_o_1_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_1_V, pointer</column>
<column name="matrix_e1x1_o_1_V_write">out, 1, ap_fifo, matrix_e1x1_o_1_V, pointer</column>
<column name="matrix_e1x1_o_2_V_din">out, 16, ap_fifo, matrix_e1x1_o_2_V, pointer</column>
<column name="matrix_e1x1_o_2_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_2_V, pointer</column>
<column name="matrix_e1x1_o_2_V_write">out, 1, ap_fifo, matrix_e1x1_o_2_V, pointer</column>
<column name="matrix_e1x1_o_3_V_din">out, 16, ap_fifo, matrix_e1x1_o_3_V, pointer</column>
<column name="matrix_e1x1_o_3_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_3_V, pointer</column>
<column name="matrix_e1x1_o_3_V_write">out, 1, ap_fifo, matrix_e1x1_o_3_V, pointer</column>
<column name="matrix_e1x1_o_4_V_din">out, 16, ap_fifo, matrix_e1x1_o_4_V, pointer</column>
<column name="matrix_e1x1_o_4_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_4_V, pointer</column>
<column name="matrix_e1x1_o_4_V_write">out, 1, ap_fifo, matrix_e1x1_o_4_V, pointer</column>
<column name="matrix_e1x1_o_5_V_din">out, 16, ap_fifo, matrix_e1x1_o_5_V, pointer</column>
<column name="matrix_e1x1_o_5_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_5_V, pointer</column>
<column name="matrix_e1x1_o_5_V_write">out, 1, ap_fifo, matrix_e1x1_o_5_V, pointer</column>
<column name="matrix_e1x1_o_6_V_din">out, 16, ap_fifo, matrix_e1x1_o_6_V, pointer</column>
<column name="matrix_e1x1_o_6_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_6_V, pointer</column>
<column name="matrix_e1x1_o_6_V_write">out, 1, ap_fifo, matrix_e1x1_o_6_V, pointer</column>
<column name="matrix_e1x1_o_7_V_din">out, 16, ap_fifo, matrix_e1x1_o_7_V, pointer</column>
<column name="matrix_e1x1_o_7_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_7_V, pointer</column>
<column name="matrix_e1x1_o_7_V_write">out, 1, ap_fifo, matrix_e1x1_o_7_V, pointer</column>
<column name="matrix_e1x1_o_8_V_din">out, 16, ap_fifo, matrix_e1x1_o_8_V, pointer</column>
<column name="matrix_e1x1_o_8_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_8_V, pointer</column>
<column name="matrix_e1x1_o_8_V_write">out, 1, ap_fifo, matrix_e1x1_o_8_V, pointer</column>
<column name="matrix_e1x1_o_9_V_din">out, 16, ap_fifo, matrix_e1x1_o_9_V, pointer</column>
<column name="matrix_e1x1_o_9_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_9_V, pointer</column>
<column name="matrix_e1x1_o_9_V_write">out, 1, ap_fifo, matrix_e1x1_o_9_V, pointer</column>
<column name="matrix_e1x1_o_10_V_din">out, 16, ap_fifo, matrix_e1x1_o_10_V, pointer</column>
<column name="matrix_e1x1_o_10_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_10_V, pointer</column>
<column name="matrix_e1x1_o_10_V_write">out, 1, ap_fifo, matrix_e1x1_o_10_V, pointer</column>
<column name="matrix_e1x1_o_11_V_din">out, 16, ap_fifo, matrix_e1x1_o_11_V, pointer</column>
<column name="matrix_e1x1_o_11_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_11_V, pointer</column>
<column name="matrix_e1x1_o_11_V_write">out, 1, ap_fifo, matrix_e1x1_o_11_V, pointer</column>
<column name="matrix_e1x1_o_12_V_din">out, 16, ap_fifo, matrix_e1x1_o_12_V, pointer</column>
<column name="matrix_e1x1_o_12_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_12_V, pointer</column>
<column name="matrix_e1x1_o_12_V_write">out, 1, ap_fifo, matrix_e1x1_o_12_V, pointer</column>
<column name="matrix_e1x1_o_13_V_din">out, 16, ap_fifo, matrix_e1x1_o_13_V, pointer</column>
<column name="matrix_e1x1_o_13_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_13_V, pointer</column>
<column name="matrix_e1x1_o_13_V_write">out, 1, ap_fifo, matrix_e1x1_o_13_V, pointer</column>
<column name="matrix_e1x1_o_14_V_din">out, 16, ap_fifo, matrix_e1x1_o_14_V, pointer</column>
<column name="matrix_e1x1_o_14_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_14_V, pointer</column>
<column name="matrix_e1x1_o_14_V_write">out, 1, ap_fifo, matrix_e1x1_o_14_V, pointer</column>
<column name="matrix_e1x1_o_15_V_din">out, 16, ap_fifo, matrix_e1x1_o_15_V, pointer</column>
<column name="matrix_e1x1_o_15_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_15_V, pointer</column>
<column name="matrix_e1x1_o_15_V_write">out, 1, ap_fifo, matrix_e1x1_o_15_V, pointer</column>
<column name="matrix_e1x1_o_16_V_din">out, 16, ap_fifo, matrix_e1x1_o_16_V, pointer</column>
<column name="matrix_e1x1_o_16_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_16_V, pointer</column>
<column name="matrix_e1x1_o_16_V_write">out, 1, ap_fifo, matrix_e1x1_o_16_V, pointer</column>
<column name="matrix_e1x1_o_17_V_din">out, 16, ap_fifo, matrix_e1x1_o_17_V, pointer</column>
<column name="matrix_e1x1_o_17_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_17_V, pointer</column>
<column name="matrix_e1x1_o_17_V_write">out, 1, ap_fifo, matrix_e1x1_o_17_V, pointer</column>
<column name="matrix_e1x1_o_18_V_din">out, 16, ap_fifo, matrix_e1x1_o_18_V, pointer</column>
<column name="matrix_e1x1_o_18_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_18_V, pointer</column>
<column name="matrix_e1x1_o_18_V_write">out, 1, ap_fifo, matrix_e1x1_o_18_V, pointer</column>
<column name="matrix_e1x1_o_19_V_din">out, 16, ap_fifo, matrix_e1x1_o_19_V, pointer</column>
<column name="matrix_e1x1_o_19_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_19_V, pointer</column>
<column name="matrix_e1x1_o_19_V_write">out, 1, ap_fifo, matrix_e1x1_o_19_V, pointer</column>
<column name="matrix_e1x1_o_20_V_din">out, 16, ap_fifo, matrix_e1x1_o_20_V, pointer</column>
<column name="matrix_e1x1_o_20_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_20_V, pointer</column>
<column name="matrix_e1x1_o_20_V_write">out, 1, ap_fifo, matrix_e1x1_o_20_V, pointer</column>
<column name="matrix_e1x1_o_21_V_din">out, 16, ap_fifo, matrix_e1x1_o_21_V, pointer</column>
<column name="matrix_e1x1_o_21_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_21_V, pointer</column>
<column name="matrix_e1x1_o_21_V_write">out, 1, ap_fifo, matrix_e1x1_o_21_V, pointer</column>
<column name="matrix_e1x1_o_22_V_din">out, 16, ap_fifo, matrix_e1x1_o_22_V, pointer</column>
<column name="matrix_e1x1_o_22_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_22_V, pointer</column>
<column name="matrix_e1x1_o_22_V_write">out, 1, ap_fifo, matrix_e1x1_o_22_V, pointer</column>
<column name="matrix_e1x1_o_23_V_din">out, 16, ap_fifo, matrix_e1x1_o_23_V, pointer</column>
<column name="matrix_e1x1_o_23_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_23_V, pointer</column>
<column name="matrix_e1x1_o_23_V_write">out, 1, ap_fifo, matrix_e1x1_o_23_V, pointer</column>
<column name="matrix_e1x1_o_24_V_din">out, 16, ap_fifo, matrix_e1x1_o_24_V, pointer</column>
<column name="matrix_e1x1_o_24_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_24_V, pointer</column>
<column name="matrix_e1x1_o_24_V_write">out, 1, ap_fifo, matrix_e1x1_o_24_V, pointer</column>
<column name="matrix_e1x1_o_25_V_din">out, 16, ap_fifo, matrix_e1x1_o_25_V, pointer</column>
<column name="matrix_e1x1_o_25_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_25_V, pointer</column>
<column name="matrix_e1x1_o_25_V_write">out, 1, ap_fifo, matrix_e1x1_o_25_V, pointer</column>
<column name="matrix_e1x1_o_26_V_din">out, 16, ap_fifo, matrix_e1x1_o_26_V, pointer</column>
<column name="matrix_e1x1_o_26_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_26_V, pointer</column>
<column name="matrix_e1x1_o_26_V_write">out, 1, ap_fifo, matrix_e1x1_o_26_V, pointer</column>
<column name="matrix_e1x1_o_27_V_din">out, 16, ap_fifo, matrix_e1x1_o_27_V, pointer</column>
<column name="matrix_e1x1_o_27_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_27_V, pointer</column>
<column name="matrix_e1x1_o_27_V_write">out, 1, ap_fifo, matrix_e1x1_o_27_V, pointer</column>
<column name="matrix_e1x1_o_28_V_din">out, 16, ap_fifo, matrix_e1x1_o_28_V, pointer</column>
<column name="matrix_e1x1_o_28_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_28_V, pointer</column>
<column name="matrix_e1x1_o_28_V_write">out, 1, ap_fifo, matrix_e1x1_o_28_V, pointer</column>
<column name="matrix_e1x1_o_29_V_din">out, 16, ap_fifo, matrix_e1x1_o_29_V, pointer</column>
<column name="matrix_e1x1_o_29_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_29_V, pointer</column>
<column name="matrix_e1x1_o_29_V_write">out, 1, ap_fifo, matrix_e1x1_o_29_V, pointer</column>
<column name="matrix_e1x1_o_30_V_din">out, 16, ap_fifo, matrix_e1x1_o_30_V, pointer</column>
<column name="matrix_e1x1_o_30_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_30_V, pointer</column>
<column name="matrix_e1x1_o_30_V_write">out, 1, ap_fifo, matrix_e1x1_o_30_V, pointer</column>
<column name="matrix_e1x1_o_31_V_din">out, 16, ap_fifo, matrix_e1x1_o_31_V, pointer</column>
<column name="matrix_e1x1_o_31_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_31_V, pointer</column>
<column name="matrix_e1x1_o_31_V_write">out, 1, ap_fifo, matrix_e1x1_o_31_V, pointer</column>
<column name="matrix_e1x1_o_32_V_din">out, 16, ap_fifo, matrix_e1x1_o_32_V, pointer</column>
<column name="matrix_e1x1_o_32_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_32_V, pointer</column>
<column name="matrix_e1x1_o_32_V_write">out, 1, ap_fifo, matrix_e1x1_o_32_V, pointer</column>
<column name="matrix_e1x1_o_33_V_din">out, 16, ap_fifo, matrix_e1x1_o_33_V, pointer</column>
<column name="matrix_e1x1_o_33_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_33_V, pointer</column>
<column name="matrix_e1x1_o_33_V_write">out, 1, ap_fifo, matrix_e1x1_o_33_V, pointer</column>
<column name="matrix_e1x1_o_34_V_din">out, 16, ap_fifo, matrix_e1x1_o_34_V, pointer</column>
<column name="matrix_e1x1_o_34_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_34_V, pointer</column>
<column name="matrix_e1x1_o_34_V_write">out, 1, ap_fifo, matrix_e1x1_o_34_V, pointer</column>
<column name="matrix_e1x1_o_35_V_din">out, 16, ap_fifo, matrix_e1x1_o_35_V, pointer</column>
<column name="matrix_e1x1_o_35_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_35_V, pointer</column>
<column name="matrix_e1x1_o_35_V_write">out, 1, ap_fifo, matrix_e1x1_o_35_V, pointer</column>
<column name="matrix_e1x1_o_36_V_din">out, 16, ap_fifo, matrix_e1x1_o_36_V, pointer</column>
<column name="matrix_e1x1_o_36_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_36_V, pointer</column>
<column name="matrix_e1x1_o_36_V_write">out, 1, ap_fifo, matrix_e1x1_o_36_V, pointer</column>
<column name="matrix_e1x1_o_37_V_din">out, 16, ap_fifo, matrix_e1x1_o_37_V, pointer</column>
<column name="matrix_e1x1_o_37_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_37_V, pointer</column>
<column name="matrix_e1x1_o_37_V_write">out, 1, ap_fifo, matrix_e1x1_o_37_V, pointer</column>
<column name="matrix_e1x1_o_38_V_din">out, 16, ap_fifo, matrix_e1x1_o_38_V, pointer</column>
<column name="matrix_e1x1_o_38_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_38_V, pointer</column>
<column name="matrix_e1x1_o_38_V_write">out, 1, ap_fifo, matrix_e1x1_o_38_V, pointer</column>
<column name="matrix_e1x1_o_39_V_din">out, 16, ap_fifo, matrix_e1x1_o_39_V, pointer</column>
<column name="matrix_e1x1_o_39_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_39_V, pointer</column>
<column name="matrix_e1x1_o_39_V_write">out, 1, ap_fifo, matrix_e1x1_o_39_V, pointer</column>
<column name="matrix_e1x1_o_40_V_din">out, 16, ap_fifo, matrix_e1x1_o_40_V, pointer</column>
<column name="matrix_e1x1_o_40_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_40_V, pointer</column>
<column name="matrix_e1x1_o_40_V_write">out, 1, ap_fifo, matrix_e1x1_o_40_V, pointer</column>
<column name="matrix_e1x1_o_41_V_din">out, 16, ap_fifo, matrix_e1x1_o_41_V, pointer</column>
<column name="matrix_e1x1_o_41_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_41_V, pointer</column>
<column name="matrix_e1x1_o_41_V_write">out, 1, ap_fifo, matrix_e1x1_o_41_V, pointer</column>
<column name="matrix_e1x1_o_42_V_din">out, 16, ap_fifo, matrix_e1x1_o_42_V, pointer</column>
<column name="matrix_e1x1_o_42_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_42_V, pointer</column>
<column name="matrix_e1x1_o_42_V_write">out, 1, ap_fifo, matrix_e1x1_o_42_V, pointer</column>
<column name="matrix_e1x1_o_43_V_din">out, 16, ap_fifo, matrix_e1x1_o_43_V, pointer</column>
<column name="matrix_e1x1_o_43_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_43_V, pointer</column>
<column name="matrix_e1x1_o_43_V_write">out, 1, ap_fifo, matrix_e1x1_o_43_V, pointer</column>
<column name="matrix_e1x1_o_44_V_din">out, 16, ap_fifo, matrix_e1x1_o_44_V, pointer</column>
<column name="matrix_e1x1_o_44_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_44_V, pointer</column>
<column name="matrix_e1x1_o_44_V_write">out, 1, ap_fifo, matrix_e1x1_o_44_V, pointer</column>
<column name="matrix_e1x1_o_45_V_din">out, 16, ap_fifo, matrix_e1x1_o_45_V, pointer</column>
<column name="matrix_e1x1_o_45_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_45_V, pointer</column>
<column name="matrix_e1x1_o_45_V_write">out, 1, ap_fifo, matrix_e1x1_o_45_V, pointer</column>
<column name="matrix_e1x1_o_46_V_din">out, 16, ap_fifo, matrix_e1x1_o_46_V, pointer</column>
<column name="matrix_e1x1_o_46_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_46_V, pointer</column>
<column name="matrix_e1x1_o_46_V_write">out, 1, ap_fifo, matrix_e1x1_o_46_V, pointer</column>
<column name="matrix_e1x1_o_47_V_din">out, 16, ap_fifo, matrix_e1x1_o_47_V, pointer</column>
<column name="matrix_e1x1_o_47_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_47_V, pointer</column>
<column name="matrix_e1x1_o_47_V_write">out, 1, ap_fifo, matrix_e1x1_o_47_V, pointer</column>
<column name="matrix_e1x1_o_48_V_din">out, 16, ap_fifo, matrix_e1x1_o_48_V, pointer</column>
<column name="matrix_e1x1_o_48_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_48_V, pointer</column>
<column name="matrix_e1x1_o_48_V_write">out, 1, ap_fifo, matrix_e1x1_o_48_V, pointer</column>
<column name="matrix_e1x1_o_49_V_din">out, 16, ap_fifo, matrix_e1x1_o_49_V, pointer</column>
<column name="matrix_e1x1_o_49_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_49_V, pointer</column>
<column name="matrix_e1x1_o_49_V_write">out, 1, ap_fifo, matrix_e1x1_o_49_V, pointer</column>
<column name="matrix_e1x1_o_50_V_din">out, 16, ap_fifo, matrix_e1x1_o_50_V, pointer</column>
<column name="matrix_e1x1_o_50_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_50_V, pointer</column>
<column name="matrix_e1x1_o_50_V_write">out, 1, ap_fifo, matrix_e1x1_o_50_V, pointer</column>
<column name="matrix_e1x1_o_51_V_din">out, 16, ap_fifo, matrix_e1x1_o_51_V, pointer</column>
<column name="matrix_e1x1_o_51_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_51_V, pointer</column>
<column name="matrix_e1x1_o_51_V_write">out, 1, ap_fifo, matrix_e1x1_o_51_V, pointer</column>
<column name="matrix_e1x1_o_52_V_din">out, 16, ap_fifo, matrix_e1x1_o_52_V, pointer</column>
<column name="matrix_e1x1_o_52_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_52_V, pointer</column>
<column name="matrix_e1x1_o_52_V_write">out, 1, ap_fifo, matrix_e1x1_o_52_V, pointer</column>
<column name="matrix_e1x1_o_53_V_din">out, 16, ap_fifo, matrix_e1x1_o_53_V, pointer</column>
<column name="matrix_e1x1_o_53_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_53_V, pointer</column>
<column name="matrix_e1x1_o_53_V_write">out, 1, ap_fifo, matrix_e1x1_o_53_V, pointer</column>
<column name="matrix_e1x1_o_54_V_din">out, 16, ap_fifo, matrix_e1x1_o_54_V, pointer</column>
<column name="matrix_e1x1_o_54_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_54_V, pointer</column>
<column name="matrix_e1x1_o_54_V_write">out, 1, ap_fifo, matrix_e1x1_o_54_V, pointer</column>
<column name="matrix_e1x1_o_55_V_din">out, 16, ap_fifo, matrix_e1x1_o_55_V, pointer</column>
<column name="matrix_e1x1_o_55_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_55_V, pointer</column>
<column name="matrix_e1x1_o_55_V_write">out, 1, ap_fifo, matrix_e1x1_o_55_V, pointer</column>
<column name="matrix_e1x1_o_56_V_din">out, 16, ap_fifo, matrix_e1x1_o_56_V, pointer</column>
<column name="matrix_e1x1_o_56_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_56_V, pointer</column>
<column name="matrix_e1x1_o_56_V_write">out, 1, ap_fifo, matrix_e1x1_o_56_V, pointer</column>
<column name="matrix_e1x1_o_57_V_din">out, 16, ap_fifo, matrix_e1x1_o_57_V, pointer</column>
<column name="matrix_e1x1_o_57_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_57_V, pointer</column>
<column name="matrix_e1x1_o_57_V_write">out, 1, ap_fifo, matrix_e1x1_o_57_V, pointer</column>
<column name="matrix_e1x1_o_58_V_din">out, 16, ap_fifo, matrix_e1x1_o_58_V, pointer</column>
<column name="matrix_e1x1_o_58_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_58_V, pointer</column>
<column name="matrix_e1x1_o_58_V_write">out, 1, ap_fifo, matrix_e1x1_o_58_V, pointer</column>
<column name="matrix_e1x1_o_59_V_din">out, 16, ap_fifo, matrix_e1x1_o_59_V, pointer</column>
<column name="matrix_e1x1_o_59_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_59_V, pointer</column>
<column name="matrix_e1x1_o_59_V_write">out, 1, ap_fifo, matrix_e1x1_o_59_V, pointer</column>
<column name="matrix_e1x1_o_60_V_din">out, 16, ap_fifo, matrix_e1x1_o_60_V, pointer</column>
<column name="matrix_e1x1_o_60_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_60_V, pointer</column>
<column name="matrix_e1x1_o_60_V_write">out, 1, ap_fifo, matrix_e1x1_o_60_V, pointer</column>
<column name="matrix_e1x1_o_61_V_din">out, 16, ap_fifo, matrix_e1x1_o_61_V, pointer</column>
<column name="matrix_e1x1_o_61_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_61_V, pointer</column>
<column name="matrix_e1x1_o_61_V_write">out, 1, ap_fifo, matrix_e1x1_o_61_V, pointer</column>
<column name="matrix_e1x1_o_62_V_din">out, 16, ap_fifo, matrix_e1x1_o_62_V, pointer</column>
<column name="matrix_e1x1_o_62_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_62_V, pointer</column>
<column name="matrix_e1x1_o_62_V_write">out, 1, ap_fifo, matrix_e1x1_o_62_V, pointer</column>
<column name="matrix_e1x1_o_63_V_din">out, 16, ap_fifo, matrix_e1x1_o_63_V, pointer</column>
<column name="matrix_e1x1_o_63_V_full_n">in, 1, ap_fifo, matrix_e1x1_o_63_V, pointer</column>
<column name="matrix_e1x1_o_63_V_write">out, 1, ap_fifo, matrix_e1x1_o_63_V, pointer</column>
</table>
</item>
</section>
</profile>
