var group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t =
[
    [ "ALT_SDR_CTL_FPGAPORTRST_s", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#struct_a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t__s", [
      [ "portrstn", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#a428fa83e9968e26a174623fa0604945a", null ],
      [ "__pad0__", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#aabfad6e86a2fce17f832e8bd0955012e", null ]
    ] ],
    [ "ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_LSB", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#gac37634043d2b8f7b93881211ca96e4f3", null ],
    [ "ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_MSB", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga8e67efafa5a8c61b28115a0054a97511", null ],
    [ "ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_WIDTH", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga40b5a79d49a0c5ac942cb19887d0510d", null ],
    [ "ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_SET_MSK", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga18c7b5bf5707ed3be382099469d57972", null ],
    [ "ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_CLR_MSK", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga8c4275fd81b89d452ba0db7618db5ddf", null ],
    [ "ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_RESET", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#gac1ff51fb65354da3e67fbcf24c164c53", null ],
    [ "ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_GET", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga0d0865ec21f7179d477a52c9d674cf6f", null ],
    [ "ALT_SDR_CTL_FPGAPORTRST_PORTRSTN_SET", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#gab2caa6916b7f7389762b9796d72c81c8", null ],
    [ "ALT_SDR_CTL_FPGAPORTRST_OFST", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#ga91d76f3f29be77a6c6e26ade398589f9", null ],
    [ "ALT_SDR_CTL_FPGAPORTRST_t", "group___a_l_t___s_d_r___c_t_l___f_p_g_a_p_o_r_t_r_s_t.html#gaf9d2fb6fdb0e32c81d8363df40f16530", null ]
];