// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fir_Loop_Shift_Accum_Loop_proc_Pipeline_Shift_Accum_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fir_int_int_shift_reg_load,
        acc_out,
        acc_out_ap_vld,
        acc_2_out,
        acc_2_out_ap_vld,
        ap_return
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_state4 = 5'd4;
parameter    ap_ST_fsm_state5 = 5'd8;
parameter    ap_ST_fsm_state6 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] fir_int_int_shift_reg_load;
output  [31:0] acc_out;
output   acc_out_ap_vld;
output  [31:0] acc_2_out;
output   acc_2_out_ap_vld;
output  [1:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg acc_out_ap_vld;
reg acc_2_out_ap_vld;
reg[1:0] ap_return;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] fir_int_int_shift_reg_4;
reg   [31:0] fir_int_int_shift_reg_2;
reg   [31:0] fir_int_int_shift_reg_3;
reg   [31:0] fir_int_int_shift_reg_1;
reg   [31:0] fir_int_int_shift_reg_7;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_11;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_15;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_19;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_23;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_27;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_31;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_35;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_39;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_43;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_47;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_51;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_55;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_59;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_63;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_67;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_71;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_75;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_79;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_83;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_87;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_91;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_95;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_99;
reg   [31:0] fir_int_int_shift_reg_8;
reg   [31:0] fir_int_int_shift_reg_6;
reg   [31:0] fir_int_int_shift_reg_5;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_12;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_10;
reg   [31:0] fir_int_int_shift_reg_9;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_16;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_14;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_13;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_20;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_18;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_17;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_24;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_22;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_21;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_28;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_26;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_25;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_32;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_30;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_29;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_36;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_34;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_33;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_40;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_38;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_37;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_44;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_42;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_41;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_48;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_46;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_45;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_52;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_50;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_49;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_56;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_54;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_53;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_60;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_58;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_57;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_64;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_62;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_61;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_68;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_66;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_65;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_72;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_70;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_69;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_76;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_74;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_73;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_80;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_78;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_77;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_84;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_82;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_81;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_88;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_86;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_85;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_92;
reg  signed [31:0] p_ZZ3firPiS_E9shift_reg_90;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_89;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_96;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_94;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_93;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_98;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_97;
wire   [31:0] grp_fu_534_p2;
reg   [31:0] reg_542;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln27_fu_565_p2;
wire   [0:0] icmp_ln32_fu_2240_p2;
reg   [6:0] i_1_reg_2857;
reg   [0:0] icmp_ln27_reg_2862;
wire   [31:0] mul_ln35_55_fu_1109_p2;
reg   [31:0] mul_ln35_55_reg_2866;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_88_load_reg_2871;
wire   [31:0] add_ln35_56_fu_1173_p2;
reg   [31:0] add_ln35_56_reg_2876;
reg   [31:0] fir_int_int_shift_reg_54_reg_2881;
wire   [31:0] add_ln35_53_fu_1227_p2;
reg   [31:0] add_ln35_53_reg_2886;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_80_load_reg_2891;
wire   [31:0] add_ln35_50_fu_1281_p2;
reg   [31:0] add_ln35_50_reg_2896;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_76_load_reg_2901;
wire   [31:0] mul_ln35_44_fu_1323_p2;
reg   [31:0] mul_ln35_44_reg_2906;
reg   [31:0] fir_int_int_shift_reg_50_reg_2911;
wire   [31:0] mul_ln35_42_fu_1355_p2;
reg   [31:0] mul_ln35_42_reg_2916;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_68_load_reg_2921;
wire   [31:0] add_ln35_43_fu_1419_p2;
reg   [31:0] add_ln35_43_reg_2926;
reg   [31:0] fir_int_int_shift_reg_47_reg_2931;
wire   [31:0] add_ln35_40_fu_1473_p2;
reg   [31:0] add_ln35_40_reg_2936;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_60_load_reg_2941;
wire   [31:0] add_ln35_37_fu_1539_p2;
reg   [31:0] add_ln35_37_reg_2946;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_56_load_reg_2951;
wire   [31:0] mul_ln35_32_fu_1581_p2;
reg   [31:0] mul_ln35_32_reg_2956;
reg   [31:0] fir_int_int_shift_reg_43_reg_2961;
wire   [31:0] add_ln35_32_fu_1635_p2;
reg   [31:0] add_ln35_32_reg_2966;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_48_load_reg_2971;
wire   [31:0] add_ln35_29_fu_1689_p2;
reg   [31:0] add_ln35_29_reg_2976;
reg   [31:0] fir_int_int_shift_reg_40_reg_2981;
wire   [31:0] add_ln35_26_fu_1743_p2;
reg   [31:0] add_ln35_26_reg_2986;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_40_load_reg_2991;
wire   [31:0] add_ln35_23_fu_1797_p2;
reg   [31:0] add_ln35_23_reg_2996;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_36_load_reg_3001;
wire   [31:0] mul_ln35_18_fu_1839_p2;
reg   [31:0] mul_ln35_18_reg_3006;
reg   [31:0] fir_int_int_shift_reg_36_reg_3011;
wire   [31:0] mul_ln35_16_fu_1871_p2;
reg   [31:0] mul_ln35_16_reg_3016;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_28_load_reg_3021;
wire   [31:0] add_ln35_16_fu_1935_p2;
reg   [31:0] add_ln35_16_reg_3026;
reg   [31:0] fir_int_int_shift_reg_33_reg_3031;
wire   [31:0] add_ln35_13_fu_1989_p2;
reg   [31:0] add_ln35_13_reg_3036;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_20_load_reg_3041;
wire   [31:0] add_ln35_10_fu_2043_p2;
reg   [31:0] add_ln35_10_reg_3046;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_16_load_reg_3051;
wire   [31:0] mul_ln35_5_fu_2085_p2;
reg   [31:0] mul_ln35_5_reg_3056;
reg   [31:0] fir_int_int_shift_reg_29_reg_3061;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_10_load_reg_3066;
reg   [31:0] fir_int_int_shift_reg_8_load_reg_3072;
reg   [31:0] fir_int_int_shift_reg_6_load_reg_3077;
reg   [31:0] fir_int_int_shift_reg_5_load_reg_3082;
reg   [31:0] fir_int_int_shift_reg_4_load_reg_3088;
reg   [31:0] fir_int_int_shift_reg_2_load_reg_3093;
reg   [31:0] fir_int_int_shift_reg_1_load_reg_3098;
reg   [31:0] data_2_reg_3103;
reg   [31:0] data_3_reg_3109;
reg   [0:0] icmp_ln32_reg_3114;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_98_load_reg_3118;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_97_load_reg_3123;
reg   [31:0] p_ZZ3firPiS_E9shift_reg_96_load_reg_3128;
wire   [0:0] tmp_1_fu_2288_p3;
reg   [0:0] tmp_1_reg_3133;
wire   [31:0] acc_2_fu_2826_p2;
reg   [31:0] acc_2_reg_3137;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_predicate_tran3to4_state2;
reg    ap_predicate_tran3to5_state2;
reg    ap_condition_pp0_flush_enable;
reg  signed [31:0] ap_phi_mux_empty_13_phi_fu_411_p50;
wire  signed [31:0] ap_phi_reg_pp0_iter1_empty_13_reg_408;
reg   [31:0] ap_phi_mux_add_21534_i_phi_fu_466_p50;
wire   [31:0] acc_1_fu_2589_p2;
wire   [31:0] ap_phi_reg_pp0_iter1_add_21534_i_reg_463;
wire   [31:0] add_ln35_59_fu_2306_p2;
wire   [31:0] add_ln35_57_fu_2313_p2;
wire   [31:0] add_ln35_54_fu_2319_p2;
wire   [31:0] add_ln35_51_fu_2325_p2;
wire   [31:0] add_ln35_48_fu_2336_p2;
wire   [31:0] add_ln35_46_fu_2348_p2;
wire   [31:0] add_ln35_44_fu_2355_p2;
wire   [31:0] add_ln35_41_fu_2361_p2;
wire   [31:0] add_ln35_38_fu_2367_p2;
wire   [31:0] add_ln35_35_fu_2378_p2;
wire   [31:0] add_ln35_33_fu_2385_p2;
wire   [31:0] add_ln35_30_fu_2391_p2;
wire   [31:0] add_ln35_27_fu_2397_p2;
wire   [31:0] add_ln35_24_fu_2403_p2;
wire   [31:0] add_ln35_21_fu_2414_p2;
wire   [31:0] add_ln35_19_fu_2426_p2;
wire   [31:0] add_ln35_17_fu_2433_p2;
wire   [31:0] add_ln35_14_fu_2439_p2;
wire   [31:0] add_ln35_11_fu_2445_p2;
wire   [31:0] add_ln35_8_fu_2456_p2;
wire   [31:0] add_ln35_6_fu_2485_p2;
wire   [31:0] add_ln35_4_fu_2531_p2;
wire   [31:0] sub_ln35_2_fu_2555_p2;
wire   [31:0] sub_ln35_9_fu_2607_p2;
reg   [1:0] ap_phi_mux_UnifiedRetVal_phi_fu_523_p6;
reg   [1:0] UnifiedRetVal_reg_518;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state4;
wire  signed [31:0] data_fu_884_p103;
wire    ap_block_pp0_stage0;
reg   [31:0] acc_fu_380;
reg   [6:0] i_fu_384;
wire   [6:0] add_ln19_fu_2282_p2;
wire  signed [31:0] tmp_fu_575_p103;
wire   [5:0] mul_ln35_55_fu_1109_p1;
wire   [5:0] mul_ln35_52_fu_1151_p1;
wire   [6:0] mul_ln35_53_fu_1167_p1;
wire   [31:0] mul_ln35_52_fu_1151_p2;
wire   [31:0] mul_ln35_53_fu_1167_p2;
wire  signed [6:0] mul_ln35_49_fu_1205_p1;
wire   [6:0] mul_ln35_50_fu_1221_p1;
wire   [31:0] mul_ln35_49_fu_1205_p2;
wire   [31:0] mul_ln35_50_fu_1221_p2;
wire  signed [8:0] mul_ln35_46_fu_1259_p1;
wire  signed [7:0] mul_ln35_47_fu_1275_p1;
wire   [31:0] mul_ln35_46_fu_1259_p2;
wire   [31:0] mul_ln35_47_fu_1275_p2;
wire  signed [8:0] mul_ln35_44_fu_1323_p1;
wire   [9:0] mul_ln35_42_fu_1355_p1;
wire   [9:0] mul_ln35_39_fu_1397_p1;
wire   [9:0] mul_ln35_40_fu_1413_p1;
wire   [31:0] mul_ln35_39_fu_1397_p2;
wire   [31:0] mul_ln35_40_fu_1413_p2;
wire  signed [9:0] mul_ln35_36_fu_1451_p1;
wire   [9:0] mul_ln35_37_fu_1467_p1;
wire   [31:0] mul_ln35_36_fu_1451_p2;
wire   [31:0] mul_ln35_37_fu_1467_p2;
wire   [31:0] shl_ln35_8_fu_1511_p2;
wire   [31:0] shl_ln35_7_fu_1505_p2;
wire  signed [10:0] mul_ln35_34_fu_1533_p1;
wire   [31:0] sub_ln35_7_fu_1517_p2;
wire   [31:0] mul_ln35_34_fu_1533_p2;
wire  signed [12:0] mul_ln35_32_fu_1581_p1;
wire   [14:0] mul_ln35_29_fu_1613_p1;
wire   [14:0] mul_ln35_30_fu_1629_p1;
wire   [31:0] mul_ln35_29_fu_1613_p2;
wire   [31:0] mul_ln35_30_fu_1629_p2;
wire  signed [11:0] mul_ln35_26_fu_1667_p1;
wire  signed [12:0] mul_ln35_27_fu_1683_p1;
wire   [31:0] mul_ln35_26_fu_1667_p2;
wire   [31:0] mul_ln35_27_fu_1683_p2;
wire   [10:0] mul_ln35_23_fu_1721_p1;
wire  signed [10:0] mul_ln35_24_fu_1737_p1;
wire   [31:0] mul_ln35_23_fu_1721_p2;
wire   [31:0] mul_ln35_24_fu_1737_p2;
wire   [10:0] mul_ln35_20_fu_1775_p1;
wire   [9:0] mul_ln35_21_fu_1791_p1;
wire   [31:0] mul_ln35_20_fu_1775_p2;
wire   [31:0] mul_ln35_21_fu_1791_p2;
wire   [9:0] mul_ln35_18_fu_1839_p1;
wire  signed [9:0] mul_ln35_16_fu_1871_p1;
wire  signed [8:0] mul_ln35_13_fu_1913_p1;
wire  signed [8:0] mul_ln35_14_fu_1929_p1;
wire   [31:0] mul_ln35_13_fu_1913_p2;
wire   [31:0] mul_ln35_14_fu_1929_p2;
wire   [7:0] mul_ln35_10_fu_1967_p1;
wire  signed [7:0] mul_ln35_11_fu_1983_p1;
wire   [31:0] mul_ln35_10_fu_1967_p2;
wire   [31:0] mul_ln35_11_fu_1983_p2;
wire   [7:0] mul_ln35_7_fu_2021_p1;
wire   [6:0] mul_ln35_8_fu_2037_p1;
wire   [31:0] mul_ln35_7_fu_2021_p2;
wire   [31:0] mul_ln35_8_fu_2037_p2;
wire   [6:0] mul_ln35_5_fu_2085_p1;
wire   [7:0] zext_ln18_fu_571_p1;
wire   [7:0] add_ln32_fu_2276_p2;
wire   [31:0] add_ln35_58_fu_2301_p2;
wire   [31:0] grp_fu_546_p2;
wire   [31:0] add_ln35_47_fu_2331_p2;
wire   [31:0] add_ln35_45_fu_2343_p2;
wire   [31:0] add_ln35_34_fu_2373_p2;
wire   [31:0] add_ln35_20_fu_2409_p2;
wire   [31:0] add_ln35_18_fu_2421_p2;
wire   [31:0] add_ln35_7_fu_2451_p2;
wire   [31:0] shl_ln35_6_fu_2463_p2;
wire   [31:0] sub_ln35_5_fu_2468_p2;
wire   [31:0] sub_ln35_6_fu_2474_p2;
wire   [31:0] add_ln35_5_fu_2479_p2;
wire   [31:0] shl_ln35_4_fu_2497_p2;
wire   [31:0] sub_ln35_3_fu_2502_p2;
wire   [31:0] shl_ln35_5_fu_2508_p2;
wire   [31:0] shl_ln35_3_fu_2492_p2;
wire   [31:0] newFirst_fu_2519_p2;
wire   [31:0] newSecond_fu_2525_p2;
wire   [31:0] sub_ln35_4_fu_2513_p2;
wire   [31:0] shl_ln35_2_fu_2538_p2;
wire   [31:0] add_ln35_3_fu_2543_p2;
wire   [31:0] add_ln35_1_fu_2549_p2;
wire   [31:0] shl_ln35_fu_2561_p2;
wire   [31:0] sub_ln35_fu_2566_p2;
wire   [31:0] shl_ln35_1_fu_2572_p2;
wire   [31:0] sub_ln35_1_fu_2577_p2;
wire   [31:0] add_ln35_fu_2583_p2;
wire   [31:0] add_ln35_60_fu_2596_p2;
wire   [31:0] sub_ln35_8_fu_2602_p2;
wire  signed [31:0] tmp_3_fu_2613_p103;
wire   [31:0] mul_ln35_57_fu_2820_p2;
reg   [1:0] ap_return_preg;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg   [2:0] ap_exit_tran_regpp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2019;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 fir_int_int_shift_reg_4 = 32'd0;
#0 fir_int_int_shift_reg_2 = 32'd0;
#0 fir_int_int_shift_reg_3 = 32'd0;
#0 fir_int_int_shift_reg_1 = 32'd0;
#0 fir_int_int_shift_reg_7 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_11 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_15 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_19 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_23 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_27 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_31 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_35 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_39 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_43 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_47 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_51 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_55 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_59 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_63 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_67 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_71 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_75 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_79 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_83 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_87 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_91 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_95 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_99 = 32'd0;
#0 fir_int_int_shift_reg_8 = 32'd0;
#0 fir_int_int_shift_reg_6 = 32'd0;
#0 fir_int_int_shift_reg_5 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_12 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_10 = 32'd0;
#0 fir_int_int_shift_reg_9 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_16 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_14 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_13 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_20 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_18 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_17 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_24 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_22 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_21 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_28 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_26 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_25 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_32 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_30 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_29 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_36 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_34 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_33 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_40 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_38 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_37 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_44 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_42 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_41 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_48 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_46 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_45 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_52 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_50 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_49 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_56 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_54 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_53 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_60 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_58 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_57 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_64 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_62 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_61 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_68 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_66 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_65 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_72 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_70 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_69 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_76 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_74 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_73 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_80 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_78 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_77 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_84 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_82 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_81 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_88 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_86 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_85 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_92 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_90 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_89 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_96 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_94 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_93 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_98 = 32'd0;
#0 p_ZZ3firPiS_E9shift_reg_97 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_preg = 2'd0;
end

fir_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U1(
    .din0(data_fu_884_p103),
    .din1(tmp_fu_575_p103),
    .dout(grp_fu_534_p2)
);

fir_mux_1017_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mux_1017_32_1_1_U2(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd5),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd11),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(32'd4294967271),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(32'd4294967223),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(32'd0),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(32'd185),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(32'd169),
    .din29(32'd0),
    .din30(32'd0),
    .din31(32'd0),
    .din32(32'd4294967050),
    .din33(32'd0),
    .din34(32'd0),
    .din35(32'd0),
    .din36(32'd4294966711),
    .din37(32'd0),
    .din38(32'd0),
    .din39(32'd0),
    .din40(32'd0),
    .din41(32'd0),
    .din42(32'd0),
    .din43(32'd0),
    .din44(32'd1597),
    .din45(32'd0),
    .din46(32'd0),
    .din47(32'd0),
    .din48(32'd3054),
    .din49(32'd0),
    .din50(32'd0),
    .din51(32'd0),
    .din52(32'd3054),
    .din53(32'd0),
    .din54(32'd0),
    .din55(32'd0),
    .din56(32'd1597),
    .din57(32'd0),
    .din58(32'd0),
    .din59(32'd0),
    .din60(32'd0),
    .din61(32'd0),
    .din62(32'd0),
    .din63(32'd0),
    .din64(32'd4294966711),
    .din65(32'd0),
    .din66(32'd0),
    .din67(32'd0),
    .din68(32'd4294967050),
    .din69(32'd0),
    .din70(32'd0),
    .din71(32'd0),
    .din72(32'd169),
    .din73(32'd0),
    .din74(32'd0),
    .din75(32'd0),
    .din76(32'd185),
    .din77(32'd0),
    .din78(32'd0),
    .din79(32'd0),
    .din80(32'd0),
    .din81(32'd0),
    .din82(32'd0),
    .din83(32'd0),
    .din84(32'd4294967223),
    .din85(32'd0),
    .din86(32'd0),
    .din87(32'd0),
    .din88(32'd4294967271),
    .din89(32'd0),
    .din90(32'd0),
    .din91(32'd0),
    .din92(32'd11),
    .din93(32'd0),
    .din94(32'd0),
    .din95(32'd0),
    .din96(32'd5),
    .din97(32'd0),
    .din98(32'd0),
    .din99(32'd0),
    .din100(32'd0),
    .din101(i_fu_384),
    .dout(tmp_fu_575_p103)
);

fir_mux_1017_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mux_1017_32_1_1_U3(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(fir_int_int_shift_reg_3),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(fir_int_int_shift_reg_7),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(p_ZZ3firPiS_E9shift_reg_11),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(p_ZZ3firPiS_E9shift_reg_15),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(p_ZZ3firPiS_E9shift_reg_19),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(p_ZZ3firPiS_E9shift_reg_23),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(p_ZZ3firPiS_E9shift_reg_27),
    .din29(32'd0),
    .din30(32'd0),
    .din31(32'd0),
    .din32(p_ZZ3firPiS_E9shift_reg_31),
    .din33(32'd0),
    .din34(32'd0),
    .din35(32'd0),
    .din36(p_ZZ3firPiS_E9shift_reg_35),
    .din37(32'd0),
    .din38(32'd0),
    .din39(32'd0),
    .din40(p_ZZ3firPiS_E9shift_reg_39),
    .din41(32'd0),
    .din42(32'd0),
    .din43(32'd0),
    .din44(p_ZZ3firPiS_E9shift_reg_43),
    .din45(32'd0),
    .din46(32'd0),
    .din47(32'd0),
    .din48(p_ZZ3firPiS_E9shift_reg_47),
    .din49(32'd0),
    .din50(32'd0),
    .din51(32'd0),
    .din52(p_ZZ3firPiS_E9shift_reg_51),
    .din53(32'd0),
    .din54(32'd0),
    .din55(32'd0),
    .din56(p_ZZ3firPiS_E9shift_reg_55),
    .din57(32'd0),
    .din58(32'd0),
    .din59(32'd0),
    .din60(p_ZZ3firPiS_E9shift_reg_59),
    .din61(32'd0),
    .din62(32'd0),
    .din63(32'd0),
    .din64(p_ZZ3firPiS_E9shift_reg_63),
    .din65(32'd0),
    .din66(32'd0),
    .din67(32'd0),
    .din68(p_ZZ3firPiS_E9shift_reg_67),
    .din69(32'd0),
    .din70(32'd0),
    .din71(32'd0),
    .din72(p_ZZ3firPiS_E9shift_reg_71),
    .din73(32'd0),
    .din74(32'd0),
    .din75(32'd0),
    .din76(p_ZZ3firPiS_E9shift_reg_75),
    .din77(32'd0),
    .din78(32'd0),
    .din79(32'd0),
    .din80(p_ZZ3firPiS_E9shift_reg_79),
    .din81(32'd0),
    .din82(32'd0),
    .din83(32'd0),
    .din84(p_ZZ3firPiS_E9shift_reg_83),
    .din85(32'd0),
    .din86(32'd0),
    .din87(32'd0),
    .din88(p_ZZ3firPiS_E9shift_reg_87),
    .din89(32'd0),
    .din90(32'd0),
    .din91(32'd0),
    .din92(p_ZZ3firPiS_E9shift_reg_91),
    .din93(32'd0),
    .din94(32'd0),
    .din95(32'd0),
    .din96(p_ZZ3firPiS_E9shift_reg_95),
    .din97(32'd0),
    .din98(32'd0),
    .din99(32'd0),
    .din100(p_ZZ3firPiS_E9shift_reg_99),
    .din101(i_fu_384),
    .dout(data_fu_884_p103)
);

fir_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U4(
    .din0(p_ZZ3firPiS_E9shift_reg_90),
    .din1(mul_ln35_55_fu_1109_p1),
    .dout(mul_ln35_55_fu_1109_p2)
);

fir_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U5(
    .din0(p_ZZ3firPiS_E9shift_reg_86),
    .din1(mul_ln35_52_fu_1151_p1),
    .dout(mul_ln35_52_fu_1151_p2)
);

fir_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U6(
    .din0(p_ZZ3firPiS_E9shift_reg_85),
    .din1(mul_ln35_53_fu_1167_p1),
    .dout(mul_ln35_53_fu_1167_p2)
);

fir_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U7(
    .din0(p_ZZ3firPiS_E9shift_reg_82),
    .din1(mul_ln35_49_fu_1205_p1),
    .dout(mul_ln35_49_fu_1205_p2)
);

fir_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U8(
    .din0(p_ZZ3firPiS_E9shift_reg_81),
    .din1(mul_ln35_50_fu_1221_p1),
    .dout(mul_ln35_50_fu_1221_p2)
);

fir_mul_32s_9s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9s_32_1_1_U9(
    .din0(p_ZZ3firPiS_E9shift_reg_78),
    .din1(mul_ln35_46_fu_1259_p1),
    .dout(mul_ln35_46_fu_1259_p2)
);

fir_mul_32s_8s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_1_1_U10(
    .din0(p_ZZ3firPiS_E9shift_reg_77),
    .din1(mul_ln35_47_fu_1275_p1),
    .dout(mul_ln35_47_fu_1275_p2)
);

fir_mul_32s_9s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9s_32_1_1_U11(
    .din0(p_ZZ3firPiS_E9shift_reg_73),
    .din1(mul_ln35_44_fu_1323_p1),
    .dout(mul_ln35_44_fu_1323_p2)
);

fir_mul_32s_10ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
mul_32s_10ns_32_1_1_U12(
    .din0(p_ZZ3firPiS_E9shift_reg_70),
    .din1(mul_ln35_42_fu_1355_p1),
    .dout(mul_ln35_42_fu_1355_p2)
);

fir_mul_32s_10ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
mul_32s_10ns_32_1_1_U13(
    .din0(p_ZZ3firPiS_E9shift_reg_66),
    .din1(mul_ln35_39_fu_1397_p1),
    .dout(mul_ln35_39_fu_1397_p2)
);

fir_mul_32s_10ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
mul_32s_10ns_32_1_1_U14(
    .din0(p_ZZ3firPiS_E9shift_reg_65),
    .din1(mul_ln35_40_fu_1413_p1),
    .dout(mul_ln35_40_fu_1413_p2)
);

fir_mul_32s_10s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
mul_32s_10s_32_1_1_U15(
    .din0(p_ZZ3firPiS_E9shift_reg_62),
    .din1(mul_ln35_36_fu_1451_p1),
    .dout(mul_ln35_36_fu_1451_p2)
);

fir_mul_32s_10ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
mul_32s_10ns_32_1_1_U16(
    .din0(p_ZZ3firPiS_E9shift_reg_61),
    .din1(mul_ln35_37_fu_1467_p1),
    .dout(mul_ln35_37_fu_1467_p2)
);

fir_mul_32s_11s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11s_32_1_1_U17(
    .din0(p_ZZ3firPiS_E9shift_reg_57),
    .din1(mul_ln35_34_fu_1533_p1),
    .dout(mul_ln35_34_fu_1533_p2)
);

fir_mul_32s_13s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_1_1_U18(
    .din0(p_ZZ3firPiS_E9shift_reg_53),
    .din1(mul_ln35_32_fu_1581_p1),
    .dout(mul_ln35_32_fu_1581_p2)
);

fir_mul_32s_15ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 32 ))
mul_32s_15ns_32_1_1_U19(
    .din0(p_ZZ3firPiS_E9shift_reg_50),
    .din1(mul_ln35_29_fu_1613_p1),
    .dout(mul_ln35_29_fu_1613_p2)
);

fir_mul_32s_15ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 32 ))
mul_32s_15ns_32_1_1_U20(
    .din0(p_ZZ3firPiS_E9shift_reg_49),
    .din1(mul_ln35_30_fu_1629_p1),
    .dout(mul_ln35_30_fu_1629_p2)
);

fir_mul_32s_12s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12s_32_1_1_U21(
    .din0(p_ZZ3firPiS_E9shift_reg_46),
    .din1(mul_ln35_26_fu_1667_p1),
    .dout(mul_ln35_26_fu_1667_p2)
);

fir_mul_32s_13s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_1_1_U22(
    .din0(p_ZZ3firPiS_E9shift_reg_45),
    .din1(mul_ln35_27_fu_1683_p1),
    .dout(mul_ln35_27_fu_1683_p2)
);

fir_mul_32s_11ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_1_1_U23(
    .din0(p_ZZ3firPiS_E9shift_reg_42),
    .din1(mul_ln35_23_fu_1721_p1),
    .dout(mul_ln35_23_fu_1721_p2)
);

fir_mul_32s_11s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11s_32_1_1_U24(
    .din0(p_ZZ3firPiS_E9shift_reg_41),
    .din1(mul_ln35_24_fu_1737_p1),
    .dout(mul_ln35_24_fu_1737_p2)
);

fir_mul_32s_11ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_1_1_U25(
    .din0(p_ZZ3firPiS_E9shift_reg_38),
    .din1(mul_ln35_20_fu_1775_p1),
    .dout(mul_ln35_20_fu_1775_p2)
);

fir_mul_32s_10ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
mul_32s_10ns_32_1_1_U26(
    .din0(p_ZZ3firPiS_E9shift_reg_37),
    .din1(mul_ln35_21_fu_1791_p1),
    .dout(mul_ln35_21_fu_1791_p2)
);

fir_mul_32s_10ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
mul_32s_10ns_32_1_1_U27(
    .din0(p_ZZ3firPiS_E9shift_reg_33),
    .din1(mul_ln35_18_fu_1839_p1),
    .dout(mul_ln35_18_fu_1839_p2)
);

fir_mul_32s_10s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 32 ))
mul_32s_10s_32_1_1_U28(
    .din0(p_ZZ3firPiS_E9shift_reg_30),
    .din1(mul_ln35_16_fu_1871_p1),
    .dout(mul_ln35_16_fu_1871_p2)
);

fir_mul_32s_9s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9s_32_1_1_U29(
    .din0(p_ZZ3firPiS_E9shift_reg_26),
    .din1(mul_ln35_13_fu_1913_p1),
    .dout(mul_ln35_13_fu_1913_p2)
);

fir_mul_32s_9s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9s_32_1_1_U30(
    .din0(p_ZZ3firPiS_E9shift_reg_25),
    .din1(mul_ln35_14_fu_1929_p1),
    .dout(mul_ln35_14_fu_1929_p2)
);

fir_mul_32s_8ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8ns_32_1_1_U31(
    .din0(p_ZZ3firPiS_E9shift_reg_22),
    .din1(mul_ln35_10_fu_1967_p1),
    .dout(mul_ln35_10_fu_1967_p2)
);

fir_mul_32s_8s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8s_32_1_1_U32(
    .din0(p_ZZ3firPiS_E9shift_reg_21),
    .din1(mul_ln35_11_fu_1983_p1),
    .dout(mul_ln35_11_fu_1983_p2)
);

fir_mul_32s_8ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
mul_32s_8ns_32_1_1_U33(
    .din0(p_ZZ3firPiS_E9shift_reg_18),
    .din1(mul_ln35_7_fu_2021_p1),
    .dout(mul_ln35_7_fu_2021_p2)
);

fir_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U34(
    .din0(p_ZZ3firPiS_E9shift_reg_17),
    .din1(mul_ln35_8_fu_2037_p1),
    .dout(mul_ln35_8_fu_2037_p2)
);

fir_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U35(
    .din0(p_ZZ3firPiS_E9shift_reg_13),
    .din1(mul_ln35_5_fu_2085_p1),
    .dout(mul_ln35_5_fu_2085_p2)
);

fir_mux_1017_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mux_1017_32_1_1_U36(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd4294967295),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(32'd22),
    .din13(32'd0),
    .din14(32'd0),
    .din15(32'd0),
    .din16(32'd29),
    .din17(32'd0),
    .din18(32'd0),
    .din19(32'd0),
    .din20(32'd4294967245),
    .din21(32'd0),
    .din22(32'd0),
    .din23(32'd0),
    .din24(32'd4294967162),
    .din25(32'd0),
    .din26(32'd0),
    .din27(32'd0),
    .din28(32'd0),
    .din29(32'd0),
    .din30(32'd0),
    .din31(32'd0),
    .din32(32'd301),
    .din33(32'd0),
    .din34(32'd0),
    .din35(32'd0),
    .din36(32'd270),
    .din37(32'd0),
    .din38(32'd0),
    .din39(32'd0),
    .din40(32'd4294966896),
    .din41(32'd0),
    .din42(32'd0),
    .din43(32'd0),
    .din44(32'd4294966276),
    .din45(32'd0),
    .din46(32'd0),
    .din47(32'd0),
    .din48(32'd0),
    .din49(32'd0),
    .din50(32'd0),
    .din51(32'd0),
    .din52(32'd9910),
    .din53(32'd0),
    .din54(32'd0),
    .din55(32'd0),
    .din56(32'd4294965270),
    .din57(32'd0),
    .din58(32'd0),
    .din59(32'd0),
    .din60(32'd836),
    .din61(32'd0),
    .din62(32'd0),
    .din63(32'd0),
    .din64(32'd802),
    .din65(32'd0),
    .din66(32'd0),
    .din67(32'd0),
    .din68(32'd0),
    .din69(32'd0),
    .din70(32'd0),
    .din71(32'd0),
    .din72(32'd4294966933),
    .din73(32'd0),
    .din74(32'd0),
    .din75(32'd0),
    .din76(32'd4294967142),
    .din77(32'd0),
    .din78(32'd0),
    .din79(32'd0),
    .din80(32'd103),
    .din81(32'd0),
    .din82(32'd0),
    .din83(32'd0),
    .din84(32'd107),
    .din85(32'd0),
    .din86(32'd0),
    .din87(32'd0),
    .din88(32'd0),
    .din89(32'd0),
    .din90(32'd0),
    .din91(32'd0),
    .din92(32'd4294967263),
    .din93(32'd0),
    .din94(32'd0),
    .din95(32'd0),
    .din96(32'd4294967288),
    .din97(32'd0),
    .din98(32'd0),
    .din99(32'd0),
    .din100(32'd2),
    .din101(i_1_reg_2857),
    .dout(tmp_3_fu_2613_p103)
);

fir_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U37(
    .din0(tmp_3_fu_2613_p103),
    .din1(ap_phi_mux_empty_13_phi_fu_411_p50),
    .dout(mul_ln35_57_fu_2820_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 2'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_return_preg <= ap_phi_mux_UnifiedRetVal_phi_fu_523_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((((((((((((((((((((((icmp_ln32_reg_3114 == 1'd1) & (icmp_ln27_reg_2862 == 1'd0)) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd92))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd88))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd84))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd80))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd76))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd72))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd68))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd64))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd60))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd56))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd52))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd48))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd44))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd40))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd36))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd32))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd28))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd24))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd20))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd16))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd12))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd8))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd4))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd96))))) begin
        UnifiedRetVal_reg_518 <= 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        UnifiedRetVal_reg_518 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        UnifiedRetVal_reg_518 <= 2'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        acc_fu_380 <= 32'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((((((((((((((((((((((((((tmp_1_reg_3133 == 1'd0) & (icmp_ln32_reg_3114 == 1'd1) & (icmp_ln27_reg_2862 == 1'd0)) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd92))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd88))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd84))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd80))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd76))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd72))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd68))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd64))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd60))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd56))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd52))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd48))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd44))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd40))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd36))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd32))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd28))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd24))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd20))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd16))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd12))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd8))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd4))) | ((tmp_1_reg_3133 == 1'd0) & (icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd96))))) begin
        acc_fu_380 <= acc_2_fu_2826_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((icmp_ln27_fu_565_p2 == 1'd1)) begin
                        ap_exit_tran_regpp0[0] <= 1'b0;
            ap_exit_tran_regpp0[1] <= 1'b1;
        end else if ((ap_predicate_tran3to5_state2 == 1'b1)) begin
                        ap_exit_tran_regpp0[0] <= 1'b1;
            ap_exit_tran_regpp0[1] <= 1'b0;
        end else if ((ap_predicate_tran3to4_state2 == 1'b1)) begin
                        ap_exit_tran_regpp0[0] <= 1'b0;
            ap_exit_tran_regpp0[1] <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_384 <= 7'd100;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & ((((((((((((((((((((((((((tmp_1_fu_2288_p3 == 1'd0) & (icmp_ln32_fu_2240_p2 == 1'd1) & (icmp_ln27_fu_565_p2 == 1'd0)) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd92) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd88) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd84) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd80) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd76) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd72) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd68) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd64) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd60) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd56) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd52) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd48) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd44) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd40) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd36) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd32) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd28) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd24) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd20) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd16) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd12) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd8) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd4) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd0) & (i_fu_384 == 7'd96) & (icmp_ln27_fu_565_p2 == 1'd0))))) begin
        i_fu_384 <= add_ln19_fu_2282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((((((((((((((((((((((((((icmp_ln32_reg_3114 == 1'd1) & (icmp_ln27_reg_2862 == 1'd0)) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd92))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd88))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd84))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd80))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd76))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd72))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd68))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd64))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd60))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd56))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd52))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd48))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd44))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd40))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd36))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd32))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd28))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd24))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd20))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd16))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd12))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd8))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd4))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd96))))) begin
        acc_2_reg_3137 <= acc_2_fu_2826_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd20) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_10_reg_3046 <= add_ln35_10_fu_2043_p2;
        p_ZZ3firPiS_E9shift_reg_16_load_reg_3051 <= p_ZZ3firPiS_E9shift_reg_16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd24) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_13_reg_3036 <= add_ln35_13_fu_1989_p2;
        p_ZZ3firPiS_E9shift_reg_20_load_reg_3041 <= p_ZZ3firPiS_E9shift_reg_20;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd28) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_16_reg_3026 <= add_ln35_16_fu_1935_p2;
        fir_int_int_shift_reg_33_reg_3031 <= p_ZZ3firPiS_E9shift_reg_24;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd40) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_23_reg_2996 <= add_ln35_23_fu_1797_p2;
        p_ZZ3firPiS_E9shift_reg_36_load_reg_3001 <= p_ZZ3firPiS_E9shift_reg_36;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd44) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_26_reg_2986 <= add_ln35_26_fu_1743_p2;
        p_ZZ3firPiS_E9shift_reg_40_load_reg_2991 <= p_ZZ3firPiS_E9shift_reg_40;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd48) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_29_reg_2976 <= add_ln35_29_fu_1689_p2;
        fir_int_int_shift_reg_40_reg_2981 <= p_ZZ3firPiS_E9shift_reg_44;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd52) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_32_reg_2966 <= add_ln35_32_fu_1635_p2;
        p_ZZ3firPiS_E9shift_reg_48_load_reg_2971 <= p_ZZ3firPiS_E9shift_reg_48;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd60) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_37_reg_2946 <= add_ln35_37_fu_1539_p2;
        p_ZZ3firPiS_E9shift_reg_56_load_reg_2951 <= p_ZZ3firPiS_E9shift_reg_56;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd64) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_40_reg_2936 <= add_ln35_40_fu_1473_p2;
        p_ZZ3firPiS_E9shift_reg_60_load_reg_2941 <= p_ZZ3firPiS_E9shift_reg_60;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd68) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_43_reg_2926 <= add_ln35_43_fu_1419_p2;
        fir_int_int_shift_reg_47_reg_2931 <= p_ZZ3firPiS_E9shift_reg_64;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd80) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_50_reg_2896 <= add_ln35_50_fu_1281_p2;
        p_ZZ3firPiS_E9shift_reg_76_load_reg_2901 <= p_ZZ3firPiS_E9shift_reg_76;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd84) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_53_reg_2886 <= add_ln35_53_fu_1227_p2;
        p_ZZ3firPiS_E9shift_reg_80_load_reg_2891 <= p_ZZ3firPiS_E9shift_reg_80;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd88) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln35_56_reg_2876 <= add_ln35_56_fu_1173_p2;
        fir_int_int_shift_reg_54_reg_2881 <= p_ZZ3firPiS_E9shift_reg_84;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd96) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_2_reg_3103 <= p_ZZ3firPiS_E9shift_reg_93;
        data_3_reg_3109 <= p_ZZ3firPiS_E9shift_reg_92;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd4) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        fir_int_int_shift_reg_1 <= fir_int_int_shift_reg_load;
        fir_int_int_shift_reg_2 <= fir_int_int_shift_reg_1;
        fir_int_int_shift_reg_3 <= fir_int_int_shift_reg_2;
        fir_int_int_shift_reg_4 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd4) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fir_int_int_shift_reg_1_load_reg_3098 <= fir_int_int_shift_reg_1;
        fir_int_int_shift_reg_2_load_reg_3093 <= fir_int_int_shift_reg_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd16) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fir_int_int_shift_reg_29_reg_3061 <= p_ZZ3firPiS_E9shift_reg_12;
        mul_ln35_5_reg_3056 <= mul_ln35_5_fu_2085_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd36) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fir_int_int_shift_reg_36_reg_3011 <= p_ZZ3firPiS_E9shift_reg_32;
        mul_ln35_18_reg_3006 <= mul_ln35_18_fu_1839_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd56) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fir_int_int_shift_reg_43_reg_2961 <= p_ZZ3firPiS_E9shift_reg_52;
        mul_ln35_32_reg_2956 <= mul_ln35_32_fu_1581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd8) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fir_int_int_shift_reg_4_load_reg_3088 <= fir_int_int_shift_reg_4;
        fir_int_int_shift_reg_5_load_reg_3082 <= fir_int_int_shift_reg_5;
        fir_int_int_shift_reg_6_load_reg_3077 <= fir_int_int_shift_reg_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd8) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        fir_int_int_shift_reg_5 <= fir_int_int_shift_reg_4;
        fir_int_int_shift_reg_6 <= fir_int_int_shift_reg_5;
        fir_int_int_shift_reg_7 <= fir_int_int_shift_reg_6;
        fir_int_int_shift_reg_8 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd76) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fir_int_int_shift_reg_50_reg_2911 <= p_ZZ3firPiS_E9shift_reg_72;
        mul_ln35_44_reg_2906 <= mul_ln35_44_fu_1323_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd12) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fir_int_int_shift_reg_8_load_reg_3072 <= fir_int_int_shift_reg_8;
        p_ZZ3firPiS_E9shift_reg_10_load_reg_3066 <= p_ZZ3firPiS_E9shift_reg_10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd12) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        fir_int_int_shift_reg_9 <= fir_int_int_shift_reg_8;
        p_ZZ3firPiS_E9shift_reg_10 <= fir_int_int_shift_reg_9;
        p_ZZ3firPiS_E9shift_reg_11 <= p_ZZ3firPiS_E9shift_reg_10;
        p_ZZ3firPiS_E9shift_reg_12 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_1_reg_2857 <= i_fu_384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        icmp_ln27_reg_2862 <= icmp_ln27_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_fu_384 == 7'd96) & ~(i_fu_384 == 7'd4) & ~(i_fu_384 == 7'd8) & ~(i_fu_384 == 7'd12) & ~(i_fu_384 == 7'd16) & ~(i_fu_384 == 7'd20) & ~(i_fu_384 == 7'd24) & ~(i_fu_384 == 7'd28) & ~(i_fu_384 == 7'd32) & ~(i_fu_384 == 7'd36) & ~(i_fu_384 == 7'd40) & ~(i_fu_384 == 7'd44) & ~(i_fu_384 == 7'd48) & ~(i_fu_384 == 7'd52) & ~(i_fu_384 == 7'd56) & ~(i_fu_384 == 7'd60) & ~(i_fu_384 == 7'd64) & ~(i_fu_384 == 7'd68) & ~(i_fu_384 == 7'd72) & ~(i_fu_384 == 7'd76) & ~(i_fu_384 == 7'd80) & ~(i_fu_384 == 7'd84) & ~(i_fu_384 == 7'd88) & ~(i_fu_384 == 7'd92) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        icmp_ln32_reg_3114 <= icmp_ln32_fu_2240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd32) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln35_16_reg_3016 <= mul_ln35_16_fu_1871_p2;
        p_ZZ3firPiS_E9shift_reg_28_load_reg_3021 <= p_ZZ3firPiS_E9shift_reg_28;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd72) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln35_42_reg_2916 <= mul_ln35_42_fu_1355_p2;
        p_ZZ3firPiS_E9shift_reg_68_load_reg_2921 <= p_ZZ3firPiS_E9shift_reg_68;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd92) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln35_55_reg_2866 <= mul_ln35_55_fu_1109_p2;
        p_ZZ3firPiS_E9shift_reg_88_load_reg_2871 <= p_ZZ3firPiS_E9shift_reg_88;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd16) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_13 <= p_ZZ3firPiS_E9shift_reg_12;
        p_ZZ3firPiS_E9shift_reg_14 <= p_ZZ3firPiS_E9shift_reg_13;
        p_ZZ3firPiS_E9shift_reg_15 <= p_ZZ3firPiS_E9shift_reg_14;
        p_ZZ3firPiS_E9shift_reg_16 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd20) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_17 <= p_ZZ3firPiS_E9shift_reg_16;
        p_ZZ3firPiS_E9shift_reg_18 <= p_ZZ3firPiS_E9shift_reg_17;
        p_ZZ3firPiS_E9shift_reg_19 <= p_ZZ3firPiS_E9shift_reg_18;
        p_ZZ3firPiS_E9shift_reg_20 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd24) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_21 <= p_ZZ3firPiS_E9shift_reg_20;
        p_ZZ3firPiS_E9shift_reg_22 <= p_ZZ3firPiS_E9shift_reg_21;
        p_ZZ3firPiS_E9shift_reg_23 <= p_ZZ3firPiS_E9shift_reg_22;
        p_ZZ3firPiS_E9shift_reg_24 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd28) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_25 <= p_ZZ3firPiS_E9shift_reg_24;
        p_ZZ3firPiS_E9shift_reg_26 <= p_ZZ3firPiS_E9shift_reg_25;
        p_ZZ3firPiS_E9shift_reg_27 <= p_ZZ3firPiS_E9shift_reg_26;
        p_ZZ3firPiS_E9shift_reg_28 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd32) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_29 <= p_ZZ3firPiS_E9shift_reg_28;
        p_ZZ3firPiS_E9shift_reg_30 <= p_ZZ3firPiS_E9shift_reg_29;
        p_ZZ3firPiS_E9shift_reg_31 <= p_ZZ3firPiS_E9shift_reg_30;
        p_ZZ3firPiS_E9shift_reg_32 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd36) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_33 <= p_ZZ3firPiS_E9shift_reg_32;
        p_ZZ3firPiS_E9shift_reg_34 <= p_ZZ3firPiS_E9shift_reg_33;
        p_ZZ3firPiS_E9shift_reg_35 <= p_ZZ3firPiS_E9shift_reg_34;
        p_ZZ3firPiS_E9shift_reg_36 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd40) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_37 <= p_ZZ3firPiS_E9shift_reg_36;
        p_ZZ3firPiS_E9shift_reg_38 <= p_ZZ3firPiS_E9shift_reg_37;
        p_ZZ3firPiS_E9shift_reg_39 <= p_ZZ3firPiS_E9shift_reg_38;
        p_ZZ3firPiS_E9shift_reg_40 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd44) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_41 <= p_ZZ3firPiS_E9shift_reg_40;
        p_ZZ3firPiS_E9shift_reg_42 <= p_ZZ3firPiS_E9shift_reg_41;
        p_ZZ3firPiS_E9shift_reg_43 <= p_ZZ3firPiS_E9shift_reg_42;
        p_ZZ3firPiS_E9shift_reg_44 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd48) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_45 <= p_ZZ3firPiS_E9shift_reg_44;
        p_ZZ3firPiS_E9shift_reg_46 <= p_ZZ3firPiS_E9shift_reg_45;
        p_ZZ3firPiS_E9shift_reg_47 <= p_ZZ3firPiS_E9shift_reg_46;
        p_ZZ3firPiS_E9shift_reg_48 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd52) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_49 <= p_ZZ3firPiS_E9shift_reg_48;
        p_ZZ3firPiS_E9shift_reg_50 <= p_ZZ3firPiS_E9shift_reg_49;
        p_ZZ3firPiS_E9shift_reg_51 <= p_ZZ3firPiS_E9shift_reg_50;
        p_ZZ3firPiS_E9shift_reg_52 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd56) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_53 <= p_ZZ3firPiS_E9shift_reg_52;
        p_ZZ3firPiS_E9shift_reg_54 <= p_ZZ3firPiS_E9shift_reg_53;
        p_ZZ3firPiS_E9shift_reg_55 <= p_ZZ3firPiS_E9shift_reg_54;
        p_ZZ3firPiS_E9shift_reg_56 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd60) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_57 <= p_ZZ3firPiS_E9shift_reg_56;
        p_ZZ3firPiS_E9shift_reg_58 <= p_ZZ3firPiS_E9shift_reg_57;
        p_ZZ3firPiS_E9shift_reg_59 <= p_ZZ3firPiS_E9shift_reg_58;
        p_ZZ3firPiS_E9shift_reg_60 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd64) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_61 <= p_ZZ3firPiS_E9shift_reg_60;
        p_ZZ3firPiS_E9shift_reg_62 <= p_ZZ3firPiS_E9shift_reg_61;
        p_ZZ3firPiS_E9shift_reg_63 <= p_ZZ3firPiS_E9shift_reg_62;
        p_ZZ3firPiS_E9shift_reg_64 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd68) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_65 <= p_ZZ3firPiS_E9shift_reg_64;
        p_ZZ3firPiS_E9shift_reg_66 <= p_ZZ3firPiS_E9shift_reg_65;
        p_ZZ3firPiS_E9shift_reg_67 <= p_ZZ3firPiS_E9shift_reg_66;
        p_ZZ3firPiS_E9shift_reg_68 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd72) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_69 <= p_ZZ3firPiS_E9shift_reg_68;
        p_ZZ3firPiS_E9shift_reg_70 <= p_ZZ3firPiS_E9shift_reg_69;
        p_ZZ3firPiS_E9shift_reg_71 <= p_ZZ3firPiS_E9shift_reg_70;
        p_ZZ3firPiS_E9shift_reg_72 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd76) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_73 <= p_ZZ3firPiS_E9shift_reg_72;
        p_ZZ3firPiS_E9shift_reg_74 <= p_ZZ3firPiS_E9shift_reg_73;
        p_ZZ3firPiS_E9shift_reg_75 <= p_ZZ3firPiS_E9shift_reg_74;
        p_ZZ3firPiS_E9shift_reg_76 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd80) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_77 <= p_ZZ3firPiS_E9shift_reg_76;
        p_ZZ3firPiS_E9shift_reg_78 <= p_ZZ3firPiS_E9shift_reg_77;
        p_ZZ3firPiS_E9shift_reg_79 <= p_ZZ3firPiS_E9shift_reg_78;
        p_ZZ3firPiS_E9shift_reg_80 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd84) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_81 <= p_ZZ3firPiS_E9shift_reg_80;
        p_ZZ3firPiS_E9shift_reg_82 <= p_ZZ3firPiS_E9shift_reg_81;
        p_ZZ3firPiS_E9shift_reg_83 <= p_ZZ3firPiS_E9shift_reg_82;
        p_ZZ3firPiS_E9shift_reg_84 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd88) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_85 <= p_ZZ3firPiS_E9shift_reg_84;
        p_ZZ3firPiS_E9shift_reg_86 <= p_ZZ3firPiS_E9shift_reg_85;
        p_ZZ3firPiS_E9shift_reg_87 <= p_ZZ3firPiS_E9shift_reg_86;
        p_ZZ3firPiS_E9shift_reg_88 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd92) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_89 <= p_ZZ3firPiS_E9shift_reg_88;
        p_ZZ3firPiS_E9shift_reg_90 <= p_ZZ3firPiS_E9shift_reg_89;
        p_ZZ3firPiS_E9shift_reg_91 <= p_ZZ3firPiS_E9shift_reg_90;
        p_ZZ3firPiS_E9shift_reg_92 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd96) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_93 <= p_ZZ3firPiS_E9shift_reg_92;
        p_ZZ3firPiS_E9shift_reg_94 <= p_ZZ3firPiS_E9shift_reg_93;
        p_ZZ3firPiS_E9shift_reg_95 <= p_ZZ3firPiS_E9shift_reg_94;
        p_ZZ3firPiS_E9shift_reg_96 <= data_fu_884_p103;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_fu_384 == 7'd96) & ~(i_fu_384 == 7'd4) & ~(i_fu_384 == 7'd8) & ~(i_fu_384 == 7'd12) & ~(i_fu_384 == 7'd16) & ~(i_fu_384 == 7'd20) & ~(i_fu_384 == 7'd24) & ~(i_fu_384 == 7'd28) & ~(i_fu_384 == 7'd32) & ~(i_fu_384 == 7'd36) & ~(i_fu_384 == 7'd40) & ~(i_fu_384 == 7'd44) & ~(i_fu_384 == 7'd48) & ~(i_fu_384 == 7'd52) & ~(i_fu_384 == 7'd56) & ~(i_fu_384 == 7'd60) & ~(i_fu_384 == 7'd64) & ~(i_fu_384 == 7'd68) & ~(i_fu_384 == 7'd72) & ~(i_fu_384 == 7'd76) & ~(i_fu_384 == 7'd80) & ~(i_fu_384 == 7'd84) & ~(i_fu_384 == 7'd88) & ~(i_fu_384 == 7'd92) & (icmp_ln32_fu_2240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ3firPiS_E9shift_reg_96_load_reg_3128 <= p_ZZ3firPiS_E9shift_reg_96;
        p_ZZ3firPiS_E9shift_reg_97_load_reg_3123 <= p_ZZ3firPiS_E9shift_reg_97;
        p_ZZ3firPiS_E9shift_reg_98_load_reg_3118 <= p_ZZ3firPiS_E9shift_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_fu_384 == 7'd96) & ~(i_fu_384 == 7'd4) & ~(i_fu_384 == 7'd8) & ~(i_fu_384 == 7'd12) & ~(i_fu_384 == 7'd16) & ~(i_fu_384 == 7'd20) & ~(i_fu_384 == 7'd24) & ~(i_fu_384 == 7'd28) & ~(i_fu_384 == 7'd32) & ~(i_fu_384 == 7'd36) & ~(i_fu_384 == 7'd40) & ~(i_fu_384 == 7'd44) & ~(i_fu_384 == 7'd48) & ~(i_fu_384 == 7'd52) & ~(i_fu_384 == 7'd56) & ~(i_fu_384 == 7'd60) & ~(i_fu_384 == 7'd64) & ~(i_fu_384 == 7'd68) & ~(i_fu_384 == 7'd72) & ~(i_fu_384 == 7'd76) & ~(i_fu_384 == 7'd80) & ~(i_fu_384 == 7'd84) & ~(i_fu_384 == 7'd88) & ~(i_fu_384 == 7'd92) & (icmp_ln32_fu_2240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_ZZ3firPiS_E9shift_reg_97 <= p_ZZ3firPiS_E9shift_reg_96;
        p_ZZ3firPiS_E9shift_reg_98 <= p_ZZ3firPiS_E9shift_reg_97;
        p_ZZ3firPiS_E9shift_reg_99 <= p_ZZ3firPiS_E9shift_reg_98;
    end
end

always @ (posedge ap_clk) begin
    if (((~(i_fu_384 == 7'd96) & ~(i_fu_384 == 7'd4) & ~(i_fu_384 == 7'd8) & ~(i_fu_384 == 7'd12) & ~(i_fu_384 == 7'd16) & ~(i_fu_384 == 7'd20) & ~(i_fu_384 == 7'd24) & ~(i_fu_384 == 7'd28) & ~(i_fu_384 == 7'd32) & ~(i_fu_384 == 7'd36) & ~(i_fu_384 == 7'd40) & ~(i_fu_384 == 7'd44) & ~(i_fu_384 == 7'd48) & ~(i_fu_384 == 7'd52) & ~(i_fu_384 == 7'd56) & ~(i_fu_384 == 7'd60) & ~(i_fu_384 == 7'd64) & ~(i_fu_384 == 7'd68) & ~(i_fu_384 == 7'd72) & ~(i_fu_384 == 7'd76) & ~(i_fu_384 == 7'd80) & ~(i_fu_384 == 7'd84) & ~(i_fu_384 == 7'd88) & ~(i_fu_384 == 7'd92) & (icmp_ln32_fu_2240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd96) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd4) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd8) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd12) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd16) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd20) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd24) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd28) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd32) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd36) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd40) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd44) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd48) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd52) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd56) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd60) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd64) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd68) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd72) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd76) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd80) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd84) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd88) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (i_fu_384 == 7'd92) & (icmp_ln27_fu_565_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_542 <= grp_fu_534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((((((((((((((((((((((((((icmp_ln32_fu_2240_p2 == 1'd1) & (icmp_ln27_fu_565_p2 == 1'd0)) | ((i_fu_384 == 7'd92) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd88) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd84) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd80) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd76) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd72) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd68) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd64) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd60) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd56) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd52) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd48) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd44) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd40) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd36) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd32) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd28) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd24) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd20) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd16) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd12) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd8) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd4) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((i_fu_384 == 7'd96) & (icmp_ln27_fu_565_p2 == 1'd0))))) begin
        tmp_1_reg_3133 <= add_ln32_fu_2276_p2[32'd7];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((((((((((((((((((((((icmp_ln32_reg_3114 == 1'd1) & (icmp_ln27_reg_2862 == 1'd0)) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd92))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd88))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd84))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd80))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd76))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd72))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd68))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd64))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd60))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd56))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd52))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd48))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd44))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd40))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd36))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd32))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd28))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd24))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd20))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd16))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd12))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd8))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd4))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd96))))) begin
        acc_2_out_ap_vld = 1'b1;
    end else begin
        acc_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state4) & ((((((((((((((((((((((((((icmp_ln32_reg_3114 == 1'd1) & (icmp_ln27_reg_2862 == 1'd0)) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd92))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd88))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd84))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd80))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd76))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd72))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd68))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd64))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd60))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd56))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd52))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd48))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd44))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd40))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd36))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd32))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd28))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd24))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd20))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd16))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd12))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd8))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd4))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd96)))))) begin
        acc_out_ap_vld = 1'b1;
    end else begin
        acc_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & ((ap_predicate_tran3to5_state2 == 1'b1) | (ap_predicate_tran3to4_state2 == 1'b1) | (icmp_ln27_fu_565_p2 == 1'd1)))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((((((((((((((((((((((((((icmp_ln32_reg_3114 == 1'd1) & (icmp_ln27_reg_2862 == 1'd0)) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd92))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd88))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd84))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd80))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd76))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd72))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd68))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd64))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd60))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd56))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd52))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd48))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd44))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd40))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd36))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd32))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd28))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd24))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd20))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd16))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd12))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd8))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd4))) | ((icmp_ln27_reg_2862 == 1'd0) & (i_1_reg_2857 == 7'd96))))) begin
        ap_phi_mux_UnifiedRetVal_phi_fu_523_p6 = 2'd1;
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_523_p6 = UnifiedRetVal_reg_518;
    end
end

always @ (*) begin
    if ((icmp_ln27_reg_2862 == 1'd0)) begin
        if ((1'b1 == ap_condition_2019)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = sub_ln35_9_fu_2607_p2;
        end else if ((i_1_reg_2857 == 7'd4)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = sub_ln35_2_fu_2555_p2;
        end else if ((i_1_reg_2857 == 7'd8)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_4_fu_2531_p2;
        end else if ((i_1_reg_2857 == 7'd12)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_6_fu_2485_p2;
        end else if ((i_1_reg_2857 == 7'd16)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_8_fu_2456_p2;
        end else if ((i_1_reg_2857 == 7'd20)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_11_fu_2445_p2;
        end else if ((i_1_reg_2857 == 7'd24)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_14_fu_2439_p2;
        end else if ((i_1_reg_2857 == 7'd28)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_17_fu_2433_p2;
        end else if ((i_1_reg_2857 == 7'd32)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_19_fu_2426_p2;
        end else if ((i_1_reg_2857 == 7'd36)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_21_fu_2414_p2;
        end else if ((i_1_reg_2857 == 7'd40)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_24_fu_2403_p2;
        end else if ((i_1_reg_2857 == 7'd44)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_27_fu_2397_p2;
        end else if ((i_1_reg_2857 == 7'd48)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_30_fu_2391_p2;
        end else if ((i_1_reg_2857 == 7'd52)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_33_fu_2385_p2;
        end else if ((i_1_reg_2857 == 7'd56)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_35_fu_2378_p2;
        end else if ((i_1_reg_2857 == 7'd60)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_38_fu_2367_p2;
        end else if ((i_1_reg_2857 == 7'd64)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_41_fu_2361_p2;
        end else if ((i_1_reg_2857 == 7'd68)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_44_fu_2355_p2;
        end else if ((i_1_reg_2857 == 7'd72)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_46_fu_2348_p2;
        end else if ((i_1_reg_2857 == 7'd76)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_48_fu_2336_p2;
        end else if ((i_1_reg_2857 == 7'd80)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_51_fu_2325_p2;
        end else if ((i_1_reg_2857 == 7'd84)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_54_fu_2319_p2;
        end else if ((i_1_reg_2857 == 7'd88)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_57_fu_2313_p2;
        end else if ((i_1_reg_2857 == 7'd92)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = add_ln35_59_fu_2306_p2;
        end else if ((i_1_reg_2857 == 7'd96)) begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = acc_1_fu_2589_p2;
        end else begin
            ap_phi_mux_add_21534_i_phi_fu_466_p50 = ap_phi_reg_pp0_iter1_add_21534_i_reg_463;
        end
    end else begin
        ap_phi_mux_add_21534_i_phi_fu_466_p50 = ap_phi_reg_pp0_iter1_add_21534_i_reg_463;
    end
end

always @ (*) begin
    if ((icmp_ln27_reg_2862 == 1'd0)) begin
        if ((1'b1 == ap_condition_2019)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_96_load_reg_3128;
        end else if ((i_1_reg_2857 == 7'd4)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_load;
        end else if ((i_1_reg_2857 == 7'd8)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_4_load_reg_3088;
        end else if ((i_1_reg_2857 == 7'd12)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_8_load_reg_3072;
        end else if ((i_1_reg_2857 == 7'd16)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_29_reg_3061;
        end else if ((i_1_reg_2857 == 7'd20)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_16_load_reg_3051;
        end else if ((i_1_reg_2857 == 7'd24)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_20_load_reg_3041;
        end else if ((i_1_reg_2857 == 7'd28)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_33_reg_3031;
        end else if ((i_1_reg_2857 == 7'd32)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_28_load_reg_3021;
        end else if ((i_1_reg_2857 == 7'd36)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_36_reg_3011;
        end else if ((i_1_reg_2857 == 7'd40)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_36_load_reg_3001;
        end else if ((i_1_reg_2857 == 7'd44)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_40_load_reg_2991;
        end else if ((i_1_reg_2857 == 7'd48)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_40_reg_2981;
        end else if ((i_1_reg_2857 == 7'd52)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_48_load_reg_2971;
        end else if ((i_1_reg_2857 == 7'd56)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_43_reg_2961;
        end else if ((i_1_reg_2857 == 7'd60)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_56_load_reg_2951;
        end else if ((i_1_reg_2857 == 7'd64)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_60_load_reg_2941;
        end else if ((i_1_reg_2857 == 7'd68)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_47_reg_2931;
        end else if ((i_1_reg_2857 == 7'd72)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_68_load_reg_2921;
        end else if ((i_1_reg_2857 == 7'd76)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_50_reg_2911;
        end else if ((i_1_reg_2857 == 7'd80)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_76_load_reg_2901;
        end else if ((i_1_reg_2857 == 7'd84)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_80_load_reg_2891;
        end else if ((i_1_reg_2857 == 7'd88)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = fir_int_int_shift_reg_54_reg_2881;
        end else if ((i_1_reg_2857 == 7'd92)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = p_ZZ3firPiS_E9shift_reg_88_load_reg_2871;
        end else if ((i_1_reg_2857 == 7'd96)) begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = data_3_reg_3109;
        end else begin
            ap_phi_mux_empty_13_phi_fu_411_p50 = ap_phi_reg_pp0_iter1_empty_13_reg_408;
        end
    end else begin
        ap_phi_mux_empty_13_phi_fu_411_p50 = ap_phi_reg_pp0_iter1_empty_13_reg_408;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_523_p6;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_exit_tran_regpp0 == 3'd2) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_exit_tran_regpp0 == 3'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_exit_tran_regpp0 == 3'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_1_fu_2589_p2 = (add_ln35_fu_2583_p2 + reg_542);

assign acc_2_fu_2826_p2 = (mul_ln35_57_fu_2820_p2 + ap_phi_mux_add_21534_i_phi_fu_466_p50);

assign acc_2_out = acc_2_reg_3137;

assign acc_out = acc_fu_380;

assign add_ln19_fu_2282_p2 = ($signed(i_fu_384) + $signed(7'd124));

assign add_ln32_fu_2276_p2 = ($signed(zext_ln18_fu_571_p1) + $signed(8'd252));

assign add_ln35_10_fu_2043_p2 = (mul_ln35_7_fu_2021_p2 + mul_ln35_8_fu_2037_p2);

assign add_ln35_11_fu_2445_p2 = (add_ln35_10_reg_3046 + grp_fu_546_p2);

assign add_ln35_13_fu_1989_p2 = (mul_ln35_10_fu_1967_p2 + mul_ln35_11_fu_1983_p2);

assign add_ln35_14_fu_2439_p2 = (add_ln35_13_reg_3036 + grp_fu_546_p2);

assign add_ln35_16_fu_1935_p2 = (mul_ln35_13_fu_1913_p2 + mul_ln35_14_fu_1929_p2);

assign add_ln35_17_fu_2433_p2 = (add_ln35_16_reg_3026 + grp_fu_546_p2);

assign add_ln35_18_fu_2421_p2 = (acc_fu_380 + mul_ln35_16_reg_3016);

assign add_ln35_19_fu_2426_p2 = (add_ln35_18_fu_2421_p2 + reg_542);

assign add_ln35_1_fu_2549_p2 = (add_ln35_3_fu_2543_p2 + reg_542);

assign add_ln35_20_fu_2409_p2 = (acc_fu_380 + mul_ln35_18_reg_3006);

assign add_ln35_21_fu_2414_p2 = (add_ln35_20_fu_2409_p2 + reg_542);

assign add_ln35_23_fu_1797_p2 = (mul_ln35_20_fu_1775_p2 + mul_ln35_21_fu_1791_p2);

assign add_ln35_24_fu_2403_p2 = (add_ln35_23_reg_2996 + grp_fu_546_p2);

assign add_ln35_26_fu_1743_p2 = (mul_ln35_23_fu_1721_p2 + mul_ln35_24_fu_1737_p2);

assign add_ln35_27_fu_2397_p2 = (add_ln35_26_reg_2986 + grp_fu_546_p2);

assign add_ln35_29_fu_1689_p2 = (mul_ln35_26_fu_1667_p2 + mul_ln35_27_fu_1683_p2);

assign add_ln35_30_fu_2391_p2 = (add_ln35_29_reg_2976 + grp_fu_546_p2);

assign add_ln35_32_fu_1635_p2 = (mul_ln35_29_fu_1613_p2 + mul_ln35_30_fu_1629_p2);

assign add_ln35_33_fu_2385_p2 = (add_ln35_32_reg_2966 + grp_fu_546_p2);

assign add_ln35_34_fu_2373_p2 = (acc_fu_380 + mul_ln35_32_reg_2956);

assign add_ln35_35_fu_2378_p2 = (add_ln35_34_fu_2373_p2 + reg_542);

assign add_ln35_37_fu_1539_p2 = (sub_ln35_7_fu_1517_p2 + mul_ln35_34_fu_1533_p2);

assign add_ln35_38_fu_2367_p2 = (add_ln35_37_reg_2946 + grp_fu_546_p2);

assign add_ln35_3_fu_2543_p2 = (acc_fu_380 + shl_ln35_2_fu_2538_p2);

assign add_ln35_40_fu_1473_p2 = (mul_ln35_36_fu_1451_p2 + mul_ln35_37_fu_1467_p2);

assign add_ln35_41_fu_2361_p2 = (add_ln35_40_reg_2936 + grp_fu_546_p2);

assign add_ln35_43_fu_1419_p2 = (mul_ln35_39_fu_1397_p2 + mul_ln35_40_fu_1413_p2);

assign add_ln35_44_fu_2355_p2 = (add_ln35_43_reg_2926 + grp_fu_546_p2);

assign add_ln35_45_fu_2343_p2 = (acc_fu_380 + mul_ln35_42_reg_2916);

assign add_ln35_46_fu_2348_p2 = (add_ln35_45_fu_2343_p2 + reg_542);

assign add_ln35_47_fu_2331_p2 = (acc_fu_380 + mul_ln35_44_reg_2906);

assign add_ln35_48_fu_2336_p2 = (add_ln35_47_fu_2331_p2 + reg_542);

assign add_ln35_4_fu_2531_p2 = (newSecond_fu_2525_p2 + sub_ln35_4_fu_2513_p2);

assign add_ln35_50_fu_1281_p2 = (mul_ln35_46_fu_1259_p2 + mul_ln35_47_fu_1275_p2);

assign add_ln35_51_fu_2325_p2 = (add_ln35_50_reg_2896 + grp_fu_546_p2);

assign add_ln35_53_fu_1227_p2 = (mul_ln35_49_fu_1205_p2 + mul_ln35_50_fu_1221_p2);

assign add_ln35_54_fu_2319_p2 = (add_ln35_53_reg_2886 + grp_fu_546_p2);

assign add_ln35_56_fu_1173_p2 = (mul_ln35_52_fu_1151_p2 + mul_ln35_53_fu_1167_p2);

assign add_ln35_57_fu_2313_p2 = (add_ln35_56_reg_2876 + grp_fu_546_p2);

assign add_ln35_58_fu_2301_p2 = (acc_fu_380 + mul_ln35_55_reg_2866);

assign add_ln35_59_fu_2306_p2 = (add_ln35_58_fu_2301_p2 + reg_542);

assign add_ln35_5_fu_2479_p2 = (acc_fu_380 + sub_ln35_6_fu_2474_p2);

assign add_ln35_60_fu_2596_p2 = (reg_542 + acc_fu_380);

assign add_ln35_6_fu_2485_p2 = (add_ln35_5_fu_2479_p2 + reg_542);

assign add_ln35_7_fu_2451_p2 = (acc_fu_380 + mul_ln35_5_reg_3056);

assign add_ln35_8_fu_2456_p2 = (add_ln35_7_fu_2451_p2 + reg_542);

assign add_ln35_fu_2583_p2 = (acc_fu_380 + sub_ln35_1_fu_2577_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2019 = (~(i_1_reg_2857 == 7'd96) & ~(i_1_reg_2857 == 7'd4) & ~(i_1_reg_2857 == 7'd8) & ~(i_1_reg_2857 == 7'd12) & ~(i_1_reg_2857 == 7'd16) & ~(i_1_reg_2857 == 7'd20) & ~(i_1_reg_2857 == 7'd24) & ~(i_1_reg_2857 == 7'd28) & ~(i_1_reg_2857 == 7'd32) & ~(i_1_reg_2857 == 7'd36) & ~(i_1_reg_2857 == 7'd40) & ~(i_1_reg_2857 == 7'd44) & ~(i_1_reg_2857 == 7'd48) & ~(i_1_reg_2857 == 7'd52) & ~(i_1_reg_2857 == 7'd56) & ~(i_1_reg_2857 == 7'd60) & ~(i_1_reg_2857 == 7'd64) & ~(i_1_reg_2857 == 7'd68) & ~(i_1_reg_2857 == 7'd72) & ~(i_1_reg_2857 == 7'd76) & ~(i_1_reg_2857 == 7'd80) & ~(i_1_reg_2857 == 7'd84) & ~(i_1_reg_2857 == 7'd88) & ~(i_1_reg_2857 == 7'd92) & (icmp_ln32_reg_3114 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_add_21534_i_reg_463 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_13_reg_408 = 'bx;

always @ (*) begin
    ap_predicate_tran3to4_state2 = ((((((((((((((((((((((((((tmp_1_fu_2288_p3 == 1'd1) & (icmp_ln32_fu_2240_p2 == 1'd1) & (icmp_ln27_fu_565_p2 == 1'd0)) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd92) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd88) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd84) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd80) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd76) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd72) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd68) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd64) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd60) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd56) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd52) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd48) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd44) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd40) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd36) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd32) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd28) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd24) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd20) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd16) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd12) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd8) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd4) & (icmp_ln27_fu_565_p2 == 1'd0))) | ((tmp_1_fu_2288_p3 == 1'd1) & (i_fu_384 == 7'd96) & (icmp_ln27_fu_565_p2 == 1'd0)));
end

always @ (*) begin
    ap_predicate_tran3to5_state2 = (~(i_fu_384 == 7'd96) & ~(i_fu_384 == 7'd4) & ~(i_fu_384 == 7'd8) & ~(i_fu_384 == 7'd12) & ~(i_fu_384 == 7'd16) & ~(i_fu_384 == 7'd20) & ~(i_fu_384 == 7'd24) & ~(i_fu_384 == 7'd28) & ~(i_fu_384 == 7'd32) & ~(i_fu_384 == 7'd36) & ~(i_fu_384 == 7'd40) & ~(i_fu_384 == 7'd44) & ~(i_fu_384 == 7'd48) & ~(i_fu_384 == 7'd52) & ~(i_fu_384 == 7'd56) & ~(i_fu_384 == 7'd60) & ~(i_fu_384 == 7'd64) & ~(i_fu_384 == 7'd68) & ~(i_fu_384 == 7'd72) & ~(i_fu_384 == 7'd76) & ~(i_fu_384 == 7'd80) & ~(i_fu_384 == 7'd84) & ~(i_fu_384 == 7'd88) & ~(i_fu_384 == 7'd92) & (icmp_ln32_fu_2240_p2 == 1'd0) & (icmp_ln27_fu_565_p2 == 1'd0));
end

assign grp_fu_546_p2 = (reg_542 + acc_fu_380);

assign icmp_ln27_fu_565_p2 = ((i_fu_384 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_2240_p2 = ((i_fu_384 == 7'd100) ? 1'b1 : 1'b0);

assign mul_ln35_10_fu_1967_p1 = 32'd103;

assign mul_ln35_11_fu_1983_p1 = 32'd4294967203;

assign mul_ln35_13_fu_1913_p1 = 32'd4294967142;

assign mul_ln35_14_fu_1929_p1 = 32'd4294967070;

assign mul_ln35_16_fu_1871_p1 = 32'd4294966933;

assign mul_ln35_18_fu_1839_p1 = 32'd481;

assign mul_ln35_20_fu_1775_p1 = 32'd802;

assign mul_ln35_21_fu_1791_p1 = 32'd444;

assign mul_ln35_23_fu_1721_p1 = 32'd836;

assign mul_ln35_24_fu_1737_p1 = 32'd4294966575;

assign mul_ln35_26_fu_1667_p1 = 32'd4294965270;

assign mul_ln35_27_fu_1683_p1 = 32'd4294964853;

assign mul_ln35_29_fu_1613_p1 = 32'd9910;

assign mul_ln35_30_fu_1629_p1 = 32'd13107;

assign mul_ln35_32_fu_1581_p1 = 32'd4294964853;

assign mul_ln35_34_fu_1533_p1 = 32'd4294966575;

assign mul_ln35_36_fu_1451_p1 = 32'd4294966896;

assign mul_ln35_37_fu_1467_p1 = 32'd444;

assign mul_ln35_39_fu_1397_p1 = 32'd270;

assign mul_ln35_40_fu_1413_p1 = 32'd481;

assign mul_ln35_42_fu_1355_p1 = 32'd301;

assign mul_ln35_44_fu_1323_p1 = 32'd4294967070;

assign mul_ln35_46_fu_1259_p1 = 32'd4294967162;

assign mul_ln35_47_fu_1275_p1 = 32'd4294967203;

assign mul_ln35_49_fu_1205_p1 = 32'd4294967245;

assign mul_ln35_50_fu_1221_p1 = 32'd58;

assign mul_ln35_52_fu_1151_p1 = 32'd29;

assign mul_ln35_53_fu_1167_p1 = 32'd55;

assign mul_ln35_55_fu_1109_p1 = 32'd22;

assign mul_ln35_5_fu_2085_p1 = 32'd55;

assign mul_ln35_7_fu_2021_p1 = 32'd107;

assign mul_ln35_8_fu_2037_p1 = 32'd58;

assign newFirst_fu_2519_p2 = (acc_fu_380 - shl_ln35_3_fu_2492_p2);

assign newSecond_fu_2525_p2 = (reg_542 + newFirst_fu_2519_p2);

assign shl_ln35_1_fu_2572_p2 = data_2_reg_3103 << 32'd1;

assign shl_ln35_2_fu_2538_p2 = fir_int_int_shift_reg_2_load_reg_3093 << 32'd1;

assign shl_ln35_3_fu_2492_p2 = fir_int_int_shift_reg_6_load_reg_3077 << 32'd3;

assign shl_ln35_4_fu_2497_p2 = fir_int_int_shift_reg_5_load_reg_3082 << 32'd3;

assign shl_ln35_5_fu_2508_p2 = fir_int_int_shift_reg_5_load_reg_3082 << 32'd1;

assign shl_ln35_6_fu_2463_p2 = p_ZZ3firPiS_E9shift_reg_10_load_reg_3066 << 32'd5;

assign shl_ln35_7_fu_1505_p2 = p_ZZ3firPiS_E9shift_reg_58 << 32'd10;

assign shl_ln35_8_fu_1511_p2 = p_ZZ3firPiS_E9shift_reg_58 << 32'd2;

assign shl_ln35_fu_2561_p2 = data_2_reg_3103 << 32'd3;

assign sub_ln35_1_fu_2577_p2 = (sub_ln35_fu_2566_p2 - shl_ln35_1_fu_2572_p2);

assign sub_ln35_2_fu_2555_p2 = (add_ln35_1_fu_2549_p2 - fir_int_int_shift_reg_1_load_reg_3098);

assign sub_ln35_3_fu_2502_p2 = (32'd0 - shl_ln35_4_fu_2497_p2);

assign sub_ln35_4_fu_2513_p2 = (sub_ln35_3_fu_2502_p2 - shl_ln35_5_fu_2508_p2);

assign sub_ln35_5_fu_2468_p2 = (32'd0 - shl_ln35_6_fu_2463_p2);

assign sub_ln35_6_fu_2474_p2 = (sub_ln35_5_fu_2468_p2 - p_ZZ3firPiS_E9shift_reg_10_load_reg_3066);

assign sub_ln35_7_fu_1517_p2 = (shl_ln35_8_fu_1511_p2 - shl_ln35_7_fu_1505_p2);

assign sub_ln35_8_fu_2602_p2 = (add_ln35_60_fu_2596_p2 - p_ZZ3firPiS_E9shift_reg_98_load_reg_3118);

assign sub_ln35_9_fu_2607_p2 = (sub_ln35_8_fu_2602_p2 - p_ZZ3firPiS_E9shift_reg_97_load_reg_3123);

assign sub_ln35_fu_2566_p2 = (32'd0 - shl_ln35_fu_2561_p2);

assign tmp_1_fu_2288_p3 = add_ln32_fu_2276_p2[32'd7];

assign zext_ln18_fu_571_p1 = i_fu_384;

always @ (posedge ap_clk) begin
    ap_exit_tran_regpp0[2] <= 1'b0;
end

endmodule //fir_Loop_Shift_Accum_Loop_proc_Pipeline_Shift_Accum_Loop
