Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 21:33:12 2025
| Host         : LAPTOP-GCI89HDV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     8 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           21 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              74 |           23 |
| Yes          | No                    | No                     |              32 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             700 |          281 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                               Enable Signal                               |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cd/chopsticks_fsm/D_start_sig_q_i_1_n_0                                   | reset_cond/Q[0]                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                                                           | D_stage_q_reg[3]_i_1_n_0                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/E[0]                                    | reset_cond/Q[0]                             |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG | p2r_button_cond/D_ctr_q[0]_i_2__4_n_0                                     | p2r_button_cond/sync/D_pipe_q_reg[1]_0      |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | p1r_button_cond/D_ctr_q[0]_i_2__2_n_0                                     | p1r_button_cond/sync/D_pipe_q_reg[1]_0      |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | p1split_button_cond/D_ctr_q[0]_i_2__5_n_0                                 | p1split_button_cond/sync/D_pipe_q_reg[1]_0  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | p2l_button_cond/D_ctr_q[0]_i_2__3_n_0                                     | p2l_button_cond/sync/D_pipe_q_reg[1]_0      |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | blackout_button_cond/D_ctr_q[0]_i_2__7_n_0                                | blackout_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | p2split_button_cond/D_ctr_q[0]_i_2__6_n_0                                 | p2split_button_cond/sync/D_pipe_q_reg[1]_0  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | p1l_button_cond/sel                                                       | p1l_button_cond/sync/clear                  |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | start_button_cond/D_ctr_q[0]_i_2__8_n_0                                   | start_button_cond/sync/D_pipe_q_reg[1]_0    |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                                           | seg/ctr/D_ctr_q[0]_i_1__7_n_0               |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | cd/rnger/E[0]                                                             |                                             |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[5]_1[0] | reset_cond/Q[0]                             |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[3][0]   | reset_cond/Q[0]                             |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[6]_2[0] | reset_cond/Q[0]                             |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[2]_2[0] | reset_cond/Q[0]                             |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[2]_0[0] | reset_cond/Q[0]                             |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[6][0]   | reset_cond/Q[0]                             |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[2][0]   | reset_cond/Q[0]                             |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[6]_1[0] | reset_cond/Q[0]                             |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[2]_1[0] | reset_cond/Q[0]                             |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[5]_0[0] | reset_cond/Q[0]                             |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[5]_2[0] | reset_cond/Q[0]                             |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[5][0]   | reset_cond/Q[0]                             |                9 |             33 |         3.67 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[6]_0[0] | reset_cond/Q[0]                             |               15 |             33 |         2.20 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[0][0]   | reset_cond/Q[0]                             |               25 |             33 |         1.32 |
|  clk_IBUF_BUFG | cd/chopsticks_fsm/slow_clock_edge/FSM_sequential_D_game_fsm_q_reg[0]_0[0] | reset_cond/Q[0]                             |               12 |             33 |         2.75 |
|  clk_IBUF_BUFG |                                                                           | reset_cond/Q[0]                             |               18 |             56 |         3.11 |
|  clk_IBUF_BUFG |                                                                           |                                             |               21 |             59 |         2.81 |
|  clk_IBUF_BUFG | cd/generator/edge_detector/E[0]                                           | reset_cond/Q[0]                             |               19 |             96 |         5.05 |
+----------------+---------------------------------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


