

================================================================
== Vivado HLS Report for 'approx_add'
================================================================
* Date:           Fri Jan 17 04:48:58 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        core_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.33|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    222|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      42|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      42|    246|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |tmp_89_fu_455_p2        |     +    |      0|  0|   15|           9|           9|
    |n43_fu_188_p2           |    and   |      0|  0|    2|           1|           1|
    |tmp2_fu_176_p2          |    and   |      0|  0|    2|           1|           1|
    |tmp3_fu_182_p2          |    and   |      0|  0|    2|           1|           1|
    |tmp_75_fu_232_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp_76_fu_238_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp_77_fu_262_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp_79_fu_274_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp_81_fu_304_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp_82_fu_310_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp_83_fu_334_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp_85_fu_346_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp_87_fu_376_p2        |    and   |      0|  0|    2|           1|           1|
    |tmp_88_fu_382_p2        |    and   |      0|  0|    2|           1|           1|
    |c_fu_441_p2             |    or    |      0|  0|   32|          32|          21|
    |n132_fu_208_p2          |    or    |      0|  0|    2|           1|           1|
    |n183_fu_244_p2          |    or    |      0|  0|    2|           1|           1|
    |n233_fu_280_p2          |    or    |      0|  0|    2|           1|           1|
    |n283_fu_316_p2          |    or    |      0|  0|    2|           1|           1|
    |n333_fu_352_p2          |    or    |      0|  0|    2|           1|           1|
    |n383_fu_388_p2          |    or    |      0|  0|    2|           1|           1|
    |tmp_165_cast_fu_202_p2  |    or    |      0|  0|    2|           2|           2|
    |tmp_74_fu_226_p2        |    or    |      0|  0|    2|           1|           1|
    |tmp_78_fu_268_p2        |    or    |      0|  0|    2|           1|           1|
    |tmp_80_fu_298_p2        |    or    |      0|  0|    2|           1|           1|
    |tmp_84_fu_340_p2        |    or    |      0|  0|    2|           1|           1|
    |tmp_86_fu_370_p2        |    or    |      0|  0|    2|           1|           1|
    |tmp_s_fu_160_p2         |    or    |      0|  0|    2|           1|           1|
    |c_1_fu_465_p2           |    shl   |      0|  0|  101|          32|          32|
    |n182_fu_220_p2          |    xor   |      0|  0|    2|           1|           1|
    |n232_fu_256_p2          |    xor   |      0|  0|    2|           1|           1|
    |n282_fu_292_p2          |    xor   |      0|  0|    2|           1|           1|
    |n332_fu_328_p2          |    xor   |      0|  0|    2|           1|           1|
    |n382_fu_364_p2          |    xor   |      0|  0|    2|           1|           1|
    |p_not_fu_166_p2         |    xor   |      0|  0|    2|           1|           2|
    |tmp4_fu_214_p2          |    xor   |      0|  0|    2|           1|           1|
    |tmp5_fu_250_p2          |    xor   |      0|  0|    2|           1|           1|
    |tmp6_fu_286_p2          |    xor   |      0|  0|    2|           1|           1|
    |tmp7_fu_322_p2          |    xor   |      0|  0|    2|           1|           1|
    |tmp8_fu_358_p2          |    xor   |      0|  0|    2|           1|           1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  222|         111|         101|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|   33|         67|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   2|   0|    2|          0|
    |ap_return_preg  |  32|   0|   32|          0|
    |n132_reg_471    |   1|   0|    1|          0|
    |n182_reg_478    |   1|   0|    1|          0|
    |n232_reg_485    |   1|   0|    1|          0|
    |n282_reg_492    |   1|   0|    1|          0|
    |n332_reg_500    |   1|   0|    1|          0|
    |n382_reg_507    |   1|   0|    1|          0|
    |n383_reg_514    |   1|   0|    1|          0|
    |tmp_99_reg_524  |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  42|   0|   42|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    approx_add   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    approx_add   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    approx_add   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    approx_add   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    approx_add   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    approx_add   | return value |
|ap_return        | out |   32| ap_ctrl_hs |    approx_add   | return value |
|a                |  in |   32|   ap_none  |        a        |    scalar    |
|b                |  in |   32|   ap_none  |        b        |    scalar    |
|approx_add_size  |  in |    8|   ap_none  | approx_add_size |    scalar    |
|add_sub          |  in |    1|   ap_none  |     add_sub     |    scalar    |
+-----------------+-----+-----+------------+-----------------+--------------+

