<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Overflow_Detection_and_Saturation_4_bit_adder.vhd</title>
<style> .LN { font-style: italic; color: #888888 } </style>
<style> .CT { font-style: italic; color: #117755 } </style>
<style> .PP { font-style: bold;   color: #992211 } </style>
<style> .KW { font-style: bold;   color: #112266 } </style>
<style> .DT { font-style: bold;   color: #112266 } </style>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" text="#1122aa" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../../Overflow_Detection_and_Saturation_4_bit_adder.vhd" target="rtwreport_document_frame" id="linkToText_plain">Overflow_Detection_and_Saturation_4_bit_adder.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdlsrc\overflow_and_saturation\Overflow_Detection_and_Saturation_4_bit_adder.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2018-11-05 12:31:08</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.1 and HDL Coder 3.9</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Model base rate: 1</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Target subsystem base rate: 1</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="16">   16   </a>
</span><span><a class="LN" name="17">   17   </a>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- </span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- Module: Overflow_Detection_and_Saturation_4_bit_adder</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- Source Path: overflow_and_saturation/Overflow Detection and Saturation 4 bit adder</span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">-- </span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="25">   25   </a>LIBRARY IEEE;
</span><span><a class="LN" name="26">   26   </a>USE IEEE.std_logic_1164.ALL;
</span><span><a class="LN" name="27">   27   </a>USE IEEE.numeric_std.ALL;
</span><span><a class="LN" name="28">   28   </a>
</span><span><a class="LN" name="29">   29   </a>ENTITY Overflow_Detection_and_Saturation_4_bit_adder IS
</span><span><a class="LN" name="30">   30   </a>  PORT( In1                               :   IN    std_logic_vector(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="31">   31   </a>        In2                               :   IN    std_logic_vector(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="32">   32   </a>        Out1                              :   OUT   std_logic_vector(3 DOWNTO 0)  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="33">   33   </a>        );
</span><span><a class="LN" name="34">   34   </a>END Overflow_Detection_and_Saturation_4_bit_adder;
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a>ARCHITECTURE rtl OF Overflow_Detection_and_Saturation_4_bit_adder IS
</span><span><a class="LN" name="38">   38   </a>
</span><span><a class="LN" name="39">   39   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="40">   40   </a>  COMPONENT overflow_detection
</span><span><a class="LN" name="41">   41   </a>    PORT( x                               :   IN    std_logic_vector(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="42">   42   </a>          y                               :   IN    std_logic_vector(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="43">   43   </a>          d                               :   OUT   std_logic  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="44">   44   </a>          );
</span><span><a class="LN" name="45">   45   </a>  END COMPONENT;
</span><span><a class="LN" name="46">   46   </a>
</span><span><a class="LN" name="47">   47   </a>  COMPONENT saturation_out
</span><span><a class="LN" name="48">   48   </a>    PORT( x                               :   IN    std_logic_vector(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="49">   49   </a>          y                               :   IN    std_logic_vector(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="50">   50   </a>          d                               :   IN    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="51">   51   </a>          z                               :   OUT   std_logic_vector(3 DOWNTO 0)  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="52">   52   </a>          );
</span><span><a class="LN" name="53">   53   </a>  END COMPONENT;
</span><span><a class="LN" name="54">   54   </a>
</span><span><a class="LN" name="55">   55   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="56">   56   </a>  FOR ALL : overflow_detection
</span><span><a class="LN" name="57">   57   </a>    USE ENTITY work.overflow_detection(rtl);
</span><span><a class="LN" name="58">   58   </a>
</span><span><a class="LN" name="59">   59   </a>  FOR ALL : saturation_out
</span><span><a class="LN" name="60">   60   </a>    USE ENTITY work.saturation_out(rtl);
</span><span><a class="LN" name="61">   61   </a>
</span><span><a class="LN" name="62">   62   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="63">   63   </a>  SIGNAL d                                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="64">   64   </a>  SIGNAL In1_signed                       : <span class="DT">signed</span>(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="65">   65   </a>  SIGNAL In2_signed                       : <span class="DT">signed</span>(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="66">   66   </a>  SIGNAL Add_add_temp                     : <span class="DT">signed</span>(31 DOWNTO 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="67">   67   </a>  SIGNAL Add_out1                         : <span class="DT">signed</span>(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="68">   68   </a>  SIGNAL z                                : std_logic_vector(3 DOWNTO 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="69">   69   </a>  SIGNAL z_signed                         : <span class="DT">signed</span>(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="70">   70   </a>  SIGNAL Multiport_Switch_out1            : <span class="DT">signed</span>(3 DOWNTO 0);  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="71">   71   </a>
</span><span><a class="LN" name="72">   72   </a>BEGIN
</span><span><a class="LN" name="73">   73   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('overflow_and_saturation:31')" name="code2model"><font color="#117755"><i>&lt;S1&gt;/overflow detection</i></font></a></span>
</span><span><a class="LN" name="74">   74   </a>  u_overflow_detection : overflow_detection
</span><span><a class="LN" name="75">   75   </a>    PORT MAP( x =&gt; In1,  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="76">   76   </a>              y =&gt; In2,  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="77">   77   </a>              d =&gt; d  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="78">   78   </a>              );
</span><span><a class="LN" name="79">   79   </a>
</span><span><a class="LN" name="80">   80   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('overflow_and_saturation:35')" name="code2model"><font color="#117755"><i>&lt;S1&gt;/saturation out</i></font></a></span>
</span><span><a class="LN" name="81">   81   </a>  u_saturation_out : saturation_out
</span><span><a class="LN" name="82">   82   </a>    PORT MAP( x =&gt; In1,  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="83">   83   </a>              y =&gt; In2,  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="84">   84   </a>              d =&gt; d,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="85">   85   </a>              z =&gt; z  <span class="CT">-- sfix4</span>
</span><span><a class="LN" name="86">   86   </a>              );
</span><span><a class="LN" name="87">   87   </a>
</span><span><a class="LN" name="88">   88   </a>  In1_signed &lt;= <span class="DT">signed</span>(In1);
</span><span><a class="LN" name="89">   89   </a>
</span><span><a class="LN" name="90">   90   </a>  In2_signed &lt;= <span class="DT">signed</span>(In2);
</span><span><a class="LN" name="91">   91   </a>
</span><span><a class="LN" name="92">   92   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('overflow_and_saturation:33')" name="code2model"><font color="#117755"><i>&lt;S1&gt;/Add</i></font></a></span>
</span><span><a class="LN" name="93">   93   </a>  Add_add_temp &lt;= resize(In1_signed, 32) + resize(In2_signed, 32);
</span><span><a class="LN" name="94">   94   </a>  Add_out1 &lt;= Add_add_temp(3 DOWNTO 0);
</span><span><a class="LN" name="95">   95   </a>
</span><span><a class="LN" name="96">   96   </a>  z_signed &lt;= <span class="DT">signed</span>(z);
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('overflow_and_saturation:36')" name="code2model"><font color="#117755"><i>&lt;S1&gt;/Multiport Switch</i></font></a></span>
</span><span><a class="LN" name="99">   99   </a>  
</span><span><a class="LN" name="100">  100   </a>  Multiport_Switch_out1 &lt;= Add_out1 WHEN d = '0' ELSE
</span><span><a class="LN" name="101">  101   </a>      z_signed;
</span><span><a class="LN" name="102">  102   </a>
</span><span><a class="LN" name="103">  103   </a>  Out1 &lt;= std_logic_vector(Multiport_Switch_out1);
</span><span><a class="LN" name="104">  104   </a>
</span><span><a class="LN" name="105">  105   </a>END rtl;
</span><span><a class="LN" name="106">  106   </a>
</span><span><a class="LN" name="107">  107   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>