{:input (genetic.crossover/dumb-crossover 168102605 (genetic.representation/genetic-representation "examples/58089.483E472F.blif") (genetic.representation/genetic-representation "examples/58089.483E472F.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_7 , wire1_7, \\wire:missing_edge , wire3_8, \\wire9_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_:missing_7 ;\n  wire \\wire0_:missing_7 ;\n  wire wire12;\n  input wire1_7;\n  wire wire1_7;\n  output wire3_8;\n  wire wire3_8;\n  wire wire4;\n  wire wire5;\n  wire \\wire6_:missing ;\n  wire wire7_8;\n  wire wire9_14;\n  wire wire9_6;\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire9_:missing_13 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_8 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 4'he >> { \\wire:missing_edge , wire9_6 };\n  assign wire7_8 = 4'h8 >> { wire1_7, \\wire0_:missing_7  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire9_:missing_13  };\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire12 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_15  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire9_14;\n  assign \\wire:missing_8  = wire7_8;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:3.1-35.10\" *)\nmodule postsynth(\\wire0_:missing_7 , wire1_7, \\wire:missing_edge , wire3_8, \\wire9_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:5.9-5.26\" *)\n  input \\wire0_:missing_7 ;\n  wire \\wire0_:missing_7 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:7.8-7.14\" *)\n  wire wire12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:8.9-8.16\" *)\n  input wire1_7;\n  wire wire1_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:10.10-10.17\" *)\n  output wire3_8;\n  wire wire3_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:12.8-12.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:13.8-13.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:16.8-16.16\" *)\n  wire wire9_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:18.9-18.24\" *)\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:20.8-20.26\" *)\n  wire \\wire9_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:21.8-21.24\" *)\n  wire \\wire:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1A5885F9.v:23.9-23.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12 = 1'h1;\n  assign wire3_8 = 1'hx;\n  assign wire4 = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire9_14 = 1'hx;\n  assign \\wire9_:missing_13  = 1'hx;\n  assign \\wire:missing_15  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 16, :out "SBY  1:03:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63/src/top.v'.\nSBY  1:03:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] Copy '/tmp/fuzzmount2DDF5D8C/1A5885F9.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63/src/1A5885F9.v'.\nSBY  1:03:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] Copy '/tmp/fuzzmount2DDF5D8C/1A5885F9.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63/src/1A5885F9.post.v'.\nSBY  1:03:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] engine_0: abc pdr\nSBY  1:03:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:03:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] base: Warning: Wire presynth.\\wire3_8 is used but has no driver.\nSBY  1:03:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] base: Warning: Wire presynth.\\wire9_:missing_13 is used but has no driver.\nSBY  1:03:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] base: Warning: found logic loop in module presynth:\nSBY  1:03:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] base: cell $shr$/tmp/fuzzmount2DDF5D8C/1A5885F9.v:27$18 ($shr)\nSBY  1:03:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] base: wire \\wire:missing_edge\nSBY  1:03:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] base: finished (returncode=0)\nSBY  1:03:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:03:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] aig: Warning: Wire presynth.\\wire3_8 is used but has no driver.\nSBY  1:03:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] aig: Warning: Wire presynth.\\wire9_:missing_13 is used but has no driver.\nSBY  1:03:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] aig: Warning: found logic loop in module presynth:\nSBY  1:03:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/1A5885F9.v:27$18 ($shr)\nSBY  1:03:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] aig: wire \\wire:missing_edge\nSBY  1:03:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] aig: bash: line 1: 81165 Segmentation fault: 11  /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\nSBY  1:03:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] aig: finished (returncode=139)\nSBY  1:03:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] aig: task failed. ERROR.\nSBY  1:03:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  1:03:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  1:03:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63'.\nSBY  1:03:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp9aqoua63] DONE (ERROR, rc=16)\n", :err ""}}}