// Seed: 1657509541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_25;
  logic id_26;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7(-1),
        .id_8(-1 < ""),
        .id_9(-1'h0 + 1)
    ),
    id_10,
    id_11,
    id_12
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout tri id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5,
      id_10,
      id_5,
      id_5,
      id_7,
      id_12,
      id_1,
      id_1,
      id_10,
      id_5,
      id_7,
      id_11,
      id_1,
      id_5,
      id_8,
      id_8,
      id_11,
      id_11,
      id_1,
      id_4,
      id_11
  );
  wire id_13;
  assign id_10 = 1;
  parameter id_14 = 1;
  logic id_15 = id_14, id_16;
  assign id_3 = 1'h0;
endmodule
