verilog work "div_baud.v"
verilog work "test_div_baud.v"
verilog work "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v"
