
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Tue Nov 12 03:53:43 2024
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                           
**********************************************************************************************************************************************************************************************************
                                                                                                                     Clock   Non-clock                                                                    
 Clock                                                             Period       Waveform       Type                  Loads       Loads  Sources                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                           20.000       {0 10}         Declared                407          11  {sys_clk}                                                         
   ddrphy_clkin                                                    10.000       {0 5}          Generated (sys_clk)    4743           0  {I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                     
   ioclk0                                                          2.500        {0 1.25}       Generated (sys_clk)      11           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                   
   ioclk1                                                          2.500        {0 1.25}       Generated (sys_clk)      27           1  {I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                   
   ioclk2                                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                   
   ioclk_gate_clk                                                  10.000       {0 5}          Generated (sys_clk)       1           0  {I_ips_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT}                  
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred                  100.000      {0 50}         Generated (sys_clk)     239           0  {video_pll_m0/u_pll_e3/goppll/CLKOUT0}                            
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred                   7.692        {0 3.846}      Generated (sys_clk)    5235           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT2}                             
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred                   15.384       {0 7.692}      Generated (sys_clk)     160           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT0}                             
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred                  6.730        {0 3.365}      Generated (sys_clk)     939           1  {video_pll_m0/u_pll_e3/goppll/CLKOUT1}                            
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred                  39.423       {0 19.711}     Generated (sys_clk)     215           0  {video_pll_m0/u_pll_e3/goppll/CLKOUT2}                            
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred                   28.571       {0 14.285}     Generated (sys_clk)     148           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT1}                             
 top|pixclk_in                                                     1000.000     {0 500}        Declared                224           0  {pixclk_in}                                                       
 top|rgmii_rxc                                                     1000.000     {0 500}        Declared                  0           0  {rgmii_rxc}                                                       
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared               2323           1  {util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0} 
==========================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               top|pixclk_in                             
 Inferred_clock_group_1        asynchronous               top|rgmii_rxc                             
 Inferred_clock_group_2        asynchronous               pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     178.731 MHz         20.000          5.595         14.405
 ddrphy_clkin               100.000 MHz     116.077 MHz         10.000          8.615          1.385
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     185.048 MHz        100.000          5.404         94.596
 top|pixclk_in                1.000 MHz     123.916 MHz       1000.000          8.070        991.930
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                            130.005 MHz     118.259 MHz          7.692          8.456         -0.764
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             65.003 MHz     164.690 MHz         15.384          6.072          9.312
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                            148.588 MHz     156.177 MHz          6.730          6.403          0.327
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                             25.366 MHz     179.211 MHz         39.423          5.580         33.843
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                              1.000 MHz     118.147 MHz       1000.000          8.464        991.536
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                             35.001 MHz     191.168 MHz         28.571          5.231         23.340
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.405       0.000              0           1431
 ddrphy_clkin           ddrphy_clkin                 1.385       0.000              0          17627
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 4.683       0.000              0             34
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        ddrphy_clkin                 4.963       0.000              0             10
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    94.596       0.000              0           1100
 top|pixclk_in          top|pixclk_in              991.930       0.000              0            904
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.764      -3.421              8          18164
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.237      -0.593              5             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     9.312       0.000              0            562
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.327       0.000              0           3177
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -8.745    -405.122             54             54
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    33.843       0.000              0            697
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -8.204    -130.386             18             18
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   991.536       0.000              0           7180
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    23.340       0.000              0            467
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.824       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -1.031      -1.031              1              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.096      -0.301              4             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.190      -0.591              7           1431
 ddrphy_clkin           ddrphy_clkin                -0.285      -4.686             53          17627
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -6.195    -207.803             34             34
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        ddrphy_clkin                -6.190     -61.129             10             10
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.313       0.000              0           1100
 top|pixclk_in          top|pixclk_in                0.253       0.000              0            904
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.103      -2.000             21          18164
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.222       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.252       0.000              0            562
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.227       0.000              0           3177
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     5.915       0.000              0             54
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.256       0.000              0            697
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     5.917       0.000              0             18
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                     0.253       0.000              0           7180
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.360       0.000              0            467
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.638       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.306       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.256       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.738       0.000              0            393
 ddrphy_clkin           ddrphy_clkin                 6.169       0.000              0           2419
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    97.205       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -2.674    -119.197             50             50
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -8.354    -846.095            105            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    36.422       0.000              0             51
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -8.119    -278.691             35             35
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   997.886       0.000              0            228
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    24.524       0.000              0             88
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.047       0.000              0            393
 ddrphy_clkin           ddrphy_clkin                 0.431       0.000              0           2419
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     1.377       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     1.165       0.000              0             50
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     6.333       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     1.320       0.000              0             51
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     6.675       0.000              0             35
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                     0.542       0.000              0            228
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.022       0.000              0             88
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            407
 ddrphy_clkin                                        3.100       0.000              0           4743
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            239
 top|pixclk_in                                     499.102       0.000              0            224
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred       1.946       0.000              0           5235
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred       6.794       0.000              0            160
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.227       0.000              0            939
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    18.813       0.000              0            215
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   498.483       0.000              0           2323
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred      13.387       0.000              0            148
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.002       0.000              0           1431
 ddrphy_clkin           ddrphy_clkin                 3.747       0.000              0          17627
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 2.633       0.000              0             34
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        ddrphy_clkin                 2.899       0.000              0             10
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    96.224       0.000              0           1100
 top|pixclk_in          top|pixclk_in              994.286       0.000              0            904
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     1.251       0.000              0          18164
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.152       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    10.952       0.000              0            562
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.126       0.000              0           3177
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -5.605    -255.776             54             54
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    35.273       0.000              0            697
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -5.161     -80.914             18             18
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   994.098       0.000              0           7180
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    24.848       0.000              0            467
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.196       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.787      -0.787              1              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.208       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.017      -0.017              1           1431
 ddrphy_clkin           ddrphy_clkin                -0.256      -7.498             87          17627
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -3.858    -129.247             34             34
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        ddrphy_clkin                -3.844     -37.918             10             10
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.232       0.000              0           1100
 top|pixclk_in          top|pixclk_in                0.197       0.000              0            904
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.095      -1.419             21          18164
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.122       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.195       0.000              0            562
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.184       0.000              0           3177
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.589       0.000              0             54
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.199       0.000              0            697
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     3.584       0.000              0             18
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                     0.191       0.000              0           7180
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.258       0.000              0            467
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.416       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.237       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.157       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.695       0.000              0            393
 ddrphy_clkin           ddrphy_clkin                 7.149       0.000              0           2419
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    97.934       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -1.649     -72.271             50             50
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -5.396    -543.450            105            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    37.258       0.000              0             51
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -5.157    -176.708             35             35
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   998.468       0.000              0            228
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    25.632       0.000              0             88
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.165       0.000              0            393
 ddrphy_clkin           ddrphy_clkin                 0.276       0.000              0           2419
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     1.052       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.805       0.000              0             50
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.897       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.899       0.000              0             51
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     4.128       0.000              0             35
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                     0.405       0.000              0            228
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.761       0.000              0             88
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            407
 ddrphy_clkin                                        3.480       0.000              0           4743
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            239
 top|pixclk_in                                     499.282       0.000              0            224
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred       2.326       0.000              0           5235
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred       6.974       0.000              0            160
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.455       0.000              0            939
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    18.993       0.000              0            215
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   498.787       0.000              0           2323
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred      13.567       0.000              0            148
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.394
  Launch Clock Delay      :  3.966
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.512       3.966         nt_sys_clk       
 CLMA_194_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK

 CLMA_194_332/Q0                   tco                   0.289       4.255 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/Q
                                   net (fanout=2)        0.592       4.847         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [13]
 CLMS_190_321/Y1                   td                    0.212       5.059 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_7/gateop_perm/Z
                                   net (fanout=1)        0.388       5.447         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105085
 CLMS_190_321/Y0                   td                    0.210       5.657 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/gateop_perm/Z
                                   net (fanout=2)        0.450       6.107         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N93466
 CLMS_190_329/Y1                   td                    0.288       6.395 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_16/gateop_perm/Z
                                   net (fanout=1)        0.268       6.663         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105094
 CLMA_194_329/Y0                   td                    0.320       6.983 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_17/gateop_perm/Z
                                   net (fanout=7)        0.558       7.541         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_198_332/Y1                   td                    0.212       7.753 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=2)        0.452       8.205         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_194_320/CECO                 td                    0.184       8.389 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.389         ntR2367          
 CLMA_194_324/CECO                 td                    0.184       8.573 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.573         ntR2366          
 CLMA_194_328/CECO                 td                    0.184       8.757 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=4)        0.000       8.757         ntR2365          
 CLMA_194_332/CECI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.757         Logic Levels: 8  
                                                                                   Logic: 2.083ns(43.477%), Route: 2.708ns(56.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.191      23.394         nt_sys_clk       
 CLMA_194_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.547      23.941                          
 clock uncertainty                                      -0.050      23.891                          

 Setup time                                             -0.729      23.162                          

 Data required time                                                 23.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.162                          
 Data arrival time                                                   8.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.405                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.394
  Launch Clock Delay      :  3.966
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.512       3.966         nt_sys_clk       
 CLMA_194_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK

 CLMA_194_332/Q0                   tco                   0.289       4.255 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/Q
                                   net (fanout=2)        0.592       4.847         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [13]
 CLMS_190_321/Y1                   td                    0.212       5.059 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_7/gateop_perm/Z
                                   net (fanout=1)        0.388       5.447         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105085
 CLMS_190_321/Y0                   td                    0.210       5.657 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/gateop_perm/Z
                                   net (fanout=2)        0.450       6.107         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N93466
 CLMS_190_329/Y1                   td                    0.288       6.395 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_16/gateop_perm/Z
                                   net (fanout=1)        0.268       6.663         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105094
 CLMA_194_329/Y0                   td                    0.320       6.983 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_17/gateop_perm/Z
                                   net (fanout=7)        0.558       7.541         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_198_332/Y1                   td                    0.212       7.753 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=2)        0.452       8.205         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_194_320/CECO                 td                    0.184       8.389 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.389         ntR2367          
 CLMA_194_324/CECO                 td                    0.184       8.573 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.573         ntR2366          
 CLMA_194_328/CECO                 td                    0.184       8.757 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=4)        0.000       8.757         ntR2365          
 CLMA_194_332/CECI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.757         Logic Levels: 8  
                                                                                   Logic: 2.083ns(43.477%), Route: 2.708ns(56.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.191      23.394         nt_sys_clk       
 CLMA_194_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.547      23.941                          
 clock uncertainty                                      -0.050      23.891                          

 Setup time                                             -0.729      23.162                          

 Data required time                                                 23.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.162                          
 Data arrival time                                                   8.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.405                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.394
  Launch Clock Delay      :  3.966
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.512       3.966         nt_sys_clk       
 CLMA_194_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK

 CLMA_194_332/Q0                   tco                   0.289       4.255 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/Q
                                   net (fanout=2)        0.592       4.847         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [13]
 CLMS_190_321/Y1                   td                    0.212       5.059 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_7/gateop_perm/Z
                                   net (fanout=1)        0.388       5.447         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105085
 CLMS_190_321/Y0                   td                    0.210       5.657 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/gateop_perm/Z
                                   net (fanout=2)        0.450       6.107         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N93466
 CLMS_190_329/Y1                   td                    0.288       6.395 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_16/gateop_perm/Z
                                   net (fanout=1)        0.268       6.663         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105094
 CLMA_194_329/Y0                   td                    0.320       6.983 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_17/gateop_perm/Z
                                   net (fanout=7)        0.558       7.541         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_198_332/Y1                   td                    0.212       7.753 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=2)        0.452       8.205         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_194_320/CECO                 td                    0.184       8.389 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.389         ntR2367          
 CLMA_194_324/CECO                 td                    0.184       8.573 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       8.573         ntR2366          
 CLMA_194_328/CECO                 td                    0.184       8.757 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=4)        0.000       8.757         ntR2365          
 CLMA_194_332/CECI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CE

 Data arrival time                                                   8.757         Logic Levels: 8  
                                                                                   Logic: 2.083ns(43.477%), Route: 2.708ns(56.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.191      23.394         nt_sys_clk       
 CLMA_194_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.547      23.941                          
 clock uncertainty                                      -0.050      23.891                          

 Setup time                                             -0.729      23.162                          

 Data required time                                                 23.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.162                          
 Data arrival time                                                   8.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.405                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_ff/opit_0/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_neg/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.721  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.924
  Launch Clock Delay      :  3.952
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.749       3.952         nt_sys_clk       
 CLMA_130_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_ff/opit_0/CLK

 CLMA_130_332/Y2                   tco                   0.284       4.236 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_ff/opit_0/Q
                                   net (fanout=1)        0.213       4.449         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_ff
 CLMA_134_332/C4                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_neg/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.449         Logic Levels: 0  
                                                                                   Logic: 0.284ns(57.143%), Route: 0.213ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      3.470       4.924         nt_sys_clk       
 CLMA_134_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_neg/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.251       4.673                          
 clock uncertainty                                       0.000       4.673                          

 Hold time                                              -0.034       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                   4.449                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.190                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[5]/opit_0_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.709  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.924
  Launch Clock Delay      :  3.964
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.761       3.964         nt_sys_clk       
 CLMA_138_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[5]/opit_0_L5Q_perm/CLK

 CLMA_138_332/Q3                   tco                   0.221       4.185 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[5]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.321       4.506         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2 [5]
 CLMA_134_332/A4                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.506         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.775%), Route: 0.321ns(59.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      3.470       4.924         nt_sys_clk       
 CLMA_134_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.251       4.673                          
 clock uncertainty                                       0.000       4.673                          

 Hold time                                              -0.035       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   4.506                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.132                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff/opit_0/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_synced/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.720  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.969
  Launch Clock Delay      :  3.851
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.648       3.851         nt_sys_clk       
 CLMA_154_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff/opit_0/CLK

 CLMA_154_328/Q1                   tco                   0.229       4.080 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff/opit_0/Q
                                   net (fanout=1)        0.384       4.464         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff
 CLMA_138_329/M1                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_synced/opit_0/D

 Data arrival time                                                   4.464         Logic Levels: 0  
                                                                                   Logic: 0.229ns(37.357%), Route: 0.384ns(62.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      3.515       4.969         nt_sys_clk       
 CLMA_138_329/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_synced/opit_0/CLK
 clock pessimism                                        -0.398       4.571                          
 clock uncertainty                                       0.000       4.571                          

 Hold time                                              -0.014       4.557                          

 Data required time                                                  4.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.557                          
 Data arrival time                                                   4.464                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.093                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.995
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.626      10.995         ntclkbufg_1      
 CLMA_70_92/CLK                                                            r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_92/Q0                     tco                   0.287      11.282 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       1.526      12.808         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
 CLMA_134_100/Y6CD                 td                    0.449      13.257 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[1]_muxf6/F
                                   net (fanout=2)        0.590      13.847         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMA_114_100/Y3                   td                    0.303      14.150 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=3)        0.121      14.271         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_114_100/Y1                   td                    0.288      14.559 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.459      15.018         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      15.495 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.495         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_110_88/Y3                    td                    0.563      16.058 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.269      16.327         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_110_93/Y0                    td                    0.210      16.537 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/gateop_perm/Z
                                   net (fanout=9)        0.126      16.663         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N25930
 CLMA_110_93/Y2                    td                    0.478      17.141 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.452      17.593         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N101255_2
 CLMA_118_88/Y1                    td                    0.460      18.053 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.120      18.173         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N20391
 CLMA_118_88/Y0                    td                    0.478      18.651 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.409      19.060         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N20796
 CLMA_114_92/C4                                                            r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.060         Logic Levels: 8  
                                                                                   Logic: 3.993ns(49.510%), Route: 4.072ns(50.490%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      20.386         ntclkbufg_1      
 CLMA_114_92/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.123      20.445                          

 Data required time                                                 20.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.445                          
 Data arrival time                                                  19.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.385                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_14_105/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_14_105/Q1                    tco                   0.289      11.243 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.170      12.413         I_ips_ddr_top/u_ddrphy_top/mr1_ddr3 [4]
 CLMA_38_148/Y0                    td                    0.320      12.733 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.408      13.141         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.477      13.618 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.618         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_144/Y3                    td                    0.501      14.119 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.419      14.538         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_42_144/COUT                  td                    0.507      15.045 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.045         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N14529
 CLMA_42_148/Y0                    td                    0.269      15.314 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.461      15.775         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_38_161/Y0                    td                    0.341      16.116 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.537      17.653         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N25021
 CLMA_42_232/Y0                    td                    0.487      18.140 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[13]/gateop/F
                                   net (fanout=1)        0.410      18.550         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N25147
 CLMA_38_228/C2                                                            r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.550         Logic Levels: 6  
                                                                                   Logic: 3.191ns(42.009%), Route: 4.405ns(57.991%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      20.386         ntclkbufg_1      
 CLMA_38_228/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.391      20.159                          

 Data required time                                                 20.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.159                          
 Data arrival time                                                  18.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.609                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_14_105/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_14_105/Q1                    tco                   0.289      11.243 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.170      12.413         I_ips_ddr_top/u_ddrphy_top/mr1_ddr3 [4]
 CLMA_38_148/Y0                    td                    0.320      12.733 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.408      13.141         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.477      13.618 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.618         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_144/Y3                    td                    0.501      14.119 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.419      14.538         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_42_144/COUT                  td                    0.507      15.045 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.045         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N14529
 CLMA_42_148/Y0                    td                    0.269      15.314 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.461      15.775         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_38_161/Y0                    td                    0.341      16.116 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.139      17.255         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N25021
 CLMS_38_225/Y3                    td                    0.468      17.723 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[11]/gateop/F
                                   net (fanout=1)        0.895      18.618         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N25193
 CLMS_38_225/BD                                                            r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  18.618         Logic Levels: 6  
                                                                                   Logic: 3.172ns(41.388%), Route: 4.492ns(58.612%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      20.386         ntclkbufg_1      
 CLMS_38_225/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.166      20.384                          

 Data required time                                                 20.384                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.384                          
 Data arrival time                                                  18.618                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.766                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.004
  Launch Clock Delay      :  10.435
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.580      10.435         ntclkbufg_1      
 CLMA_34_92/CLK                                                            r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_34_92/Q0                     tco                   0.222      10.657 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.103      10.760         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_34_93/M0                                                             f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM0

 Data arrival time                                                  10.760         Logic Levels: 0  
                                                                                   Logic: 0.222ns(68.308%), Route: 0.103ns(31.692%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.635      11.004         ntclkbufg_1      
 CLMS_34_93/CLK                                                            r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WCLK
 clock pessimism                                        -0.539      10.465                          
 clock uncertainty                                       0.200      10.665                          

 Hold time                                               0.380      11.045                          

 Data required time                                                 11.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.045                          
 Data arrival time                                                  10.760                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.285                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_22_104/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_104/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.103      10.711         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_22_105/M0                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0

 Data arrival time                                                  10.711         Logic Levels: 0  
                                                                                   Logic: 0.222ns(68.308%), Route: 0.103ns(31.692%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_22_105/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.711                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.284                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_22_104/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_104/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.103      10.711         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_22_105/M0                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0

 Data arrival time                                                  10.711         Logic Levels: 0  
                                                                                   Logic: 0.222ns(68.308%), Route: 0.103ns(31.692%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_22_105/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.711                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.284                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m2/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1772.181         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101    1772.282 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1773.360 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585    1774.945         ntclkbufg_3      
 CLMA_110_157/CLK                                                          r       video_rect_read_data_m2/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_110_157/Q2                   tco                   0.289    1775.234 f       video_rect_read_data_m2/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.277    1775.511         ch2_read_req     
 CLMA_110_153/M2                                                           f       frame_read_write_m2/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                1775.511         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.060%), Route: 0.277ns(48.940%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1773.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1773.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1778.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1780.386         ntclkbufg_1      
 CLMA_110_153/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                             -0.088    1780.194                          

 Data required time                                               1780.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.194                          
 Data arrival time                                                1775.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.683                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1772.181         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101    1772.282 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1773.360 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585    1774.945         ntclkbufg_3      
 CLMA_134_144/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_134_144/Q1                   tco                   0.289    1775.234 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.270    1775.504         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_138_144/M0                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1775.504         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.699%), Route: 0.270ns(48.301%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1773.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1773.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1778.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1780.386         ntclkbufg_1      
 CLMA_138_144/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                             -0.088    1780.194                          

 Data required time                                               1780.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.194                          
 Data arrival time                                                1775.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.690                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1772.181         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101    1772.282 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1773.360 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585    1774.945         ntclkbufg_3      
 CLMA_74_216/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_74_216/Q1                    tco                   0.289    1775.234 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.270    1775.504         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_78_216/M0                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                1775.504         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.699%), Route: 0.270ns(48.301%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1773.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1773.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1778.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1780.386         ntclkbufg_1      
 CLMA_78_216/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                             -0.088    1780.194                          

 Data required time                                               1780.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.194                          
 Data arrival time                                                1775.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.690                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    6731.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    6732.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6733.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652    6734.734         ntclkbufg_3      
 CLMA_78_256/CLK                                                           r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_78_256/Q3                    tco                   0.221    6734.955 f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    6735.039         frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMS_78_257/AD                                                            f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                6735.039         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    6733.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6733.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6739.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.708    6741.077         ntclkbufg_1      
 CLMS_78_257/CLK                                                           r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.246    6740.831                          
 clock uncertainty                                       0.350    6741.181                          

 Hold time                                               0.053    6741.234                          

 Data required time                                               6741.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.234                          
 Data arrival time                                                6735.039                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.195                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    6731.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    6732.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6733.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    6734.613         ntclkbufg_3      
 CLMA_130_140/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_130_140/Q3                   tco                   0.221    6734.834 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    6734.918         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMS_130_141/AD                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                6734.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    6733.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6733.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6739.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    6740.954         ntclkbufg_1      
 CLMS_130_141/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.193                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    6731.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    6732.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6733.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    6734.613         ntclkbufg_3      
 CLMA_134_140/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_134_140/Q3                   tco                   0.221    6734.834 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    6734.918         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMS_134_141/AD                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                6734.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    6733.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6733.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6739.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    6740.954         ntclkbufg_1      
 CLMS_134_141/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.193                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1381.133 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.133         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1381.209 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1381.996         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    1382.099 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    1383.177         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1383.177 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    1384.762         ntclkbufg_8      
 CLMS_162_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMS_162_165/Q2                   tco                   0.290    1385.052 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.296    1385.348         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11]
 CLMS_158_165/AD                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                1385.348         Logic Levels: 0  
                                                                                   Logic: 0.290ns(49.488%), Route: 0.296ns(50.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1381.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1381.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1383.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1383.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1385.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1385.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1386.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1386.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1386.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1386.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1388.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1388.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1390.386         ntclkbufg_1      
 CLMS_158_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.246    1390.632                          
 clock uncertainty                                      -0.350    1390.282                          

 Setup time                                              0.029    1390.311                          

 Data required time                                               1390.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1390.311                          
 Data arrival time                                                1385.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.963                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m3/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1381.133 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.133         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1381.209 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1381.996         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    1382.099 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    1383.177         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1383.177 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    1384.762         ntclkbufg_8      
 CLMA_138_161/CLK                                                          r       video_rect_read_data_m3/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_138_161/Q0                   tco                   0.289    1385.051 r       video_rect_read_data_m3/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.267    1385.318         ch3_read_req     
 CLMA_138_165/AD                                                           r       frame_read_write_m3/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                1385.318         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.978%), Route: 0.267ns(48.022%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1381.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1381.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1383.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1383.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1385.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1385.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1386.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1386.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1386.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1386.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1388.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1388.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1390.386         ntclkbufg_1      
 CLMA_138_165/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.246    1390.632                          
 clock uncertainty                                      -0.350    1390.282                          

 Setup time                                              0.029    1390.311                          

 Data required time                                               1390.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1390.311                          
 Data arrival time                                                1385.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.993                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1381.133 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.133         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1381.209 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1381.996         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    1382.099 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    1383.177         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1383.177 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    1384.762         ntclkbufg_8      
 CLMA_174_160/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_174_160/Q2                   tco                   0.290    1385.052 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.266    1385.318         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_174_156/CD                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                1385.318         Logic Levels: 0  
                                                                                   Logic: 0.290ns(52.158%), Route: 0.266ns(47.842%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1381.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1381.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1383.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1383.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1385.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1385.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1386.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1386.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1386.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1386.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1388.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1388.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1390.386         ntclkbufg_1      
 CLMA_174_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.246    1390.632                          
 clock uncertainty                                      -0.350    1390.282                          

 Setup time                                              0.029    1390.311                          

 Data required time                                               1390.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1390.311                          
 Data arrival time                                                1385.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.993                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_174_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_174_157/Q3                   tco                   0.221       4.836 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       4.921         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_174_156/AD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMA_174_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                               0.053      11.111                          

 Data required time                                                 11.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.111                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.190                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMA_166_168/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_166_168/Q2                   tco                   0.224       4.839 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.923         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [12]
 CLMS_166_169/CD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_166_169/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                               0.053      11.111                          

 Data required time                                                 11.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.111                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.188                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_166_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_166_165/Q2                   tco                   0.224       4.839 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       4.924         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_166_164/CD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMA_166_164/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                               0.053      11.111                          

 Data required time                                                 11.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.111                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.187                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMS_254_33/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_254_33/Q0                    tco                   0.289       5.250 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.589       5.839         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_254_45/Y1                    td                    0.288       6.127 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.250       6.377         ms72xx_ctl/ms7200_ctl/_N92035
 CLMS_254_45/Y0                    td                    0.210       6.587 r       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.489       7.076         ms72xx_ctl/ms7200_ctl/_N92450
 CLMS_262_41/Y1                    td                    0.288       7.364 r       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=16)       0.274       7.638         ms72xx_ctl/ms7200_ctl/N261
 CLMA_266_40/Y2                    td                    0.286       7.924 r       ms72xx_ctl/ms7200_ctl/N63_6/gateop_perm/Z
                                   net (fanout=3)        0.262       8.186         ms72xx_ctl/ms7200_ctl/N2093 [2]
 CLMS_266_41/Y2                    td                    0.210       8.396 r       ms72xx_ctl/ms7200_ctl/state_reg[4]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.704       9.100         ms72xx_ctl/ms7200_ctl/state_n [5]
 CLMA_266_40/Y3                    td                    0.468       9.568 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.414       9.982         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_270_32/D0                                                            r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L0

 Data arrival time                                                   9.982         Logic Levels: 6  
                                                                                   Logic: 2.039ns(40.609%), Route: 2.982ns(59.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_7      
 CLMA_270_32/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.197     104.578                          

 Data required time                                                104.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.578                          
 Data arrival time                                                   9.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.596                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMS_254_33/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_254_33/Q0                    tco                   0.289       5.250 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.589       5.839         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_254_45/Y1                    td                    0.288       6.127 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.250       6.377         ms72xx_ctl/ms7200_ctl/_N92035
 CLMS_254_45/Y0                    td                    0.210       6.587 r       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.489       7.076         ms72xx_ctl/ms7200_ctl/_N92450
 CLMS_262_41/Y1                    td                    0.288       7.364 r       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=16)       0.411       7.775         ms72xx_ctl/ms7200_ctl/N261
 CLMS_266_37/Y0                    td                    0.210       7.985 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.418       8.403         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_266_41/Y1                    td                    0.212       8.615 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.313       8.928         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_266_33/Y1                    td                    0.468       9.396 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.101       9.497         ms72xx_ctl/ms7200_ctl/N8
 CLMS_266_33/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.497         Logic Levels: 6  
                                                                                   Logic: 1.965ns(43.320%), Route: 2.571ns(56.680%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_7      
 CLMS_266_33/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.661                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMS_254_33/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_254_33/Q0                    tco                   0.289       5.250 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.589       5.839         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_254_45/Y1                    td                    0.288       6.127 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.250       6.377         ms72xx_ctl/ms7200_ctl/_N92035
 CLMS_254_45/Y0                    td                    0.210       6.587 r       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.489       7.076         ms72xx_ctl/ms7200_ctl/_N92450
 CLMS_262_41/Y1                    td                    0.288       7.364 r       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=16)       0.411       7.775         ms72xx_ctl/ms7200_ctl/N261
 CLMS_266_37/Y0                    td                    0.210       7.985 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.418       8.403         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_266_41/Y1                    td                    0.212       8.615 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.313       8.928         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_266_33/Y1                    td                    0.468       9.396 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.101       9.497         ms72xx_ctl/ms7200_ctl/N8
 CLMS_266_33/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.497         Logic Levels: 6  
                                                                                   Logic: 1.965ns(43.320%), Route: 2.571ns(56.680%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_7      
 CLMS_266_33/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.661                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/addr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/send_data[6]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_7      
 CLMS_282_77/CLK                                                           r       ms72xx_ctl/ms7210_ctl/addr[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_77/Q0                    tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/addr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085       4.924         ms72xx_ctl/addr_tx [6]
 CLMA_282_76/B4                                                            f       ms72xx_ctl/iic_dri_tx/send_data[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMA_282_76/CLK                                                           r       ms72xx_ctl/iic_dri_tx/send_data[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.035       4.611                          

 Data required time                                                  4.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.611                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_7      
 CLMS_266_77/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_266_77/Q2                    tco                   0.224       4.841 f       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.359       5.200         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_278_68/ADA1[7]                                                        f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   5.200         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.422%), Route: 0.359ns(61.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 DRM_278_68/CLKA[1]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_7      
 CLMS_266_81/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_266_81/Q0                    tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.361       5.200         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_278_68/ADA1[9]                                                        f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   5.200         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.079%), Route: 0.361ns(61.921%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 DRM_278_68/CLKA[1]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMA_174_116/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMA_174_116/Q1                   tco                   0.291       5.814 r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.680       6.494         u_hdmi_data_in_1/brightness_de
 CLMS_186_109/Y0                   td                    0.490       6.984 f       u_hdmi_data_in_1/image_contrast_inst/data_r[21]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.818       7.802         u_hdmi_data_in_1/brightness_data [21]
 CLMA_190_72/Y3                    td                    0.603       8.405 r       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.754       9.159         _N17             
 CLMA_194_109/Y2                   td                    0.341       9.500 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.857      10.357         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
 CLMA_194_100/COUT                 td                    0.515      10.872 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.872         u_hdmi_data_in_1/image_contrast_inst/_N15535
 CLMA_194_104/Y1                   td                    0.498      11.370 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.548      11.918         u_hdmi_data_in_1/image_contrast_inst/_N101344_3
 CLMS_190_109/COUT                 td                    0.511      12.429 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.429         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
 CLMS_190_113/Y1                   td                    0.498      12.927 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.414      13.341         u_hdmi_data_in_1/image_contrast_inst/_N101347_2
 CLMS_186_113/BD                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.341         Logic Levels: 7  
                                                                                   Logic: 3.747ns(47.928%), Route: 4.071ns(52.072%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531    1005.190         ntclkbufg_6      
 CLMS_186_113/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.166    1005.271                          

 Data required time                                               1005.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.271                          
 Data arrival time                                                  13.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMA_174_116/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMA_174_116/Q1                   tco                   0.291       5.814 r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.680       6.494         u_hdmi_data_in_1/brightness_de
 CLMS_186_109/Y0                   td                    0.490       6.984 f       u_hdmi_data_in_1/image_contrast_inst/data_r[21]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.818       7.802         u_hdmi_data_in_1/brightness_data [21]
 CLMA_190_72/Y3                    td                    0.603       8.405 r       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.754       9.159         _N17             
 CLMA_194_109/Y2                   td                    0.341       9.500 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.857      10.357         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
 CLMA_194_100/COUT                 td                    0.515      10.872 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.872         u_hdmi_data_in_1/image_contrast_inst/_N15535
 CLMA_194_104/Y1                   td                    0.498      11.370 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.548      11.918         u_hdmi_data_in_1/image_contrast_inst/_N101344_3
 CLMS_190_109/COUT                 td                    0.511      12.429 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.429         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
 CLMS_190_113/Y0                   td                    0.269      12.698 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.399      13.097         u_hdmi_data_in_1/image_contrast_inst/_N101346_2
 CLMS_186_113/AD                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.097         Logic Levels: 7  
                                                                                   Logic: 3.518ns(46.448%), Route: 4.056ns(53.552%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531    1005.190         ntclkbufg_6      
 CLMS_186_113/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.196    1005.241                          

 Data required time                                               1005.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.241                          
 Data arrival time                                                  13.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L4
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMA_174_116/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMA_174_116/Q1                   tco                   0.291       5.814 r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.680       6.494         u_hdmi_data_in_1/brightness_de
 CLMS_186_109/Y0                   td                    0.490       6.984 f       u_hdmi_data_in_1/image_contrast_inst/data_r[21]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.818       7.802         u_hdmi_data_in_1/brightness_data [21]
 CLMA_190_72/Y3                    td                    0.603       8.405 r       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.754       9.159         _N17             
 CLMA_194_109/Y2                   td                    0.341       9.500 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.857      10.357         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
 CLMA_194_100/COUT                 td                    0.515      10.872 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.872         u_hdmi_data_in_1/image_contrast_inst/_N15535
 CLMA_194_104/Y1                   td                    0.498      11.370 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.548      11.918         u_hdmi_data_in_1/image_contrast_inst/_N101344_3
 CLMS_190_109/COUT                 td                    0.511      12.429 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.429         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
                                   td                    0.058      12.487 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.487         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [5]
 CLMS_190_113/Y2                   td                    0.271      12.758 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_6/gateop_perm/Y
                                   net (fanout=1)        0.401      13.159         u_hdmi_data_in_1/image_contrast_inst/_N27424
 CLMA_190_108/D4                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.159         Logic Levels: 7  
                                                                                   Logic: 3.578ns(46.857%), Route: 4.058ns(53.143%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531    1005.190         ntclkbufg_6      
 CLMA_190_108/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.120    1005.317                          

 Data required time                                               1005.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.317                          
 Data arrival time                                                  13.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.158                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
Endpoint    : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531       5.190         ntclkbufg_6      
 CLMS_94_197/CLK                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK

 CLMS_94_197/Q3                    tco                   0.221       5.411 f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/Q
                                   net (fanout=1)        0.085       5.496         frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
 CLMS_94_197/AD                                                            f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D

 Data arrival time                                                   5.496         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMS_94_197/CLK                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_write_req_gen_m1/hdmi_vsync_d0/opit_0_inv/CLK
Endpoint    : hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531       5.190         ntclkbufg_6      
 CLMA_110_164/CLK                                                          r       hdmi_write_req_gen_m1/hdmi_vsync_d0/opit_0_inv/CLK

 CLMA_110_164/Q2                   tco                   0.224       5.414 f       hdmi_write_req_gen_m1/hdmi_vsync_d0/opit_0_inv/Q
                                   net (fanout=3)        0.086       5.500         hdmi_write_req_gen_m1/hdmi_vsync_d0
 CLMA_110_164/A4                                                           f       hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.500         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMA_110_164/CLK                                                          r       hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.035       5.155                          

 Data required time                                                  5.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.155                          
 Data arrival time                                                   5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/b_out[8:0]_1[8]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/data_r[7]/opit_0_inv_L5Q_perm/L1
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531       5.190         ntclkbufg_6      
 CLMA_182_84/CLK                                                           r       u_hdmi_data_in_1/image_brightness_inst/b_out[8:0]_1[8]/opit_0_A2Q21/CLK

 CLMA_182_84/Q0                    tco                   0.222       5.412 f       u_hdmi_data_in_1/image_brightness_inst/b_out[8:0]_1[8]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.086       5.498         u_hdmi_data_in_1/image_brightness_inst/b_out [7]
 CLMA_182_85/A1                                                            f       u_hdmi_data_in_1/image_contrast_inst/data_r[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMA_182_85/CLK                                                           r       u_hdmi_data_in_1/image_contrast_inst/data_r[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.121       5.098                          

 Data required time                                                  5.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.098                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.400                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[32]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.708       5.080         ntclkbufg_0      
 APM_258_276/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_276/PO[0]                 tco                   2.612       7.692 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.692         _N13907          
 APM_258_288/PO[0]                 td                    1.736       9.428 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.428         _N99             
 APM_258_300/P[5]                  td                    1.811      11.239 f       N658_m3/gopapm/P[5]
                                   net (fanout=2)        1.202      12.441         N658[23]         
 CLMA_262_256/COUT                 td                    0.507      12.948 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.948         _N14176          
                                   td                    0.058      13.006 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      13.006         _N14178          
 CLMA_262_260/COUT                 td                    0.058      13.064 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.064         _N14180          
                                   td                    0.058      13.122 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.122         _N14182          
 CLMA_262_264/COUT                 td                    0.058      13.180 r       fft_abs[31]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.180         _N14184          
 CLMA_262_268/CIN                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  13.180         Logic Levels: 5  
                                                                                   Logic: 6.898ns(85.160%), Route: 1.202ns(14.840%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.652      12.428         ntclkbufg_0      
 CLMA_262_268/CLK                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.308      12.736                          
 clock uncertainty                                      -0.150      12.586                          

 Setup time                                             -0.170      12.416                          

 Data required time                                                 12.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.416                          
 Data arrival time                                                  13.180                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.764                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.708       5.080         ntclkbufg_0      
 APM_258_276/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_276/PO[0]                 tco                   2.612       7.692 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.692         _N13907          
 APM_258_288/PO[0]                 td                    1.736       9.428 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.428         _N99             
 APM_258_300/P[5]                  td                    1.811      11.239 f       N658_m3/gopapm/P[5]
                                   net (fanout=2)        1.202      12.441         N658[23]         
 CLMA_262_256/COUT                 td                    0.507      12.948 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.948         _N14176          
                                   td                    0.058      13.006 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      13.006         _N14178          
 CLMA_262_260/COUT                 td                    0.058      13.064 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.064         _N14180          
                                   td                    0.058      13.122 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.122         _N14182          
                                                                           r       fft_abs[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  13.122         Logic Levels: 4  
                                                                                   Logic: 6.840ns(85.053%), Route: 1.202ns(14.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.652      12.428         ntclkbufg_0      
 CLMA_262_264/CLK                                                          r       fft_abs[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      12.736                          
 clock uncertainty                                      -0.150      12.586                          

 Setup time                                             -0.167      12.419                          

 Data required time                                                 12.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.419                          
 Data arrival time                                                  13.122                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.703                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.736
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.708       5.080         ntclkbufg_0      
 APM_258_276/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_276/PO[0]                 tco                   2.612       7.692 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.692         _N13907          
 APM_258_288/PO[0]                 td                    1.736       9.428 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.428         _N99             
 APM_258_300/P[5]                  td                    1.811      11.239 f       N658_m3/gopapm/P[5]
                                   net (fanout=2)        1.202      12.441         N658[23]         
 CLMA_262_256/COUT                 td                    0.507      12.948 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.948         _N14176          
                                   td                    0.058      13.006 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      13.006         _N14178          
 CLMA_262_260/COUT                 td                    0.058      13.064 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.064         _N14180          
 CLMA_262_264/CIN                                                          r       fft_abs[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  13.064         Logic Levels: 4  
                                                                                   Logic: 6.782ns(84.945%), Route: 1.202ns(15.055%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.652      12.428         ntclkbufg_0      
 CLMA_262_264/CLK                                                          r       fft_abs[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      12.736                          
 clock uncertainty                                      -0.150      12.586                          

 Setup time                                             -0.170      12.416                          

 Data required time                                                 12.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.416                          
 Data arrival time                                                  13.064                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[23]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_23/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531       4.615         ntclkbufg_0      
 CLMA_262_216/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[23]/opit_0/CLK

 CLMA_262_216/Q3                   tco                   0.221       4.836 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[23]/opit_0/Q
                                   net (fanout=3)        0.085       4.921         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/shift_ram1_re_out [23]
 CLMS_262_217/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_23/ram16x1d/WD

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMS_262_217/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_23/ram16x1d/WCLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.380       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[45]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_45/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531       4.615         ntclkbufg_0      
 CLMA_218_248/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[45]/opit_0/CLK

 CLMA_218_248/Q3                   tco                   0.221       4.836 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[45]/opit_0/Q
                                   net (fanout=3)        0.085       4.921         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/shift_ram1_im_out [22]
 CLMS_218_249/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_45/ram16x1d/WD

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMS_218_249/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_45/ram16x1d/WCLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.380       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[19]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  4.736
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.652       4.736         ntclkbufg_0      
 CLMA_186_292/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[19]/opit_0/CLK

 CLMA_186_292/Q0                   tco                   0.222       4.958 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[19]/opit_0/Q
                                   net (fanout=3)        0.085       5.043         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/shift_ram1_re_out [19]
 CLMS_186_293/BD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d/WD

 Data arrival time                                                   5.043         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.708       5.080         ntclkbufg_0      
 CLMS_186_293/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d/WCLK
 clock pessimism                                        -0.315       4.765                          
 clock uncertainty                                       0.000       4.765                          

 Hold time                                               0.380       5.145                          

 Data required time                                                  5.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.145                          
 Data arrival time                                                   5.043                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMA_210_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_210_57/Q3                    tco                   0.288     119.527 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.740     120.267         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [10]
 CLMA_198_48/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                 120.267         Logic Levels: 0  
                                                                                   Logic: 0.288ns(28.016%), Route: 0.740ns(71.984%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMA_198_48/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.079     120.030                          

 Data required time                                                120.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.030                          
 Data arrival time                                                 120.267                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMA_202_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_202_44/Q3                    tco                   0.288     119.527 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.650     120.177         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [1]
 CLMA_198_40/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                 120.177         Logic Levels: 0  
                                                                                   Logic: 0.288ns(30.704%), Route: 0.650ns(69.296%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMA_198_40/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.079     120.030                          

 Data required time                                                120.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.030                          
 Data arrival time                                                 120.177                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.147                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMS_202_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_202_45/Q3                    tco                   0.286     119.525 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.574     120.099         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [0]
 CLMA_194_44/M2                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                 120.099         Logic Levels: 0  
                                                                                   Logic: 0.286ns(33.256%), Route: 0.574ns(66.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMA_194_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.088     120.021                          

 Data required time                                                120.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.021                          
 Data arrival time                                                 120.099                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_202_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_202_44/Q0                    tco                   0.226       4.839 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.212       5.051         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [3]
 CLMA_198_40/M2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   5.051         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMA_198_40/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.014       4.829                          

 Data required time                                                  4.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.829                          
 Data arrival time                                                   5.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_202_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_202_56/Q0                    tco                   0.226       4.839 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.229       5.068         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [8]
 CLMA_202_52/M3                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   5.068         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.670%), Route: 0.229ns(50.330%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.014       4.829                          

 Data required time                                                  4.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.829                          
 Data arrival time                                                   5.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_202_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_202_44/Q2                    tco                   0.224       4.837 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.314       5.151         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [4]
 CLMA_198_40/AD                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   5.151         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.636%), Route: 0.314ns(58.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMA_198_40/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                               0.053       4.896                          

 Data required time                                                  4.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.896                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fft_display_m0/v_data[0]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 DRM_234_168/CLKB[0]                                                       r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_168/QB0[1]                tco                   2.307       7.268 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.028       8.296         fft_display_m0/q [1]
                                   td                    0.479       8.775 f       fft_display_m0/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.775         fft_display_m0/N31.co [2]
 CLMA_210_185/COUT                 td                    0.058       8.833 r       fft_display_m0/N31.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.833         fft_display_m0/N31.co [6]
 CLMA_210_193/Y0                   td                    0.159       8.992 r       fft_display_m0/N31.lt_4/gateop_perm/Y
                                   net (fanout=1)        0.120       9.112         _N0              
 CLMA_210_193/Y1                   td                    0.212       9.324 r       fft_display_m0/N49/gateop_perm/Z
                                   net (fanout=6)        1.147      10.471         fft_display_m0/N49
 CLMA_182_152/RS                                                           r       fft_display_m0/v_data[0]/opit_0/RS

 Data arrival time                                                  10.471         Logic Levels: 3  
                                                                                   Logic: 3.215ns(58.348%), Route: 2.295ns(41.652%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531      20.001         ntclkbufg_9      
 CLMA_182_152/CLK                                                          r       fft_display_m0/v_data[0]/opit_0/CLK
 clock pessimism                                         0.308      20.309                          
 clock uncertainty                                      -0.150      20.159                          

 Setup time                                             -0.376      19.783                          

 Data required time                                                 19.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.783                          
 Data arrival time                                                  10.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.312                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fft_display_m0/v_data[1]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 DRM_234_168/CLKB[0]                                                       r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_168/QB0[1]                tco                   2.307       7.268 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.028       8.296         fft_display_m0/q [1]
                                   td                    0.479       8.775 f       fft_display_m0/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.775         fft_display_m0/N31.co [2]
 CLMA_210_185/COUT                 td                    0.058       8.833 r       fft_display_m0/N31.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.833         fft_display_m0/N31.co [6]
 CLMA_210_193/Y0                   td                    0.159       8.992 r       fft_display_m0/N31.lt_4/gateop_perm/Y
                                   net (fanout=1)        0.120       9.112         _N0              
 CLMA_210_193/Y1                   td                    0.212       9.324 r       fft_display_m0/N49/gateop_perm/Z
                                   net (fanout=6)        1.147      10.471         fft_display_m0/N49
 CLMA_182_152/RS                                                           r       fft_display_m0/v_data[1]/opit_0/RS

 Data arrival time                                                  10.471         Logic Levels: 3  
                                                                                   Logic: 3.215ns(58.348%), Route: 2.295ns(41.652%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531      20.001         ntclkbufg_9      
 CLMA_182_152/CLK                                                          r       fft_display_m0/v_data[1]/opit_0/CLK
 clock pessimism                                         0.308      20.309                          
 clock uncertainty                                      -0.150      20.159                          

 Setup time                                             -0.376      19.783                          

 Data required time                                                 19.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.783                          
 Data arrival time                                                  10.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.312                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fft_display_m0/v_data[9]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 DRM_234_168/CLKB[0]                                                       r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_168/QB0[1]                tco                   2.307       7.268 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        1.028       8.296         fft_display_m0/q [1]
                                   td                    0.479       8.775 f       fft_display_m0/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.775         fft_display_m0/N31.co [2]
 CLMA_210_185/COUT                 td                    0.058       8.833 r       fft_display_m0/N31.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.833         fft_display_m0/N31.co [6]
 CLMA_210_193/Y0                   td                    0.159       8.992 r       fft_display_m0/N31.lt_4/gateop_perm/Y
                                   net (fanout=1)        0.120       9.112         _N0              
 CLMA_210_193/Y1                   td                    0.212       9.324 r       fft_display_m0/N49/gateop_perm/Z
                                   net (fanout=6)        1.147      10.471         fft_display_m0/N49
 CLMA_182_152/RS                                                           r       fft_display_m0/v_data[9]/opit_0/RS

 Data arrival time                                                  10.471         Logic Levels: 3  
                                                                                   Logic: 3.215ns(58.348%), Route: 2.295ns(41.652%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531      20.001         ntclkbufg_9      
 CLMA_182_152/CLK                                                          r       fft_display_m0/v_data[9]/opit_0/CLK
 clock pessimism                                         0.308      20.309                          
 clock uncertainty                                      -0.150      20.159                          

 Setup time                                             -0.376      19.783                          

 Data required time                                                 19.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.783                          
 Data arrival time                                                  10.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.312                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/i_data_d0[8]/opit_0/CLK
Endpoint    : fft_display_m0/timing_gen_xy_m0/i_data_d1[8]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       4.617         ntclkbufg_9      
 CLMA_186_148/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/i_data_d0[8]/opit_0/CLK

 CLMA_186_148/Q3                   tco                   0.221       4.838 f       fft_display_m0/timing_gen_xy_m0/i_data_d0[8]/opit_0/Q
                                   net (fanout=1)        0.084       4.922         fft_display_m0/timing_gen_xy_m0/i_data_d0 [8]
 CLMA_186_148/AD                                                           f       fft_display_m0/timing_gen_xy_m0/i_data_d1[8]/opit_0/D

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 CLMA_186_148/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/i_data_d1[8]/opit_0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/timing_gen_xy_m0/hs_d1/opit_0/CLK
Endpoint    : fft_display_m0/timing_gen_xy_m0/hs_d0/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       4.617         ntclkbufg_9      
 CLMA_182_137/CLK                                                          r       wav_display_m0/timing_gen_xy_m0/hs_d1/opit_0/CLK

 CLMA_182_137/Q2                   tco                   0.224       4.841 f       wav_display_m0/timing_gen_xy_m0/hs_d1/opit_0/Q
                                   net (fanout=1)        0.084       4.925         wave1_hs         
 CLMA_182_137/CD                                                           f       fft_display_m0/timing_gen_xy_m0/hs_d0/opit_0/D

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 CLMA_182_137/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/hs_d0/opit_0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : color_bar_m1/active_x[10]/opit_0_inv_A2Q21/CLK
Endpoint    : color_bar_m1/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       4.617         ntclkbufg_9      
 CLMA_182_133/CLK                                                          r       color_bar_m1/active_x[10]/opit_0_inv_A2Q21/CLK

 CLMA_182_133/Q0                   tco                   0.222       4.839 f       color_bar_m1/active_x[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.084       4.923         color_bar_m1/active_x [9]
 CLMA_182_132/B4                                                           f       color_bar_m1/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 CLMA_182_132/CLK                                                          r       color_bar_m1/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.035       4.611                          

 Data required time                                                  4.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.611                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_182_228/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_228/Q1                   tco                   0.291       5.246 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        0.122       5.368         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level [9]
 CLMA_182_229/Y0                   td                    0.478       5.846 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_6/gateop_perm/Z
                                   net (fanout=1)        0.580       6.426         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N106999
 CLMS_174_229/Y0                   td                    0.210       6.636 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_9/gateop_perm/Z
                                   net (fanout=1)        0.441       7.077         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/_N107002
 CLMA_182_228/Y3                   td                    0.210       7.287 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_en1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=13)       0.591       7.878         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/rd_en0
                                   td                    0.477       8.355 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.355         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17829
 CLMA_182_208/COUT                 td                    0.058       8.413 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.413         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17831
                                   td                    0.058       8.471 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.471         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17833
 CLMA_182_212/Y2                   td                    0.271       8.742 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.340       9.082         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11 [7]
 CLMS_174_213/Y3                   td                    0.459       9.541 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=2)        0.446       9.987         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_174_220/COUT                 td                    0.515      10.502 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.502         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N24.co [6]
 CLMA_174_224/Y0                   td                    0.159      10.661 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_inv_A2Q1/Y0
                                   net (fanout=1)        0.120      10.781         _N96             
 CLMA_174_224/C2                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  10.781         Logic Levels: 8  
                                                                                   Logic: 3.186ns(54.686%), Route: 2.640ns(45.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.657         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       8.753 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       9.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531      11.343         ntclkbufg_3      
 CLMA_174_224/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.391      11.108                          

 Data required time                                                 11.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.108                          
 Data arrival time                                                  10.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_inv_AQ/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_182_228/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_228/Q1                   tco                   0.291       5.246 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        0.122       5.368         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level [9]
 CLMA_182_229/Y0                   td                    0.478       5.846 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_6/gateop_perm/Z
                                   net (fanout=1)        0.580       6.426         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N106999
 CLMS_174_229/Y0                   td                    0.210       6.636 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_9/gateop_perm/Z
                                   net (fanout=1)        0.441       7.077         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/_N107002
 CLMA_182_228/Y3                   td                    0.210       7.287 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_en1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=13)       0.591       7.878         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/rd_en0
                                   td                    0.477       8.355 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.355         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17829
 CLMA_182_208/COUT                 td                    0.058       8.413 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.413         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17831
                                   td                    0.058       8.471 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.471         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17833
 CLMA_182_212/Y3                   td                    0.501       8.972 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.594       9.566         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11 [8]
 CLMS_170_221/Y0                   td                    0.210       9.776 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N12[8]/gateop_perm/Z
                                   net (fanout=2)        0.657      10.433         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rrptr [8]
                                   td                    0.327      10.760 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.760         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N138_5.co [10]
                                                                           f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_inv_AQ/Cin

 Data arrival time                                                  10.760         Logic Levels: 6  
                                                                                   Logic: 2.820ns(48.579%), Route: 2.985ns(51.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.657         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       8.753 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       9.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531      11.343         ntclkbufg_3      
 CLMA_182_228/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.342      11.685                          
 clock uncertainty                                      -0.150      11.535                          

 Setup time                                             -0.150      11.385                          

 Data required time                                                 11.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.385                          
 Data arrival time                                                  10.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.625                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_182_228/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_228/Q1                   tco                   0.291       5.246 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        0.122       5.368         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level [9]
 CLMA_182_229/Y0                   td                    0.478       5.846 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_6/gateop_perm/Z
                                   net (fanout=1)        0.580       6.426         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N106999
 CLMS_174_229/Y0                   td                    0.210       6.636 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_9/gateop_perm/Z
                                   net (fanout=1)        0.441       7.077         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/_N107002
 CLMA_182_228/Y3                   td                    0.210       7.287 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_en1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=13)       0.591       7.878         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/rd_en0
                                   td                    0.477       8.355 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.355         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17829
 CLMA_182_208/COUT                 td                    0.058       8.413 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.413         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17831
 CLMA_182_212/Y1                   td                    0.498       8.911 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.443       9.354         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11 [6]
 CLMS_174_213/Y1                   td                    0.212       9.566 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N12[6]/gateop_perm/Z
                                   net (fanout=2)        0.727      10.293         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_182_224/COUT                 td                    0.344      10.637 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.637         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N138_5.co [8]
 CLMA_182_228/CIN                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.637         Logic Levels: 7  
                                                                                   Logic: 2.778ns(48.891%), Route: 2.904ns(51.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.657         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       8.753 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       9.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531      11.343         ntclkbufg_3      
 CLMA_182_228/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.342      11.685                          
 clock uncertainty                                      -0.150      11.535                          

 Setup time                                             -0.170      11.365                          

 Data required time                                                 11.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.365                          
 Data arrival time                                                  10.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.728                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_3/u_video_scale_down/vout_dat[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi_data_in_3/image_brightness_inst/data_r[8]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531       4.613         ntclkbufg_3      
 CLMA_146_184/CLK                                                          r       u_hdmi_data_in_3/u_video_scale_down/vout_dat[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_184/Q2                   tco                   0.224       4.837 f       u_hdmi_data_in_3/u_video_scale_down/vout_dat[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.922         u_hdmi_data_in_3/vout_dat [8]
 CLMS_146_185/CD                                                           f       u_hdmi_data_in_3/image_brightness_inst/data_r[8]/opit_0_inv/D

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMS_146_185/CLK                                                          r       u_hdmi_data_in_3/image_brightness_inst/data_r[8]/opit_0_inv/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                               0.053       4.695                          

 Data required time                                                  4.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.695                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[0]/opit_0_inv/CLK
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[1]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531       4.613         ntclkbufg_3      
 CLMA_166_176/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[0]/opit_0_inv/CLK

 CLMA_166_176/Q3                   tco                   0.221       4.834 f       sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[0]/opit_0_inv/Q
                                   net (fanout=1)        0.084       4.918         sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r [0]
 CLMA_166_176/AD                                                           f       sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[1]/opit_0_inv/D

 Data arrival time                                                   4.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_166_176/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[1]/opit_0_inv/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   4.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_hs_r[0]/opit_0_inv/CLK
Endpoint    : sobel_test_m0/ycbcr_hs_r[1]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531       4.613         ntclkbufg_3      
 CLMA_114_196/CLK                                                          r       sobel_test_m0/ycbcr_hs_r[0]/opit_0_inv/CLK

 CLMA_114_196/Q3                   tco                   0.221       4.834 f       sobel_test_m0/ycbcr_hs_r[0]/opit_0_inv/Q
                                   net (fanout=1)        0.084       4.918         sobel_test_m0/ycbcr_hs_r [0]
 CLMA_114_196/AD                                                           f       sobel_test_m0/ycbcr_hs_r[1]/opit_0_inv/D

 Data arrival time                                                   4.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_114_196/CLK                                                          r       sobel_test_m0/ycbcr_hs_r[1]/opit_0_inv/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   4.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMS_98_193/CLK                                                           r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_98_193/Q1                    tco                   0.289    4971.243 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=73)       2.201    4973.444         frame_read_write_m3/write_fifo_aclr
 DRM_142_44/RSTA[0]                                                        f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                4973.444         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.606%), Route: 2.201ns(88.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    4964.623         ntclkbufg_3      
 DRM_142_44/CLKA[0]                                                        r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.020    4964.699                          

 Data required time                                               4964.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.699                          
 Data arrival time                                                4973.444                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.745                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.974  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMS_98_193/CLK                                                           r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_98_193/Q1                    tco                   0.289    4971.243 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=73)       2.253    4973.496         frame_read_write_m3/write_fifo_aclr
 DRM_178_316/RSTA[0]                                                       f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                4973.496         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.369%), Route: 2.253ns(88.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.652    4964.744         ntclkbufg_3      
 DRM_178_316/CLKA[0]                                                       r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.246    4964.990                          
 clock uncertainty                                      -0.150    4964.840                          

 Setup time                                             -0.020    4964.820                          

 Data required time                                               4964.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.820                          
 Data arrival time                                                4973.496                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.676                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.638
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMA_118_156/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_156/Q0                   tco                   0.287    4971.241 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       1.962    4973.203         frame_read_write_m1/read_fifo_aclr
 DRM_26_88/RSTB[0]                                                         f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                4973.203         Logic Levels: 0  
                                                                                   Logic: 0.287ns(12.761%), Route: 1.962ns(87.239%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.556    4964.648         ntclkbufg_3      
 DRM_26_88/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246    4964.894                          
 clock uncertainty                                      -0.150    4964.744                          

 Setup time                                             -0.029    4964.715                          

 Data required time                                               4964.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.715                          
 Data arrival time                                                4973.203                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.488                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_78_200/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_78_200/Q0                    tco                   0.222      10.608 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.219      10.827         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_78_204/AD                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  10.827         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.340%), Route: 0.219ns(49.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_78_204/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                               0.053       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                  10.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.915                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_130_144/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_130_144/Q1                   tco                   0.229      10.615 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.214      10.829         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMA_126_149/M2                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  10.829         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.693%), Route: 0.214ns(48.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_126_149/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.984                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMS_78_205/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_78_205/Q1                    tco                   0.224      10.610 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.210      10.820         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_78_204/M1                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  10.820         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.613%), Route: 0.210ns(48.387%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_78_204/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.024       4.835                          

 Data required time                                                  4.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.835                          
 Data arrival time                                                  10.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.985                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m3/vout_data_r[11]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 DRM_54_232/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_232/QB0[1]                 tco                   2.307       7.264 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.869      10.133         ch3_read_data[11]
 CLMS_218_165/A0                                                           f       video_rect_read_data_m3/vout_data_r[11]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.133         Logic Levels: 0  
                                                                                   Logic: 2.307ns(44.571%), Route: 2.869ns(55.429%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMS_218_165/CLK                                                          r       video_rect_read_data_m3/vout_data_r[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      44.326                          
 clock uncertainty                                      -0.150      44.176                          

 Setup time                                             -0.200      43.976                          

 Data required time                                                 43.976                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.976                          
 Data arrival time                                                  10.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.843                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m3/vout_data_r[10]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 DRM_54_232/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_232/QB0[0]                 tco                   2.307       7.264 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.781      10.045         ch3_read_data[10]
 CLMS_218_161/A4                                                           f       video_rect_read_data_m3/vout_data_r[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.045         Logic Levels: 0  
                                                                                   Logic: 2.307ns(45.342%), Route: 2.781ns(54.658%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMS_218_161/CLK                                                          r       video_rect_read_data_m3/vout_data_r[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      44.326                          
 clock uncertainty                                      -0.150      44.176                          

 Setup time                                             -0.102      44.074                          

 Data required time                                                 44.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.074                          
 Data arrival time                                                  10.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.029                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m3/vout_data_r[4]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.978
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.606       4.978         ntclkbufg_8      
 DRM_26_68/CLKB[0]                                                         r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_26_68/QB0[0]                  tco                   2.307       7.285 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        2.637       9.922         ch3_read_data[4] 
 CLMS_218_97/B0                                                            f       video_rect_read_data_m3/vout_data_r[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   9.922         Logic Levels: 0  
                                                                                   Logic: 2.307ns(46.663%), Route: 2.637ns(53.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMS_218_97/CLK                                                           r       video_rect_read_data_m3/vout_data_r[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288      44.326                          
 clock uncertainty                                      -0.150      44.176                          

 Setup time                                             -0.194      43.982                          

 Data required time                                                 43.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.982                          
 Data arrival time                                                   9.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.060                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_166_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK

 CLMS_166_153/Q2                   tco                   0.224       4.839 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/Q
                                   net (fanout=1)        0.085       4.924         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4]
 CLMS_166_153/CD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMS_166_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                               0.053       4.668                          

 Data required time                                                  4.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.668                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[0]/opit_0_L5Q_perm/CLK
Endpoint    : video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_222_177/CLK                                                          r       video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[0]/opit_0_L5Q_perm/CLK

 CLMS_222_177/Q0                   tco                   0.226       4.841 r       video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.100       4.941         video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0 [0]
 CLMA_222_176/M0                                                           r       video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[0]/opit_0/D

 Data arrival time                                                   4.941         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_222_176/CLK                                                          r       video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[0]/opit_0/CLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                              -0.014       4.630                          

 Data required time                                                  4.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.630                          
 Data arrival time                                                   4.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/cmos_vsync_d1/opit_0/CLK
Endpoint    : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/cmos_vsync_d1/opit_0/CLK

 CLMS_186_161/Q2                   tco                   0.224       4.839 f       camera_delay_inst/cmos_vsync_d1/opit_0/Q
                                   net (fanout=1)        0.084       4.923         camera_delay_inst/cmos_vsync_d1
 CLMS_186_161/A4                                                           f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                              -0.035       4.580                          

 Data required time                                                  4.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.580                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.635
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.854     683.097         frame_read_write_m3/read_fifo_aclr
 DRM_26_68/RSTB[0]                                                         f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 683.097         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.486%), Route: 1.854ns(86.514%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.551     674.826         ntclkbufg_8      
 DRM_26_68/CLKB[0]                                                         r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     675.072                          
 clock uncertainty                                      -0.150     674.922                          

 Setup time                                             -0.029     674.893                          

 Data required time                                                674.893                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.893                          
 Data arrival time                                                 683.097                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.204                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.644
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.810     683.053         frame_read_write_m3/read_fifo_aclr
 DRM_54_68/RSTB[0]                                                         f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 683.053         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.768%), Route: 1.810ns(86.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.560     674.835         ntclkbufg_8      
 DRM_54_68/CLKB[0]                                                         r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     675.081                          
 clock uncertainty                                      -0.150     674.931                          

 Setup time                                             -0.029     674.902                          

 Data required time                                                674.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.902                          
 Data arrival time                                                 683.053                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.151                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.662     682.905         frame_read_write_m3/read_fifo_aclr
 DRM_54_232/RSTB[0]                                                        f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 682.905         Logic Levels: 0  
                                                                                   Logic: 0.289ns(14.813%), Route: 1.662ns(85.187%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531     674.806         ntclkbufg_8      
 DRM_54_232/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     675.052                          
 clock uncertainty                                      -0.150     674.902                          

 Setup time                                             -0.029     674.873                          

 Data required time                                                674.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.873                          
 Data arrival time                                                 682.905                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.032                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMS_162_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_157/Q1                   tco                   0.224    2060.610 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.217    2060.827         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMS_162_153/AD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                2060.827         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMS_162_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Hold time                                               0.053    2054.910                          

 Data required time                                               2054.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.910                          
 Data arrival time                                                2060.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.917                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMS_162_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_162_157/Q3                   tco                   0.226    2060.612 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213    2060.825         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4]
 CLMS_166_153/M1                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                2060.825         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMS_166_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Hold time                                              -0.014    2054.843                          

 Data required time                                               2054.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.843                          
 Data arrival time                                                2060.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.982                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMA_166_152/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_166_152/Q0                   tco                   0.226    2060.612 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228    2060.840         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMS_162_153/M0                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                2060.840         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.780%), Route: 0.228ns(50.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMS_162_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Hold time                                              -0.014    2054.843                          

 Data required time                                               2054.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.843                          
 Data arrival time                                                2060.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.997                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_274_116/CLK                                                          r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_274_116/Q3                   tco                   0.288       3.472 r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.784       4.256         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_262_128/Y1                   td                    0.468       4.724 r       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.430       5.154         mac_test0/mac_top0/icmp0/_N108105
 CLMA_262_112/Y3                   td                    0.210       5.364 r       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.405       5.769         mac_test0/mac_top0/icmp0/_N108107
 CLMS_266_117/Y0                   td                    0.210       5.979 r       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.590       6.569         mac_test0/mac_top0/icmp0/_N92374
 CLMS_266_105/Y0                   td                    0.210       6.779 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/gateop_perm/Z
                                   net (fanout=6)        0.128       6.907         mac_test0/mac_top0/icmp0/_N92379
 CLMS_266_105/Y1                   td                    0.212       7.119 r       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.285       7.404         mac_test0/mac_top0/icmp0/_N93301
 CLMS_266_101/Y1                   td                    0.212       7.616 r       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.826       8.442         mac_test0/mac_top0/icmp0/N714
 CLMA_254_80/Y2                    td                    0.210       8.652 r       mac_test0/mac_top0/icmp0/N713_8[2]/gateop_perm/Z
                                   net (fanout=2)        0.404       9.056         mac_test0/mac_top0/icmp0/nb7 [2]
 CLMS_254_81/COUT                  td                    0.507       9.563 r       mac_test0/mac_top0/icmp0/N713_9_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.563         mac_test0/mac_top0/icmp0/_N19596
                                   td                    0.058       9.621 r       mac_test0/mac_top0/icmp0/N713_9_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.621         mac_test0/mac_top0/icmp0/_N19598
 CLMS_254_85/COUT                  td                    0.058       9.679 r       mac_test0/mac_top0/icmp0/N713_9_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.679         mac_test0/mac_top0/icmp0/_N19600
                                   td                    0.058       9.737 r       mac_test0/mac_top0/icmp0/N713_9_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.737         mac_test0/mac_top0/icmp0/_N19602
 CLMS_254_89/COUT                  td                    0.058       9.795 r       mac_test0/mac_top0/icmp0/N713_9_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.795         mac_test0/mac_top0/icmp0/_N19604
                                   td                    0.058       9.853 r       mac_test0/mac_top0/icmp0/N713_9_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.853         mac_test0/mac_top0/icmp0/_N19606
 CLMS_254_93/COUT                  td                    0.058       9.911 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.911         mac_test0/mac_top0/icmp0/_N19608
                                   td                    0.058       9.969 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.969         mac_test0/mac_top0/icmp0/_N19610
 CLMS_254_97/COUT                  td                    0.058      10.027 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.027         mac_test0/mac_top0/icmp0/_N19612
                                   td                    0.058      10.085 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.085         mac_test0/mac_top0/icmp0/_N19614
 CLMS_254_101/COUT                 td                    0.058      10.143 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.143         mac_test0/mac_top0/icmp0/_N19616
                                   td                    0.058      10.201 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.201         mac_test0/mac_top0/icmp0/_N19618
 CLMS_254_105/COUT                 td                    0.058      10.259 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.259         mac_test0/mac_top0/icmp0/_N19620
                                   td                    0.058      10.317 r       mac_test0/mac_top0/icmp0/N713_9_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.317         mac_test0/mac_top0/icmp0/_N19622
 CLMS_254_109/Y3                   td                    0.501      10.818 r       mac_test0/mac_top0/icmp0/N713_9_30/gateop_A2/Y1
                                   net (fanout=1)        0.524      11.342         mac_test0/mac_top0/icmp0/nb5 [30]
 CLMS_262_101/D4                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.342         Logic Levels: 15 
                                                                                   Logic: 3.782ns(46.359%), Route: 4.376ns(53.641%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMS_262_101/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Setup time                                             -0.120    1002.878                          

 Data required time                                               1002.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.878                          
 Data arrival time                                                  11.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.536                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q/L4
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_274_116/CLK                                                          r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_274_116/Q3                   tco                   0.288       3.472 r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.784       4.256         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_262_128/Y1                   td                    0.468       4.724 r       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.430       5.154         mac_test0/mac_top0/icmp0/_N108105
 CLMA_262_112/Y3                   td                    0.210       5.364 r       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.405       5.769         mac_test0/mac_top0/icmp0/_N108107
 CLMS_266_117/Y0                   td                    0.210       5.979 r       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.590       6.569         mac_test0/mac_top0/icmp0/_N92374
 CLMS_266_105/Y0                   td                    0.210       6.779 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/gateop_perm/Z
                                   net (fanout=6)        0.128       6.907         mac_test0/mac_top0/icmp0/_N92379
 CLMS_266_105/Y1                   td                    0.212       7.119 r       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.285       7.404         mac_test0/mac_top0/icmp0/_N93301
 CLMS_266_101/Y1                   td                    0.212       7.616 r       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.826       8.442         mac_test0/mac_top0/icmp0/N714
 CLMA_254_80/Y2                    td                    0.210       8.652 r       mac_test0/mac_top0/icmp0/N713_8[2]/gateop_perm/Z
                                   net (fanout=2)        0.404       9.056         mac_test0/mac_top0/icmp0/nb7 [2]
 CLMS_254_81/COUT                  td                    0.507       9.563 r       mac_test0/mac_top0/icmp0/N713_9_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.563         mac_test0/mac_top0/icmp0/_N19596
                                   td                    0.058       9.621 r       mac_test0/mac_top0/icmp0/N713_9_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.621         mac_test0/mac_top0/icmp0/_N19598
 CLMS_254_85/COUT                  td                    0.058       9.679 r       mac_test0/mac_top0/icmp0/N713_9_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.679         mac_test0/mac_top0/icmp0/_N19600
                                   td                    0.058       9.737 r       mac_test0/mac_top0/icmp0/N713_9_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.737         mac_test0/mac_top0/icmp0/_N19602
 CLMS_254_89/COUT                  td                    0.058       9.795 r       mac_test0/mac_top0/icmp0/N713_9_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.795         mac_test0/mac_top0/icmp0/_N19604
                                   td                    0.058       9.853 r       mac_test0/mac_top0/icmp0/N713_9_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.853         mac_test0/mac_top0/icmp0/_N19606
 CLMS_254_93/COUT                  td                    0.058       9.911 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.911         mac_test0/mac_top0/icmp0/_N19608
                                   td                    0.058       9.969 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.969         mac_test0/mac_top0/icmp0/_N19610
 CLMS_254_97/COUT                  td                    0.058      10.027 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.027         mac_test0/mac_top0/icmp0/_N19612
                                   td                    0.058      10.085 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.085         mac_test0/mac_top0/icmp0/_N19614
 CLMS_254_101/COUT                 td                    0.058      10.143 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.143         mac_test0/mac_top0/icmp0/_N19616
                                   td                    0.058      10.201 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.201         mac_test0/mac_top0/icmp0/_N19618
 CLMS_254_105/COUT                 td                    0.058      10.259 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.259         mac_test0/mac_top0/icmp0/_N19620
 CLMS_254_109/Y1                   td                    0.498      10.757 r       mac_test0/mac_top0/icmp0/N713_9_28/gateop_A2/Y1
                                   net (fanout=1)        0.526      11.283         mac_test0/mac_top0/icmp0/nb5 [28]
 CLMS_262_101/C4                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q/L4

 Data arrival time                                                  11.283         Logic Levels: 15 
                                                                                   Logic: 3.721ns(45.944%), Route: 4.378ns(54.056%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMS_262_101/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Setup time                                             -0.123    1002.875                          

 Data required time                                               1002.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.875                          
 Data arrival time                                                  11.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.592                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[24]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_274_116/CLK                                                          r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_274_116/Q3                   tco                   0.288       3.472 r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.784       4.256         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_262_128/Y1                   td                    0.468       4.724 r       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.430       5.154         mac_test0/mac_top0/icmp0/_N108105
 CLMA_262_112/Y3                   td                    0.210       5.364 r       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.405       5.769         mac_test0/mac_top0/icmp0/_N108107
 CLMS_266_117/Y0                   td                    0.210       5.979 r       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.590       6.569         mac_test0/mac_top0/icmp0/_N92374
 CLMS_266_105/Y0                   td                    0.210       6.779 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/gateop_perm/Z
                                   net (fanout=6)        0.128       6.907         mac_test0/mac_top0/icmp0/_N92379
 CLMS_266_105/Y1                   td                    0.212       7.119 r       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.285       7.404         mac_test0/mac_top0/icmp0/_N93301
 CLMS_266_101/Y1                   td                    0.212       7.616 r       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.826       8.442         mac_test0/mac_top0/icmp0/N714
 CLMA_254_80/Y2                    td                    0.210       8.652 r       mac_test0/mac_top0/icmp0/N713_8[2]/gateop_perm/Z
                                   net (fanout=2)        0.404       9.056         mac_test0/mac_top0/icmp0/nb7 [2]
 CLMS_254_81/COUT                  td                    0.507       9.563 r       mac_test0/mac_top0/icmp0/N713_9_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.563         mac_test0/mac_top0/icmp0/_N19596
                                   td                    0.058       9.621 r       mac_test0/mac_top0/icmp0/N713_9_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.621         mac_test0/mac_top0/icmp0/_N19598
 CLMS_254_85/COUT                  td                    0.058       9.679 r       mac_test0/mac_top0/icmp0/N713_9_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.679         mac_test0/mac_top0/icmp0/_N19600
                                   td                    0.058       9.737 r       mac_test0/mac_top0/icmp0/N713_9_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.737         mac_test0/mac_top0/icmp0/_N19602
 CLMS_254_89/COUT                  td                    0.058       9.795 r       mac_test0/mac_top0/icmp0/N713_9_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.795         mac_test0/mac_top0/icmp0/_N19604
                                   td                    0.058       9.853 r       mac_test0/mac_top0/icmp0/N713_9_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.853         mac_test0/mac_top0/icmp0/_N19606
 CLMS_254_93/COUT                  td                    0.058       9.911 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.911         mac_test0/mac_top0/icmp0/_N19608
                                   td                    0.058       9.969 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.969         mac_test0/mac_top0/icmp0/_N19610
 CLMS_254_97/COUT                  td                    0.058      10.027 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.027         mac_test0/mac_top0/icmp0/_N19612
                                   td                    0.058      10.085 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.085         mac_test0/mac_top0/icmp0/_N19614
 CLMS_254_101/COUT                 td                    0.058      10.143 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.143         mac_test0/mac_top0/icmp0/_N19616
 CLMS_254_105/Y1                   td                    0.498      10.641 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Y1
                                   net (fanout=1)        0.583      11.224         mac_test0/mac_top0/icmp0/nb5 [24]
 CLMA_262_108/C4                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[24]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.224         Logic Levels: 14 
                                                                                   Logic: 3.605ns(44.838%), Route: 4.435ns(55.162%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMA_262_108/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Setup time                                             -0.123    1002.875                          

 Data required time                                               1002.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.875                          
 Data arrival time                                                  11.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.651                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/D
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMS_274_205/CLK                                                          r       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK

 CLMS_274_205/Q3                   tco                   0.221       3.323 f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.085       3.408         buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr1 [3]
 CLMS_274_205/AD                                                           f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/D

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMS_274_205/CLK                                                          r       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.082       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Hold time                                               0.053       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                   3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/vsync_posedge_buf[3]/opit_0_inv/CLK
Endpoint    : mac_test0/vsync_posedge_buf[4]/opit_0_inv/D
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMS_314_153/CLK                                                          r       mac_test0/vsync_posedge_buf[3]/opit_0_inv/CLK

 CLMS_314_153/Q2                   tco                   0.224       3.326 f       mac_test0/vsync_posedge_buf[3]/opit_0_inv/Q
                                   net (fanout=1)        0.087       3.413         mac_test0/vsync_posedge_buf [3]
 CLMS_314_153/CD                                                           f       mac_test0/vsync_posedge_buf[4]/opit_0_inv/D

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMS_314_153/CLK                                                          r       mac_test0/vsync_posedge_buf[4]/opit_0_inv/CLK
 clock pessimism                                        -0.082       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Hold time                                               0.053       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/ram_write_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/ADDRA[4]
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMA_274_80/CLK                                                           r       mac_test0/mac_top0/icmp0/ram_write_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_274_80/Q0                    tco                   0.222       3.324 f       mac_test0/mac_top0/icmp0/ram_write_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.312       3.636         mac_test0/mac_top0/icmp0/ram_write_addr [1]
 DRM_278_68/ADA0[4]                                                        f       mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/ADDRA[4]

 Data arrival time                                                   3.636         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.573%), Route: 0.312ns(58.427%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 DRM_278_68/CLKA[0]                                                        r       mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/CLKA
 clock pessimism                                        -0.046       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Hold time                                               0.210       3.348                          

 Data required time                                                  3.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.348                          
 Data arrival time                                                   3.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMA_214_84/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK

 CLMA_214_84/Q0                    tco                   0.289       5.244 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/Q
                                   net (fanout=4)        0.632       5.876         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2 [11]
 CLMS_198_85/Y1                    td                    0.468       6.344 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.588       6.932         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [7]
 CLMS_198_73/Y0                    td                    0.210       7.142 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_7/gateop_perm/Z
                                   net (fanout=2)        0.274       7.416         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [3]
 CLMS_202_73/Y3                    td                    0.468       7.884 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=1)        0.405       8.289         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [1]
                                   td                    0.479       8.768 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.768         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [2]
 CLMS_202_77/COUT                  td                    0.058       8.826 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.826         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMS_202_81/Y1                    td                    0.498       9.324 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.445       9.769         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMA_210_85/A1                                                            r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.769         Logic Levels: 5  
                                                                                   Logic: 2.470ns(51.309%), Route: 2.344ns(48.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMA_210_85/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      33.490                          
 clock uncertainty                                      -0.150      33.340                          

 Setup time                                             -0.231      33.109                          

 Data required time                                                 33.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.109                          
 Data arrival time                                                   9.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMA_194_72/CLK                                                           r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_72/Q3                    tco                   0.288       5.243 r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.829       6.072         u_fifo_ctrl/fifo_wr_en
                                   td                    0.288       6.360 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.360         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N14395
 CLMS_202_49/COUT                  td                    0.058       6.418 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.418         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N14397
 CLMS_202_53/Y1                    td                    0.498       6.916 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.489       7.405         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [5]
 CLMA_210_49/Y2                    td                    0.478       7.883 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N3[5]/gateop/Z
                                   net (fanout=1)        0.404       8.287         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_210_53/COUT                  td                    0.502       8.789 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.789         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMA_210_57/Y1                    td                    0.498       9.287 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.121       9.408         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMA_210_57/C4                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.408         Logic Levels: 5  
                                                                                   Logic: 2.610ns(58.612%), Route: 1.843ns(41.388%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMA_210_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      33.490                          
 clock uncertainty                                      -0.150      33.340                          

 Setup time                                             -0.123      33.217                          

 Data required time                                                 33.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.217                          
 Data arrival time                                                   9.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.809                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad9280_sample_m0/state_reg[0]/opit_0_inv/CE
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_202_101/CLK                                                          r       ad9280_sample_m0/wait_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_101/Q2                   tco                   0.290       5.245 r       ad9280_sample_m0/wait_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.700       5.945         ad9280_sample_m0/wait_cnt [14]
 CLMA_194_109/Y1                   td                    0.468       6.413 r       ad9280_sample_m0/N93_17/gateop_perm/Z
                                   net (fanout=1)        0.497       6.910         ad9280_sample_m0/_N107419
 CLMA_202_100/Y2                   td                    0.286       7.196 r       ad9280_sample_m0/N93_23/gateop_perm/Z
                                   net (fanout=14)       0.625       7.821         ad9280_sample_m0/_N107425
 CLMA_194_117/Y2                   td                    0.210       8.031 r       ad9280_sample_m0/N93_25/gateop_perm/Z
                                   net (fanout=3)        0.257       8.288         ad9280_sample_m0/N152 [1]
 CLMA_194_117/Y3                   td                    0.197       8.485 f       ad9280_sample_m0/N121/gateop_perm/Z
                                   net (fanout=3)        0.394       8.879         ad9280_sample_m0/N121
 CLMA_194_117/CE                                                           f       ad9280_sample_m0/state_reg[0]/opit_0_inv/CE

 Data arrival time                                                   8.879         Logic Levels: 4  
                                                                                   Logic: 1.451ns(36.978%), Route: 2.473ns(63.022%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMA_194_117/CLK                                                          r       ad9280_sample_m0/state_reg[0]/opit_0_inv/CLK
 clock pessimism                                         0.306      33.490                          
 clock uncertainty                                      -0.150      33.340                          

 Setup time                                             -0.617      32.723                          

 Data required time                                                 32.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.723                          
 Data arrival time                                                   8.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.844                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMS_198_85/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK

 CLMS_198_85/Q3                    tco                   0.221       4.834 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/Q
                                   net (fanout=1)        0.192       5.026         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr1 [9]
 CLMS_198_85/CD                                                            f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/D

 Data arrival time                                                   5.026         Logic Levels: 0  
                                                                                   Logic: 0.221ns(53.511%), Route: 0.192ns(46.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_198_85/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   5.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/sample_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_182_117/CLK                                                          r       ad9280_sample_m0/sample_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_117/Q0                   tco                   0.222       4.835 f       ad9280_sample_m0/sample_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.347       5.182         adc0_buf_addr[0] 
 DRM_178_108/ADA0[4]                                                       f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   5.182         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.016%), Route: 0.347ns(60.984%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 DRM_178_108/CLKA[0]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.161       4.810                          

 Data required time                                                  4.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.810                          
 Data arrival time                                                   5.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMS_202_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMS_202_57/Q0                    tco                   0.222       4.835 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.088       4.923         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/wr_addr [8]
 CLMA_202_56/A0                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMA_202_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Hold time                                              -0.094       4.548                          

 Data required time                                                  4.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.548                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 P20                                                     0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.074     169.298         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     170.552 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.552         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     170.628 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     171.415         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107     171.522 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078     172.600         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000     172.600 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585     174.185         ntclkbufg_9      
 CLMA_214_168/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMA_214_168/Q0                   tco                   0.289     174.474 r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=15)       0.661     175.135         wave0_vs         
 CLMS_186_169/A0                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 175.135         Logic Levels: 0  
                                                                                   Logic: 0.289ns(30.421%), Route: 0.661ns(69.579%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       171.426     171.426 r                        
 P20                                                     0.000     171.426 r       sys_clk (port)   
                                   net (fanout=1)        0.074     171.500         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     172.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     172.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     172.595 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     173.353         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096     173.449 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     174.508         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     174.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531     176.039         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.264     176.303                          
 clock uncertainty                                      -0.150     176.153                          

 Setup time                                             -0.194     175.959                          

 Data required time                                                175.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                175.959                          
 Data arrival time                                                 175.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.824                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100     202.019 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059     203.078         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000     203.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531     204.609         ntclkbufg_9      
 CLMA_214_168/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMA_214_168/Q0                   tco                   0.222     204.831 f       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=15)       0.551     205.382         wave0_vs         
 CLMS_186_169/A0                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 205.382         Logic Levels: 0  
                                                                                   Logic: 0.222ns(28.719%), Route: 0.551ns(71.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     203.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     204.952         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                              -0.094     204.744                          

 Data required time                                                204.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.744                          
 Data arrival time                                                 205.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.638                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1514.250    1514.250 r                        
 P20                                                     0.000    1514.250 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1514.324         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1515.578 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1515.578         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1515.654 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1516.441         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101    1516.542 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1517.620         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1517.620 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585    1519.205         ntclkbufg_3      
 CLMA_186_168/CLK                                                          r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK

 CLMA_186_168/Q1                   tco                   0.291    1519.496 r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/Q
                                   net (fanout=1)        0.119    1519.615         sobel_vs         
 CLMS_186_169/A2                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                1519.615         Logic Levels: 0  
                                                                                   Logic: 0.291ns(70.976%), Route: 0.119ns(29.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1514.263    1514.263 r                        
 P20                                                     0.000    1514.263 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1514.337         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1515.384 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1515.384         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1515.432 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    1516.190         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096    1516.286 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1517.345         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000    1517.345 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531    1518.876         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.246    1519.122                          
 clock uncertainty                                      -0.150    1518.972                          

 Setup time                                             -0.388    1518.584                          

 Data required time                                               1518.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1518.584                          
 Data arrival time                                                1519.615                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.031                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13742.660   13742.660 r                        
 P20                                                     0.000   13742.660 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13742.734         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   13743.781 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13743.781         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   13743.829 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758   13744.587         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096   13744.683 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   13745.742         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000   13745.742 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531   13747.273         ntclkbufg_3      
 CLMA_186_168/CLK                                                          r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK

 CLMA_186_168/Q1                   tco                   0.224   13747.497 f       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/Q
                                   net (fanout=1)        0.084   13747.581         sobel_vs         
 CLMS_186_169/A2                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L2

 Data arrival time                                               13747.581         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13742.651   13742.651 r                        
 P20                                                     0.000   13742.651 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13742.725         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   13743.979 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13743.979         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   13744.055 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787   13744.842         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101   13744.943 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078   13746.021         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000   13746.021 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585   13747.606         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.246   13747.360                          
 clock uncertainty                                       0.150   13747.510                          

 Hold time                                              -0.235   13747.275                          

 Data required time                                              13747.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                              13747.275                          
 Data arrival time                                               13747.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585      89.569         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_202_52/Q1                    tco                   0.291      89.860 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.597      90.457         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [9]
 CLMA_214_56/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  90.457         Logic Levels: 0  
                                                                                   Logic: 0.291ns(32.770%), Route: 0.597ns(67.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      88.795 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      90.326         ntclkbufg_10     
 CLMA_214_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.079      90.361                          

 Data required time                                                 90.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.361                          
 Data arrival time                                                  90.457                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585      89.569         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_202_52/Q2                    tco                   0.290      89.859 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.595      90.454         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [11]
 CLMA_210_57/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                  90.454         Logic Levels: 0  
                                                                                   Logic: 0.290ns(32.768%), Route: 0.595ns(67.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      88.795 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      90.326         ntclkbufg_10     
 CLMA_210_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.079      90.361                          

 Data required time                                                 90.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.361                          
 Data arrival time                                                  90.454                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585      89.569         ntclkbufg_0      
 CLMS_214_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_214_45/Q3                    tco                   0.286      89.855 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.568      90.423         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [7]
 CLMS_214_53/M2                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  90.423         Logic Levels: 0  
                                                                                   Logic: 0.286ns(33.489%), Route: 0.568ns(66.511%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      88.795 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      90.326         ntclkbufg_10     
 CLMS_214_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.088      90.352                          

 Data required time                                                 90.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.352                          
 Data arrival time                                                  90.423                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     204.607         ntclkbufg_0      
 CLMA_218_48/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_218_48/Q0                    tco                   0.222     204.829 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.318     205.147         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [6]
 CLMS_214_53/AD                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                 205.147         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.111%), Route: 0.318ns(58.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     203.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     204.952         ntclkbufg_10     
 CLMS_214_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                               0.053     204.891                          

 Data required time                                                204.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.891                          
 Data arrival time                                                 205.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     204.607         ntclkbufg_0      
 CLMS_214_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_214_45/Q1                    tco                   0.224     204.831 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.347     205.178         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [4]
 CLMS_214_53/CD                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                 205.178         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.229%), Route: 0.347ns(60.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     203.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     204.952         ntclkbufg_10     
 CLMS_214_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                               0.053     204.891                          

 Data required time                                                204.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.891                          
 Data arrival time                                                 205.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     204.607         ntclkbufg_0      
 CLMA_210_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_210_45/Q3                    tco                   0.226     204.833 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.321     205.154         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [3]
 CLMA_214_40/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                 205.154         Logic Levels: 0  
                                                                                   Logic: 0.226ns(41.316%), Route: 0.321ns(58.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     203.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     204.952         ntclkbufg_10     
 CLMA_214_40/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                              -0.014     204.824                          

 Data required time                                                204.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.824                          
 Data arrival time                                                 205.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.707
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.253       3.707         nt_sys_clk       
 CLMS_254_273/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_254_273/Q1                   tco                   0.289       3.996 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       1.421       5.417         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMA_194_325/Y3                   td                    0.288       5.705 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop/Z
                                   net (fanout=8)        0.520       6.225         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_190_328/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.225         Logic Levels: 1  
                                                                                   Logic: 0.577ns(22.915%), Route: 1.941ns(77.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.176      23.379         nt_sys_clk       
 CLMA_190_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      23.630                          
 clock uncertainty                                      -0.050      23.580                          

 Recovery time                                          -0.617      22.963                          

 Data required time                                                 22.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.963                          
 Data arrival time                                                   6.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.738                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.707
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.253       3.707         nt_sys_clk       
 CLMS_254_273/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_254_273/Q1                   tco                   0.289       3.996 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       1.421       5.417         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMA_194_325/Y3                   td                    0.288       5.705 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop/Z
                                   net (fanout=8)        0.520       6.225         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_190_328/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.225         Logic Levels: 1  
                                                                                   Logic: 0.577ns(22.915%), Route: 1.941ns(77.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.176      23.379         nt_sys_clk       
 CLMA_190_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      23.630                          
 clock uncertainty                                      -0.050      23.580                          

 Recovery time                                          -0.617      22.963                          

 Data required time                                                 22.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.963                          
 Data arrival time                                                   6.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.738                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.707
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.253       3.707         nt_sys_clk       
 CLMS_254_273/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_254_273/Q1                   tco                   0.289       3.996 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       1.421       5.417         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMA_194_325/Y3                   td                    0.288       5.705 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop/Z
                                   net (fanout=8)        0.520       6.225         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_190_328/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.225         Logic Levels: 1  
                                                                                   Logic: 0.577ns(22.915%), Route: 1.941ns(77.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.176      23.379         nt_sys_clk       
 CLMA_190_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      23.630                          
 clock uncertainty                                      -0.050      23.580                          

 Recovery time                                          -0.617      22.963                          

 Data required time                                                 22.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.963                          
 Data arrival time                                                   6.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.738                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.692
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.450       3.653         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q1                   tco                   0.224       3.877 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=95)       0.496       4.373         the_instance_name/P_LANE_RST_2
 CLMS_150_325/RSCO                 td                    0.115       4.488 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.488         ntR1927          
 CLMS_150_329/RSCI                                                         f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.488         Logic Levels: 1  
                                                                                   Logic: 0.339ns(40.599%), Route: 0.496ns(59.401%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      3.238       4.692         nt_sys_clk       
 CLMS_150_329/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.251       4.441                          
 clock uncertainty                                       0.000       4.441                          

 Removal time                                            0.000       4.441                          

 Data required time                                                  4.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.441                          
 Data arrival time                                                   4.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.047                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_async_ff/opit_0/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.692
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.450       3.653         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q1                   tco                   0.224       3.877 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=95)       0.496       4.373         the_instance_name/P_LANE_RST_2
 CLMS_150_325/RSCO                 td                    0.115       4.488 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.488         ntR1927          
 CLMS_150_329/RSCI                                                         f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_async_ff/opit_0/RS

 Data arrival time                                                   4.488         Logic Levels: 1  
                                                                                   Logic: 0.339ns(40.599%), Route: 0.496ns(59.401%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      3.238       4.692         nt_sys_clk       
 CLMS_150_329/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_async_ff/opit_0/CLK
 clock pessimism                                        -0.251       4.441                          
 clock uncertainty                                       0.000       4.441                          

 Removal time                                            0.000       4.441                          

 Data required time                                                  4.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.441                          
 Data arrival time                                                   4.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.047                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_synced/opit_0/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.692
  Launch Clock Delay      :  3.653
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.450       3.653         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q1                   tco                   0.224       3.877 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=95)       0.496       4.373         the_instance_name/P_LANE_RST_2
 CLMS_150_325/RSCO                 td                    0.115       4.488 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/rise_cnt[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.488         ntR1927          
 CLMS_150_329/RSCI                                                         f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_synced/opit_0/RS

 Data arrival time                                                   4.488         Logic Levels: 1  
                                                                                   Logic: 0.339ns(40.599%), Route: 0.496ns(59.401%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      3.238       4.692         nt_sys_clk       
 CLMS_150_329/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_synced/opit_0/CLK
 clock pessimism                                        -0.251       4.441                          
 clock uncertainty                                       0.000       4.441                          

 Removal time                                            0.000       4.441                          

 Data required time                                                  4.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.441                          
 Data arrival time                                                   4.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.047                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[53]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_34_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_177/Q1                    tco                   0.289      11.243 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1123)     2.521      13.764         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_126_84/RS                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[53]/opit_0_inv/RS

 Data arrival time                                                  13.764         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.285%), Route: 2.521ns(89.715%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      20.386         ntclkbufg_1      
 CLMA_126_84/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[53]/opit_0_inv/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  13.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.169                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[197]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_34_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_177/Q1                    tco                   0.289      11.243 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1123)     2.521      13.764         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_126_84/RS                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[197]/opit_0_inv/RS

 Data arrival time                                                  13.764         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.285%), Route: 2.521ns(89.715%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      20.386         ntclkbufg_1      
 CLMA_126_84/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[197]/opit_0_inv/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  13.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.169                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_34_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_177/Q1                    tco                   0.289      11.243 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1123)     2.521      13.764         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_126_84/RS                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RS

 Data arrival time                                                  13.764         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.285%), Route: 2.521ns(89.715%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      20.386         ntclkbufg_1      
 CLMA_126_84/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  13.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.169                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMS_34_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_177/Q1                    tco                   0.224      10.610 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1123)     0.338      10.948         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_181/RSCO                  td                    0.105      11.053 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.053         ntR413           
 CLMA_30_185/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[3]/opit_0_inv/RS

 Data arrival time                                                  11.053         Logic Levels: 1  
                                                                                   Logic: 0.329ns(49.325%), Route: 0.338ns(50.675%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMA_30_185/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[5]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMS_34_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_177/Q1                    tco                   0.224      10.610 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1123)     0.338      10.948         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_181/RSCO                  td                    0.105      11.053 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.053         ntR413           
 CLMA_30_185/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[5]/opit_0_inv/RS

 Data arrival time                                                  11.053         Logic Levels: 1  
                                                                                   Logic: 0.329ns(49.325%), Route: 0.338ns(50.675%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMA_30_185/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMS_14_173/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_14_173/Q0                    tco                   0.222      10.608 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=8)        0.308      10.916         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMS_14_169/RS                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.916         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.887%), Route: 0.308ns(58.113%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_14_169/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                           -0.220      10.395                          

 Data required time                                                 10.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.395                          
 Data arrival time                                                  10.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.521                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMA_274_52/CLK                                                           r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_274_52/Q0                    tco                   0.289       5.250 r       rstn_1ms[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.406       5.656         rstn_1ms[1]      
 CLMS_270_53/Y0                    td                    0.487       6.143 r       N703_9/gateop_perm/Z
                                   net (fanout=2)        0.251       6.394         _N101966         
 CLMS_270_53/Y2                    td                    0.341       6.735 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.218       6.953         ms72xx_ctl/N0_rnmt
 CLMS_270_53/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.953         Logic Levels: 2  
                                                                                   Logic: 1.117ns(56.074%), Route: 0.875ns(43.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_7      
 CLMS_270_53/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Recovery time                                          -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   6.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.205                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_7      
 CLMA_274_52/CLK                                                           r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_274_52/Q2                    tco                   0.224       4.841 f       rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.213       5.054         rstn_1ms[3]      
 CLMS_270_53/Y0                    td                    0.155       5.209 f       N703_9/gateop_perm/Z
                                   net (fanout=2)        0.187       5.396         _N101966         
 CLMS_270_53/Y2                    td                    0.232       5.628 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.182       5.810         ms72xx_ctl/N0_rnmt
 CLMS_270_53/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.810         Logic Levels: 2  
                                                                                   Logic: 0.611ns(51.215%), Route: 0.582ns(48.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMS_270_53/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.220       4.433                          

 Data required time                                                  4.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.433                          
 Data arrival time                                                   5.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.287     119.526 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.342     120.868         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.196     121.064 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      1.102     122.166         u_fifo_ctrl/vsync_pulse
 CLMS_214_45/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                 122.166         Logic Levels: 1  
                                                                                   Logic: 0.483ns(16.502%), Route: 2.444ns(83.498%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMS_214_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Recovery time                                          -0.617     119.492                          

 Data required time                                                119.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                119.492                          
 Data arrival time                                                 122.166                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.287     119.526 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.342     120.868         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.196     121.064 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      1.102     122.166         u_fifo_ctrl/vsync_pulse
 CLMS_214_45/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                 122.166         Logic Levels: 1  
                                                                                   Logic: 0.483ns(16.502%), Route: 2.444ns(83.498%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMS_214_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Recovery time                                          -0.617     119.492                          

 Data required time                                                119.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                119.492                          
 Data arrival time                                                 122.166                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.287     119.526 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.342     120.868         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.196     121.064 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      1.102     122.166         u_fifo_ctrl/vsync_pulse
 CLMS_214_45/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                 122.166         Logic Levels: 1  
                                                                                   Logic: 0.483ns(16.502%), Route: 2.444ns(83.498%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMS_214_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Recovery time                                          -0.617     119.492                          

 Data required time                                                119.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                119.492                          
 Data arrival time                                                 122.166                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.224       4.837 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.217       5.054         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.208       5.262 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.520       5.782         u_fifo_ctrl/vsync_pulse
 CLMA_202_52/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.782         Logic Levels: 1  
                                                                                   Logic: 0.432ns(36.955%), Route: 0.737ns(63.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Removal time                                           -0.226       4.617                          

 Data required time                                                  4.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.617                          
 Data arrival time                                                   5.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.224       4.837 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.217       5.054         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.208       5.262 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.520       5.782         u_fifo_ctrl/vsync_pulse
 CLMA_202_52/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.782         Logic Levels: 1  
                                                                                   Logic: 0.432ns(36.955%), Route: 0.737ns(63.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Removal time                                           -0.226       4.617                          

 Data required time                                                  4.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.617                          
 Data arrival time                                                   5.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.224       4.837 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.217       5.054         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.208       5.262 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.520       5.782         u_fifo_ctrl/vsync_pulse
 CLMA_202_52/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.782         Logic Levels: 1  
                                                                                   Logic: 0.432ns(36.955%), Route: 0.737ns(63.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Removal time                                           -0.226       4.617                          

 Data required time                                                  4.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.617                          
 Data arrival time                                                   5.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMS_94_161/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_94_161/Q1                    tco                   0.289    4971.243 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       1.213    4972.456         frame_read_write_m2/read_fifo_aclr
 CLMS_74_217/RS                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS

 Data arrival time                                                4972.456         Logic Levels: 0  
                                                                                   Logic: 0.289ns(19.241%), Route: 1.213ns(80.759%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    4964.623         ntclkbufg_3      
 CLMS_74_217/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4972.456                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.354                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMS_94_161/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_94_161/Q1                    tco                   0.289    4971.243 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       1.213    4972.456         frame_read_write_m2/read_fifo_aclr
 CLMA_74_216/RS                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                4972.456         Logic Levels: 0  
                                                                                   Logic: 0.289ns(19.241%), Route: 1.213ns(80.759%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    4964.623         ntclkbufg_3      
 CLMA_74_216/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4972.456                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.354                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMS_94_161/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_94_161/Q1                    tco                   0.289    4971.243 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       1.213    4972.456         frame_read_write_m2/read_fifo_aclr
 CLMA_74_216/RS                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                4972.456         Logic Levels: 0  
                                                                                   Logic: 0.289ns(19.241%), Route: 1.213ns(80.759%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    4964.623         ntclkbufg_3      
 CLMA_74_216/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4972.456                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.354                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_118_156/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_156/Q0                   tco                   0.222      10.608 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.364      10.972         frame_read_write_m1/read_fifo_aclr
 CLMA_134_156/RS                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS

 Data arrival time                                                  10.972         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.884%), Route: 0.364ns(62.116%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_134_156/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  10.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.333                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_118_156/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_156/Q0                   tco                   0.222      10.608 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.364      10.972         frame_read_write_m1/read_fifo_aclr
 CLMA_134_156/RS                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                  10.972         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.884%), Route: 0.364ns(62.116%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_134_156/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  10.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.333                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_118_156/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_156/Q0                   tco                   0.222      10.608 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.364      10.972         frame_read_write_m1/read_fifo_aclr
 CLMA_134_156/RS                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

 Data arrival time                                                  10.972         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.884%), Route: 0.364ns(62.116%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_134_156/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  10.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.333                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.287       5.244 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       1.893       7.137         cmos_vsync_delay 
 CLMS_214_117/RS                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.137         Logic Levels: 0  
                                                                                   Logic: 0.287ns(13.165%), Route: 1.893ns(86.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMS_214_117/CLK                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.288      44.326                          
 clock uncertainty                                      -0.150      44.176                          

 Recovery time                                          -0.617      43.559                          

 Data required time                                                 43.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.559                          
 Data arrival time                                                   7.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.422                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.287       5.244 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       1.893       7.137         cmos_vsync_delay 
 CLMS_214_117/RS                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.137         Logic Levels: 0  
                                                                                   Logic: 0.287ns(13.165%), Route: 1.893ns(86.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMS_214_117/CLK                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.288      44.326                          
 clock uncertainty                                      -0.150      44.176                          

 Recovery time                                          -0.617      43.559                          

 Data required time                                                 43.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.559                          
 Data arrival time                                                   7.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.422                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.287       5.244 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       1.893       7.137         cmos_vsync_delay 
 CLMS_214_117/RS                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.137         Logic Levels: 0  
                                                                                   Logic: 0.287ns(13.165%), Route: 1.893ns(86.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMS_214_117/CLK                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.288      44.326                          
 clock uncertainty                                      -0.150      44.176                          

 Recovery time                                          -0.617      43.559                          

 Data required time                                                 43.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.559                          
 Data arrival time                                                   7.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.422                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.226       4.841 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       1.057       5.898         cmos_vsync_delay 
 DRM_234_128/RSTA[0]                                                       r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.898         Logic Levels: 0  
                                                                                   Logic: 0.226ns(17.615%), Route: 1.057ns(82.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 DRM_234_128/CLKA[0]                                                       r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Removal time                                           -0.073       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   5.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.320                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.226       4.841 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       1.068       5.909         cmos_vsync_delay 
 CLMA_214_108/RSCO                 td                    0.105       6.014 r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.014         ntR686           
 CLMA_214_112/RSCI                                                         r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                   6.014         Logic Levels: 1  
                                                                                   Logic: 0.331ns(23.660%), Route: 1.068ns(76.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_214_112/CLK                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.288       4.669                          
 clock uncertainty                                       0.000       4.669                          

 Removal time                                            0.000       4.669                          

 Data required time                                                  4.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.669                          
 Data arrival time                                                   6.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.345                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.226       4.841 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       1.068       5.909         cmos_vsync_delay 
 CLMA_214_108/RSCO                 td                    0.105       6.014 r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.014         ntR686           
 CLMA_214_112/RSCI                                                         r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS

 Data arrival time                                                   6.014         Logic Levels: 1  
                                                                                   Logic: 0.331ns(23.660%), Route: 1.068ns(76.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_214_112/CLK                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.288       4.669                          
 clock uncertainty                                       0.000       4.669                          

 Removal time                                            0.000       4.669                          

 Data required time                                                  4.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.669                          
 Data arrival time                                                   6.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.345                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.161     682.404         frame_read_write_m3/read_fifo_aclr
 CLMS_174_157/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                 682.404         Logic Levels: 0  
                                                                                   Logic: 0.289ns(19.931%), Route: 1.161ns(80.069%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531     674.806         ntclkbufg_8      
 CLMS_174_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246     675.052                          
 clock uncertainty                                      -0.150     674.902                          

 Recovery time                                          -0.617     674.285                          

 Data required time                                                674.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.285                          
 Data arrival time                                                 682.404                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.119                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.161     682.404         frame_read_write_m3/read_fifo_aclr
 CLMS_174_157/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                 682.404         Logic Levels: 0  
                                                                                   Logic: 0.289ns(19.931%), Route: 1.161ns(80.069%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531     674.806         ntclkbufg_8      
 CLMS_174_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246     675.052                          
 clock uncertainty                                      -0.150     674.902                          

 Recovery time                                          -0.617     674.285                          

 Data required time                                                674.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.285                          
 Data arrival time                                                 682.404                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.119                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.124     682.367         frame_read_write_m3/read_fifo_aclr
 CLMS_170_169/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS

 Data arrival time                                                 682.367         Logic Levels: 0  
                                                                                   Logic: 0.289ns(20.453%), Route: 1.124ns(79.547%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531     674.806         ntclkbufg_8      
 CLMS_170_169/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.246     675.052                          
 clock uncertainty                                      -0.150     674.902                          

 Recovery time                                          -0.617     674.285                          

 Data required time                                                674.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.285                          
 Data arrival time                                                 682.367                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.082                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.224    2060.610 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.702    2061.312         frame_read_write_m3/read_fifo_aclr
 CLMS_162_165/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                2061.312         Logic Levels: 0  
                                                                                   Logic: 0.224ns(24.190%), Route: 0.702ns(75.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMS_162_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Removal time                                           -0.220    2054.637                          

 Data required time                                               2054.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.637                          
 Data arrival time                                                2061.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.675                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.224    2060.610 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.702    2061.312         frame_read_write_m3/read_fifo_aclr
 CLMS_162_165/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                2061.312         Logic Levels: 0  
                                                                                   Logic: 0.224ns(24.190%), Route: 0.702ns(75.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMS_162_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Removal time                                           -0.220    2054.637                          

 Data required time                                               2054.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.637                          
 Data arrival time                                                2061.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.675                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.224    2060.610 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.702    2061.312         frame_read_write_m3/read_fifo_aclr
 CLMS_162_165/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

 Data arrival time                                                2061.312         Logic Levels: 0  
                                                                                   Logic: 0.224ns(24.190%), Route: 0.702ns(75.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMS_162_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Removal time                                           -0.220    2054.637                          

 Data required time                                               2054.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.637                          
 Data arrival time                                                2061.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.675                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.290       3.474 r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.763       4.237         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_274_201/RSCO                 td                    0.147       4.384 f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[6]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       4.384         ntR628           
 CLMS_274_205/RSCO                 td                    0.147       4.531 f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.531         ntR627           
 CLMS_274_209/RSCO                 td                    0.147       4.678 f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.678         ntR626           
 CLMS_274_213/RSCO                 td                    0.147       4.825 f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.825         ntR625           
 CLMS_274_217/RSCO                 td                    0.147       4.972 f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.972         ntR624           
 CLMS_274_221/RSCO                 td                    0.147       5.119 f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.119         ntR623           
 CLMS_274_225/RSCI                                                         f       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.119         Logic Levels: 6  
                                                                                   Logic: 1.172ns(60.568%), Route: 0.763ns(39.432%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMS_274_225/CLK                                                          r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.053    1003.155                          
 clock uncertainty                                      -0.150    1003.005                          

 Recovery time                                           0.000    1003.005                          

 Data required time                                               1003.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.005                          
 Data arrival time                                                   5.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.886                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.289       3.473 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.977       4.450         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_290_205/RS                                                           f       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/RS

 Data arrival time                                                   4.450         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.828%), Route: 0.977ns(77.172%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMS_290_205/CLK                                                          r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Recovery time                                          -0.617    1002.381                          

 Data required time                                               1002.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.381                          
 Data arrival time                                                   4.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.931                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.289       3.473 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.977       4.450         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_290_205/RS                                                           f       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/RS

 Data arrival time                                                   4.450         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.828%), Route: 0.977ns(77.172%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMS_290_205/CLK                                                          r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Recovery time                                          -0.617    1002.381                          

 Data required time                                               1002.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.381                          
 Data arrival time                                                   4.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.931                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.224       3.326 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.366       3.692         buf_sfp1_2_u2/ch0_tx_rstn
 DRM_278_232/RSTB[0]                                                       f       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.692         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.966%), Route: 0.366ns(62.034%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 DRM_278_232/CLKB[0]                                                       r       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.046       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Removal time                                            0.012       3.150                          

 Data required time                                                  3.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.150                          
 Data arrival time                                                   3.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.224       3.326 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.358       3.684         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_282_225/RSCO                 td                    0.105       3.789 r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.789         ntR643           
 CLMS_282_229/RSCI                                                         r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.789         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.889%), Route: 0.358ns(52.111%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMS_282_229/CLK                                                          r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.046       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Removal time                                            0.000       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.224       3.326 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.358       3.684         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_282_225/RSCO                 td                    0.105       3.789 r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.789         ntR643           
 CLMS_282_229/RSCI                                                         r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.789         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.889%), Route: 0.358ns(52.111%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMS_282_229/CLK                                                          r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.046       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Removal time                                            0.000       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.287       5.242 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.342       6.584         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.196       6.780 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      1.401       8.181         u_fifo_ctrl/vsync_pulse
 CLMA_210_49/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   8.181         Logic Levels: 1  
                                                                                   Logic: 0.483ns(14.972%), Route: 2.743ns(85.028%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMA_210_49/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Recovery time                                          -0.617      32.705                          

 Data required time                                                 32.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.705                          
 Data arrival time                                                   8.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.287       5.242 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.342       6.584         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.210       6.794 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      1.864       8.658         u_fifo_ctrl/vsync_pulse
 DRM_234_24/RSTA[0]                                                        r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.658         Logic Levels: 1  
                                                                                   Logic: 0.497ns(13.422%), Route: 3.206ns(86.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 DRM_234_24/CLKA[0]                                                        r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Recovery time                                          -0.134      33.188                          

 Data required time                                                 33.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.188                          
 Data arrival time                                                   8.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.287       5.242 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.342       6.584         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.196       6.780 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      1.126       7.906         u_fifo_ctrl/vsync_pulse
 CLMA_214_56/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   7.906         Logic Levels: 1  
                                                                                   Logic: 0.483ns(16.367%), Route: 2.468ns(83.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMA_214_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Recovery time                                          -0.617      32.705                          

 Data required time                                                 32.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.705                          
 Data arrival time                                                   7.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.224       4.837 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.217       5.054         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.204       5.258 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.367       5.625         u_fifo_ctrl/vsync_pulse
 DRM_178_68/RSTA[0]                                                        f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.625         Logic Levels: 1  
                                                                                   Logic: 0.428ns(42.292%), Route: 0.584ns(57.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 DRM_178_68/CLKA[0]                                                        r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                           -0.046       4.603                          

 Data required time                                                  4.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.603                          
 Data arrival time                                                   5.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.224       4.837 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.217       5.054         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.208       5.262 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.349       5.611         u_fifo_ctrl/vsync_pulse
 CLMS_202_73/RSCO                  td                    0.105       5.716 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.716         ntR674           
 CLMS_202_77/RSCI                                                          r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   5.716         Logic Levels: 2  
                                                                                   Logic: 0.537ns(48.685%), Route: 0.566ns(51.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_202_77/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                            0.000       4.649                          

 Data required time                                                  4.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.649                          
 Data arrival time                                                   5.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.067                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.224       4.837 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.217       5.054         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.208       5.262 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.349       5.611         u_fifo_ctrl/vsync_pulse
 CLMS_202_73/RSCO                  td                    0.105       5.716 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.716         ntR674           
 CLMS_202_77/RSCI                                                          r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.716         Logic Levels: 2  
                                                                                   Logic: 0.537ns(48.685%), Route: 0.566ns(51.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_202_77/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                            0.000       4.649                          

 Data required time                                                  4.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.649                          
 Data arrival time                                                   5.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.067                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMA_34_156/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_34_156/Q0                    tco                   0.289      11.243 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     0.702      11.945         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMA_22_168/Y0                    td                    0.341      12.286 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.127      14.413         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.552 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.552         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.455 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.551         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.551         Logic Levels: 3  
                                                                                   Logic: 4.672ns(61.498%), Route: 2.925ns(38.502%)
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_34_153/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_34_153/Q0                    tco                   0.287      11.241 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=4)        2.112      13.353         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      13.492 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.492         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.853      17.345 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      17.432         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  17.432         Logic Levels: 2  
                                                                                   Logic: 4.279ns(66.054%), Route: 2.199ns(33.946%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.708      11.077         ntclkbufg_1      
 CLMA_58_252/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_58_252/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.485      12.849         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      12.988 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.988         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.853      16.841 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      16.938         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  16.938         Logic Levels: 2  
                                                                                   Logic: 4.279ns(73.008%), Route: 1.582ns(26.992%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxctl (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rxctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rxctl      
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       rgmii_rxctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         rgmii_rxctl_ibuf/ntD
 IOL_71_373/DI                                                             r       util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         rgmii_rxd[0]     
 IOBD_72_376/DIN                   td                    1.047       1.118 r       rgmii_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.118         rgmii_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         rgmii_rxd[1]     
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       rgmii_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.118         rgmii_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           Low Pulse Width   CLMS_34_169/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_34_169/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_34_169/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_70_109/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_70_109/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_109/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_278_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_24/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_82_24/CLKA[0]       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_82_24/CLKA[0]       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_82_4/CLKA[0]        frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.946       3.846           1.900           High Pulse Width  CLMS_166_93/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.946       3.846           1.900           Low Pulse Width   CLMS_166_93/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.946       3.846           1.900           High Pulse Width  CLMS_166_85/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.794       7.692           0.898           High Pulse Width  DRM_234_168/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.794       7.692           0.898           Low Pulse Width   DRM_234_168/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.794       7.692           0.898           High Pulse Width  DRM_178_108/CLKB[0]     wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.227       3.365           1.138           Low Pulse Width   APM_206_140/CLK         rgb_to_ycbcr_m0/N29/gopapm/CLK
 2.227       3.365           1.138           High Pulse Width  APM_206_140/CLK         rgb_to_ycbcr_m0/N29/gopapm/CLK
 2.467       3.365           0.898           High Pulse Width  DRM_142_168/CLKB[0]     frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.813      19.711          0.898           High Pulse Width  DRM_234_128/CLKA[0]     camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 18.813      19.711          0.898           High Pulse Width  DRM_234_88/CLKA[0]      camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 18.813      19.711          0.898           High Pulse Width  DRM_234_44/CLKA[0]      camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width  IOL_311_374/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.483     500.000         1.517           Low Pulse Width   IOL_311_374/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.483     500.000         1.517           High Pulse Width  IOL_311_373/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 13.387      14.285          0.898           High Pulse Width  DRM_234_24/CLKA[0]      u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 13.387      14.285          0.898           High Pulse Width  DRM_178_68/CLKA[0]      u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 13.387      14.285          0.898           High Pulse Width  DRM_178_108/CLKA[0]     wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMS_38_181/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_181/Q1                    tco                   0.223       3.590 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.034       4.624         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.243       4.867 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.220       6.087         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_38_177/Y1                    td                    0.359       6.446 f       _N21192_inv/gateop_perm/Z
                                   net (fanout=8)        0.266       6.712         _N21192          
                                   td                    0.368       7.080 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.080         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14519
 CLMA_42_172/COUT                  td                    0.044       7.124 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.124         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14521
                                   td                    0.044       7.168 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.168         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14523
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin

 Data arrival time                                                   7.168         Logic Levels: 3  
                                                                                   Logic: 1.281ns(33.702%), Route: 2.520ns(66.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMA_42_176/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.002                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMS_38_181/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_181/Q1                    tco                   0.223       3.590 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.034       4.624         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_150_192/Y3                   td                    0.243       4.867 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.220       6.087         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMS_38_177/Y1                    td                    0.359       6.446 f       _N21192_inv/gateop_perm/Z
                                   net (fanout=8)        0.266       6.712         _N21192          
                                   td                    0.368       7.080 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.080         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14519
 CLMA_42_172/COUT                  td                    0.044       7.124 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.124         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14521
 CLMA_42_176/CIN                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.124         Logic Levels: 3  
                                                                                   Logic: 1.237ns(32.925%), Route: 2.520ns(67.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMA_42_176/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   7.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.042                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.333
  Launch Clock Delay      :  2.630
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.599       2.630         nt_sys_clk       
 CLMA_194_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/CLK

 CLMA_194_332/Q0                   tco                   0.221       2.851 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ/Q
                                   net (fanout=2)        0.368       3.219         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [13]
 CLMS_190_321/Y1                   td                    0.162       3.381 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_7/gateop_perm/Z
                                   net (fanout=1)        0.225       3.606         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105085
 CLMS_190_321/Y0                   td                    0.162       3.768 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N109_9/gateop_perm/Z
                                   net (fanout=2)        0.269       4.037         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N93466
 CLMS_190_329/Y1                   td                    0.224       4.261 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_16/gateop_perm/Z
                                   net (fanout=1)        0.173       4.434         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N105094
 CLMA_194_329/Y0                   td                    0.264       4.698 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_17/gateop_perm/Z
                                   net (fanout=7)        0.358       5.056         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMA_198_332/Y1                   td                    0.162       5.218 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=2)        0.271       5.489         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_194_320/CECO                 td                    0.141       5.630 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.630         ntR2367          
 CLMA_194_324/CECO                 td                    0.141       5.771 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.771         ntR2366          
 CLMA_194_328/CECO                 td                    0.141       5.912 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[11]/opit_0_A2Q0/CEOUT
                                   net (fanout=4)        0.000       5.912         ntR2365          
 CLMA_194_332/CECI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   5.912         Logic Levels: 8  
                                                                                   Logic: 1.618ns(49.299%), Route: 1.664ns(50.701%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.458      22.333         nt_sys_clk       
 CLMA_194_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.291      22.624                          
 clock uncertainty                                      -0.050      22.574                          

 Setup time                                             -0.563      22.011                          

 Data required time                                                 22.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.011                          
 Data arrival time                                                   5.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.099                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff/opit_0/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_synced/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.460  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.308
  Launch Clock Delay      :  2.632
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.757       2.632         nt_sys_clk       
 CLMA_154_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff/opit_0/CLK

 CLMA_154_328/Q1                   tco                   0.184       2.816 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff/opit_0/Q
                                   net (fanout=1)        0.248       3.064         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff
 CLMA_138_329/M1                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_synced/opit_0/D

 Data arrival time                                                   3.064         Logic Levels: 0  
                                                                                   Logic: 0.184ns(42.593%), Route: 0.248ns(57.407%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.277       3.308         nt_sys_clk       
 CLMA_138_329/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_synced/opit_0/CLK
 clock pessimism                                        -0.216       3.092                          
 clock uncertainty                                       0.000       3.092                          

 Hold time                                              -0.011       3.081                          

 Data required time                                                  3.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.081                          
 Data arrival time                                                   3.064                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.017                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_ff/opit_0/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_neg/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.397  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.270
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.842       2.717         nt_sys_clk       
 CLMA_130_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_ff/opit_0/CLK

 CLMA_130_332/Y2                   tco                   0.228       2.945 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_ff/opit_0/Q
                                   net (fanout=1)        0.147       3.092         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_ff
 CLMA_134_332/C4                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_neg/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.092         Logic Levels: 0  
                                                                                   Logic: 0.228ns(60.800%), Route: 0.147ns(39.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.239       3.270         nt_sys_clk       
 CLMA_134_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_neg/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.156       3.114                          
 clock uncertainty                                       0.000       3.114                          

 Hold time                                              -0.028       3.086                          

 Data required time                                                  3.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.086                          
 Data arrival time                                                   3.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.006                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[5]/opit_0_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.388  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.270
  Launch Clock Delay      :  2.726
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.851       2.726         nt_sys_clk       
 CLMA_138_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[5]/opit_0_L5Q_perm/CLK

 CLMA_138_332/Q3                   tco                   0.182       2.908 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2[5]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.206       3.114         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr2 [5]
 CLMA_134_332/A4                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.114         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.907%), Route: 0.206ns(53.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.239       3.270         nt_sys_clk       
 CLMA_134_332/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_reg[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.156       3.114                          
 clock uncertainty                                       0.000       3.114                          

 Hold time                                              -0.039       3.075                          

 Data required time                                                  3.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.075                          
 Data arrival time                                                   3.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.039                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.769
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.958       6.769         ntclkbufg_1      
 CLMA_70_92/CLK                                                            r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_92/Q0                     tco                   0.221       6.990 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       1.065       8.055         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
 CLMA_134_100/Y6CD                 td                    0.346       8.401 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[1]_muxf6/F
                                   net (fanout=2)        0.401       8.802         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMA_114_100/Y3                   td                    0.243       9.045 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=3)        0.068       9.113         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_114_100/Y1                   td                    0.224       9.337 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.284       9.621         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.368       9.989 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.989         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_110_88/Y3                    td                    0.434      10.423 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.161      10.584         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_110_93/Y0                    td                    0.162      10.746 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/gateop_perm/Z
                                   net (fanout=9)        0.078      10.824         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N25930
 CLMA_110_93/Y2                    td                    0.379      11.203 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.279      11.482         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N101255_2
 CLMA_118_88/Y1                    td                    0.355      11.837 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.073      11.910         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N20391
 CLMA_118_88/Y0                    td                    0.369      12.279 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.247      12.526         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N20796
 CLMA_114_92/C4                                                            r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.526         Logic Levels: 8  
                                                                                   Logic: 3.101ns(53.865%), Route: 2.656ns(46.135%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMA_114_92/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.094      16.273                          

 Data required time                                                 16.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.273                          
 Data arrival time                                                  12.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.747                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_14_105/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_14_105/Q1                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.808       7.767         I_ips_ddr_top/u_ddrphy_top/mr1_ddr3 [4]
 CLMA_38_148/Y0                    td                    0.264       8.031 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.260       8.291         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.368       8.659 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.659         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_144/Y3                    td                    0.387       9.046 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.251       9.297         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_42_144/COUT                  td                    0.391       9.688 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.688         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N14529
 CLMA_42_148/Y0                    td                    0.206       9.894 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.287      10.181         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_38_161/Y0                    td                    0.264      10.445 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       1.065      11.510         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N25021
 CLMA_42_232/Y0                    td                    0.380      11.890 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[13]/gateop/F
                                   net (fanout=1)        0.266      12.156         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N25147
 CLMA_38_228/C2                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  12.156         Logic Levels: 6  
                                                                                   Logic: 2.483ns(45.812%), Route: 2.937ns(54.188%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMA_38_228/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.305      16.051                          

 Data required time                                                 16.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.051                          
 Data arrival time                                                  12.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.895                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_14_105/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_14_105/Q1                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mr1_ddr3[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.808       7.767         I_ips_ddr_top/u_ddrphy_top/mr1_ddr3 [4]
 CLMA_38_148/Y0                    td                    0.264       8.031 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.260       8.291         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.368       8.659 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.659         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_144/Y3                    td                    0.387       9.046 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.251       9.297         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_42_144/COUT                  td                    0.391       9.688 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.688         I_ips_ddr_top/u_ddrphy_top/ddrphy_info/_N14529
 CLMA_42_148/Y0                    td                    0.206       9.894 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.287      10.181         I_ips_ddr_top/u_ddrphy_top/mc_rl [4]
 CLMS_38_161/Y0                    td                    0.264      10.445 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=40)       0.945      11.390         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N25021
 CLMS_42_233/Y1                    td                    0.360      11.750 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[12]/gateop/F
                                   net (fanout=1)        0.261      12.011         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N25194
 CLMS_38_233/A3                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  12.011         Logic Levels: 6  
                                                                                   Logic: 2.463ns(46.692%), Route: 2.812ns(53.308%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMS_38_233/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.308      16.048                          

 Data required time                                                 16.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.048                          
 Data arrival time                                                  12.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.037                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.776
  Launch Clock Delay      :  6.427
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.935       6.427         ntclkbufg_1      
 CLMA_34_92/CLK                                                            r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_34_92/Q0                     tco                   0.179       6.606 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.073       6.679         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_34_93/M0                                                             f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM0

 Data arrival time                                                   6.679         Logic Levels: 0  
                                                                                   Logic: 0.179ns(71.032%), Route: 0.073ns(28.968%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.965       6.776         ntclkbufg_1      
 CLMS_34_93/CLK                                                            r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WCLK
 clock pessimism                                        -0.334       6.442                          
 clock uncertainty                                       0.200       6.642                          

 Hold time                                               0.293       6.935                          

 Data required time                                                  6.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.935                          
 Data arrival time                                                   6.679                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.256                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_22_104/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_104/Q0                    tco                   0.179       6.566 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.073       6.639         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_22_105/M0                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0

 Data arrival time                                                   6.639         Logic Levels: 0  
                                                                                   Logic: 0.179ns(71.032%), Route: 0.073ns(28.968%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_22_105/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.639                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.256                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_22_104/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_22_104/Q0                    tco                   0.179       6.566 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.073       6.639         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_22_105/M0                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WADM0

 Data arrival time                                                   6.639         Logic Levels: 0  
                                                                                   Logic: 0.179ns(71.032%), Route: 0.073ns(28.968%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_22_105/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.639                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.256                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m2/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1771.461         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079    1771.540 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1772.154 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925    1773.079         ntclkbufg_3      
 CLMA_110_157/CLK                                                          r       video_rect_read_data_m2/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_110_157/Q2                   tco                   0.223    1773.302 f       video_rect_read_data_m2/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.186    1773.488         ch2_read_req     
 CLMA_110_153/M2                                                           f       frame_read_write_m2/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                1773.488         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.523%), Route: 0.186ns(45.477%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1772.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1772.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1775.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1776.387         ntclkbufg_1      
 CLMA_110_153/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.633                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1771.461         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079    1771.540 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1772.154 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925    1773.079         ntclkbufg_3      
 CLMA_134_144/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_134_144/Q1                   tco                   0.223    1773.302 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.180    1773.482         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_138_144/M0                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1773.482         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.335%), Route: 0.180ns(44.665%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1772.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1772.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1775.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1776.387         ntclkbufg_1      
 CLMA_138_144/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.639                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1771.461         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079    1771.540 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1772.154 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925    1773.079         ntclkbufg_3      
 CLMA_74_216/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_74_216/Q1                    tco                   0.223    1773.302 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.180    1773.482         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_78_216/M0                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                1773.482         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.335%), Route: 0.180ns(44.665%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1772.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1772.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1775.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1776.387         ntclkbufg_1      
 CLMA_78_216/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.639                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.704  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    6731.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    6731.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6731.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005    6732.992         ntclkbufg_3      
 CLMA_78_256/CLK                                                           r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_78_256/Q3                    tco                   0.178    6733.170 f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    6733.228         frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMS_78_257/AD                                                            f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                6733.228         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    6732.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6732.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6735.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.037    6736.848         ntclkbufg_1      
 CLMS_78_257/CLK                                                           r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.152    6736.696                          
 clock uncertainty                                       0.350    6737.046                          

 Hold time                                               0.040    6737.086                          

 Data required time                                               6737.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6737.086                          
 Data arrival time                                                6733.228                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.858                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    6731.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    6731.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6731.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    6732.882         ntclkbufg_3      
 CLMA_130_140/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_130_140/Q3                   tco                   0.178    6733.060 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    6733.118         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMS_130_141/AD                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                6733.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    6732.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6732.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6735.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    6736.736         ntclkbufg_1      
 CLMS_130_141/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.118                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.856                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    6731.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    6731.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6731.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    6732.882         ntclkbufg_3      
 CLMA_134_140/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_134_140/Q3                   tco                   0.178    6733.060 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    6733.118         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMS_134_141/AD                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                6733.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    6732.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6732.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6735.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    6736.736         ntclkbufg_1      
 CLMS_134_141/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.118                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.856                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1380.740 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.740         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1380.798 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1381.276         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    1381.365 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    1381.979         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1381.979 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    1382.904         ntclkbufg_8      
 CLMS_162_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMS_162_165/Q2                   tco                   0.223    1383.127 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.187    1383.314         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [11]
 CLMS_158_165/AD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                1383.314         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.390%), Route: 0.187ns(45.610%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1380.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1380.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1382.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1382.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1383.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1383.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1384.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1384.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1384.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1384.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1385.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1385.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1386.387         ntclkbufg_1      
 CLMS_158_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.152    1386.539                          
 clock uncertainty                                      -0.350    1386.189                          

 Setup time                                              0.024    1386.213                          

 Data required time                                               1386.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1386.213                          
 Data arrival time                                                1383.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.899                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1380.740 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.740         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1380.798 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1381.276         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    1381.365 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    1381.979         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1381.979 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    1382.904         ntclkbufg_8      
 CLMS_174_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_174_157/Q0                   tco                   0.221    1383.125 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.081    1383.206         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_174_156/M0                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                1383.206         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.179%), Route: 0.081ns(26.821%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1380.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1380.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1382.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1382.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1383.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1383.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1384.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1384.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1384.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1384.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1385.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1385.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1386.387         ntclkbufg_1      
 CLMA_174_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.152    1386.539                          
 clock uncertainty                                      -0.350    1386.189                          

 Setup time                                             -0.068    1386.121                          

 Data required time                                               1386.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1386.121                          
 Data arrival time                                                1383.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.915                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1380.740 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.740         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1380.798 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1381.276         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    1381.365 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    1381.979         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1381.979 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    1382.904         ntclkbufg_8      
 CLMS_166_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_166_157/Q0                   tco                   0.221    1383.125 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.081    1383.206         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_166_156/M0                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                1383.206         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.179%), Route: 0.081ns(26.821%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1380.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1380.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1382.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1382.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1383.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1383.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1384.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1384.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1384.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1384.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1385.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1385.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1386.387         ntclkbufg_1      
 CLMA_166_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.152    1386.539                          
 clock uncertainty                                      -0.350    1386.189                          

 Setup time                                             -0.068    1386.121                          

 Data required time                                               1386.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1386.121                          
 Data arrival time                                                1383.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.915                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_174_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_174_157/Q3                   tco                   0.178       3.070 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       3.130         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_174_156/AD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMA_174_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                               0.040       6.974                          

 Data required time                                                  6.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.974                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.844                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMA_166_168/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_166_168/Q2                   tco                   0.180       3.072 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.130         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [12]
 CLMS_166_169/CD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_166_169/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                               0.040       6.974                          

 Data required time                                                  6.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.974                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.844                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_166_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_166_165/Q2                   tco                   0.180       3.072 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       3.132         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_166_164/CD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                   3.132         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMA_166_164/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                               0.040       6.974                          

 Data required time                                                  6.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.974                          
 Data arrival time                                                   3.132                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.842                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMS_254_33/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_254_33/Q0                    tco                   0.221       3.314 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.369       3.683         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_254_45/Y1                    td                    0.224       3.907 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.152       4.059         ms72xx_ctl/ms7200_ctl/_N92035
 CLMS_254_45/Y0                    td                    0.162       4.221 r       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.299       4.520         ms72xx_ctl/ms7200_ctl/_N92450
 CLMS_262_41/Y1                    td                    0.224       4.744 f       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=16)       0.178       4.922         ms72xx_ctl/ms7200_ctl/N261
 CLMA_266_40/Y2                    td                    0.227       5.149 f       ms72xx_ctl/ms7200_ctl/N63_6/gateop_perm/Z
                                   net (fanout=3)        0.157       5.306         ms72xx_ctl/ms7200_ctl/N2093 [2]
 CLMS_266_41/Y2                    td                    0.150       5.456 f       ms72xx_ctl/ms7200_ctl/state_reg[4]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.467       5.923         ms72xx_ctl/ms7200_ctl/state_n [5]
 CLMA_266_40/Y3                    td                    0.360       6.283 f       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.269       6.552         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_270_32/D0                                                            f       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.552         Logic Levels: 6  
                                                                                   Logic: 1.568ns(45.331%), Route: 1.891ns(54.669%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_7      
 CLMA_270_32/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.148     102.776                          

 Data required time                                                102.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.776                          
 Data arrival time                                                   6.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.224                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMS_254_33/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_254_33/Q0                    tco                   0.221       3.314 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.369       3.683         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_254_45/Y1                    td                    0.224       3.907 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.152       4.059         ms72xx_ctl/ms7200_ctl/_N92035
 CLMS_254_45/Y0                    td                    0.162       4.221 r       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.299       4.520         ms72xx_ctl/ms7200_ctl/_N92450
 CLMS_262_41/Y1                    td                    0.224       4.744 f       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=16)       0.265       5.009         ms72xx_ctl/ms7200_ctl/N261
 CLMS_266_37/Y0                    td                    0.150       5.159 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.270       5.429         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_266_41/Y1                    td                    0.162       5.591 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.191       5.782         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_266_33/Y1                    td                    0.360       6.142 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.070       6.212         ms72xx_ctl/ms7200_ctl/N8
 CLMS_266_33/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.212         Logic Levels: 6  
                                                                                   Logic: 1.503ns(48.189%), Route: 1.616ns(51.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_7      
 CLMS_266_33/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.236                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMS_254_33/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_254_33/Q0                    tco                   0.221       3.314 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.369       3.683         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_254_45/Y1                    td                    0.224       3.907 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=1)        0.152       4.059         ms72xx_ctl/ms7200_ctl/_N92035
 CLMS_254_45/Y0                    td                    0.162       4.221 r       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.299       4.520         ms72xx_ctl/ms7200_ctl/_N92450
 CLMS_262_41/Y1                    td                    0.224       4.744 f       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=16)       0.265       5.009         ms72xx_ctl/ms7200_ctl/N261
 CLMS_266_37/Y0                    td                    0.150       5.159 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.270       5.429         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_266_41/Y1                    td                    0.162       5.591 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.191       5.782         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMS_266_33/Y1                    td                    0.360       6.142 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.070       6.212         ms72xx_ctl/ms7200_ctl/N8
 CLMS_266_33/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.212         Logic Levels: 6  
                                                                                   Logic: 1.503ns(48.189%), Route: 1.616ns(51.811%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_7      
 CLMS_266_33/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.236                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_7      
 CLMS_266_77/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_266_77/Q3                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.235       3.303         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_68/ADA1[8]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.303         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.645%), Route: 0.235ns(56.355%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 DRM_278_68/CLKA[1]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_7      
 CLMS_266_77/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_266_77/Q2                    tco                   0.183       3.069 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.236       3.305         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_278_68/ADA1[7]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.305         Logic Levels: 0  
                                                                                   Logic: 0.183ns(43.675%), Route: 0.236ns(56.325%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 DRM_278_68/CLKA[1]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_7      
 CLMS_266_81/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMS_266_81/Q0                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.237       3.305         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_278_68/ADA1[9]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   3.305         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.437%), Route: 0.237ns(56.563%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 DRM_278_68/CLKA[1]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMA_174_116/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMA_174_116/Q1                   tco                   0.223       3.600 f       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.648       4.248         u_hdmi_data_in_1/brightness_de
 CLMS_174_81/Y1                    td                    0.244       4.492 f       u_hdmi_data_in_1/image_brightness_inst/N93[1]/gateop_perm/Z
                                   net (fanout=8)        0.424       4.916         u_hdmi_data_in_1/brightness_data [1]
                                   td                    0.369       5.285 f       u_hdmi_data_in_1/image_contrast_inst/N56.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.285         u_hdmi_data_in_1/image_contrast_inst/N56.co [2]
 CLMA_190_72/Y3                    td                    0.106       5.391 f       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.532       5.923         _N17             
 CLMA_194_109/Y2                   td                    0.264       6.187 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.572       6.759         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
 CLMA_194_100/COUT                 td                    0.397       7.156 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.156         u_hdmi_data_in_1/image_contrast_inst/_N15535
 CLMA_194_104/Y1                   td                    0.383       7.539 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.328       7.867         u_hdmi_data_in_1/image_contrast_inst/_N101344_3
 CLMS_190_109/COUT                 td                    0.394       8.261 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.261         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
 CLMS_190_113/Y1                   td                    0.366       8.627 f       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.270       8.897         u_hdmi_data_in_1/image_contrast_inst/_N101347_2
 CLMS_186_113/BD                                                           f       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   8.897         Logic Levels: 7  
                                                                                   Logic: 2.746ns(49.746%), Route: 2.774ns(50.254%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895    1003.174         ntclkbufg_6      
 CLMS_186_113/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.125    1003.183                          

 Data required time                                               1003.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.183                          
 Data arrival time                                                   8.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMA_174_116/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMA_174_116/Q1                   tco                   0.223       3.600 f       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.648       4.248         u_hdmi_data_in_1/brightness_de
 CLMS_174_81/Y1                    td                    0.244       4.492 f       u_hdmi_data_in_1/image_brightness_inst/N93[1]/gateop_perm/Z
                                   net (fanout=8)        0.424       4.916         u_hdmi_data_in_1/brightness_data [1]
                                   td                    0.369       5.285 f       u_hdmi_data_in_1/image_contrast_inst/N56.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.285         u_hdmi_data_in_1/image_contrast_inst/N56.co [2]
 CLMA_190_72/Y3                    td                    0.106       5.391 f       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.532       5.923         _N17             
 CLMA_194_109/Y2                   td                    0.264       6.187 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.572       6.759         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
 CLMA_194_100/COUT                 td                    0.397       7.156 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.156         u_hdmi_data_in_1/image_contrast_inst/_N15535
 CLMA_194_104/Y1                   td                    0.383       7.539 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.328       7.867         u_hdmi_data_in_1/image_contrast_inst/_N101344_3
 CLMS_190_109/COUT                 td                    0.394       8.261 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.261         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
 CLMS_190_113/Y0                   td                    0.206       8.467 f       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y0
                                   net (fanout=1)        0.255       8.722         u_hdmi_data_in_1/image_contrast_inst/_N101346_2
 CLMS_186_113/AD                                                           f       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   8.722         Logic Levels: 7  
                                                                                   Logic: 2.586ns(48.382%), Route: 2.759ns(51.618%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895    1003.174         ntclkbufg_6      
 CLMS_186_113/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.151    1003.157                          

 Data required time                                               1003.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.157                          
 Data arrival time                                                   8.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L4
Path Group  : top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMA_174_116/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMA_174_116/Q1                   tco                   0.223       3.600 f       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.648       4.248         u_hdmi_data_in_1/brightness_de
 CLMS_174_81/Y1                    td                    0.244       4.492 f       u_hdmi_data_in_1/image_brightness_inst/N93[1]/gateop_perm/Z
                                   net (fanout=8)        0.424       4.916         u_hdmi_data_in_1/brightness_data [1]
                                   td                    0.369       5.285 f       u_hdmi_data_in_1/image_contrast_inst/N56.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.285         u_hdmi_data_in_1/image_contrast_inst/N56.co [2]
 CLMA_190_72/Y3                    td                    0.106       5.391 f       u_hdmi_data_in_1/image_contrast_inst/N56.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.532       5.923         _N17             
 CLMA_194_109/Y2                   td                    0.264       6.187 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.572       6.759         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
 CLMA_194_100/COUT                 td                    0.397       7.156 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.156         u_hdmi_data_in_1/image_contrast_inst/_N15535
 CLMA_194_104/Y1                   td                    0.383       7.539 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.328       7.867         u_hdmi_data_in_1/image_contrast_inst/_N101344_3
 CLMS_190_109/COUT                 td                    0.394       8.261 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.261         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
                                   td                    0.044       8.305 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.305         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [5]
 CLMS_190_113/Y2                   td                    0.209       8.514 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_6/gateop_perm/Y
                                   net (fanout=1)        0.236       8.750         u_hdmi_data_in_1/image_contrast_inst/_N27424
 CLMA_190_108/D4                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.750         Logic Levels: 7  
                                                                                   Logic: 2.633ns(49.004%), Route: 2.740ns(50.996%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895    1003.174         ntclkbufg_6      
 CLMA_190_108/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.092    1003.216                          

 Data required time                                               1003.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.216                          
 Data arrival time                                                   8.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.466                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
Endpoint    : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D
Path Group  : top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       3.174         ntclkbufg_6      
 CLMS_94_197/CLK                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK

 CLMS_94_197/Q3                    tco                   0.178       3.352 f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/Q
                                   net (fanout=1)        0.060       3.412         frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
 CLMS_94_197/AD                                                            f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/D

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMS_94_197/CLK                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_write_req_gen_m1/hdmi_vsync_d0/opit_0_inv/CLK
Endpoint    : hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       3.174         ntclkbufg_6      
 CLMA_110_164/CLK                                                          r       hdmi_write_req_gen_m1/hdmi_vsync_d0/opit_0_inv/CLK

 CLMA_110_164/Q2                   tco                   0.180       3.354 f       hdmi_write_req_gen_m1/hdmi_vsync_d0/opit_0_inv/Q
                                   net (fanout=3)        0.059       3.413         hdmi_write_req_gen_m1/hdmi_vsync_d0
 CLMA_110_164/A4                                                           f       hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMA_110_164/CLK                                                          r       hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.029       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L0
Path Group  : top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       3.174         ntclkbufg_6      
 CLMA_94_212/CLK                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_94_212/Q2                    tco                   0.180       3.354 f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.068       3.422         frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull
 CLMA_94_212/D0                                                            f       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.422         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.581%), Route: 0.068ns(27.419%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMA_94_212/CLK                                                           r       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.065       3.110                          

 Data required time                                                  3.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.110                          
 Data arrival time                                                   3.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[32]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.037       3.211         ntclkbufg_0      
 APM_258_276/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_276/PO[0]                 tco                   2.016       5.227 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.227         _N13907          
 APM_258_288/PO[0]                 td                    1.339       6.566 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.566         _N99             
 APM_258_300/P[5]                  td                    1.398       7.964 f       N658_m3/gopapm/P[5]
                                   net (fanout=2)        0.820       8.784         N658[23]         
 CLMA_262_256/COUT                 td                    0.391       9.175 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.175         _N14176          
                                   td                    0.044       9.219 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       9.219         _N14178          
 CLMA_262_260/COUT                 td                    0.044       9.263 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.263         _N14180          
                                   td                    0.044       9.307 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.307         _N14182          
 CLMA_262_264/COUT                 td                    0.044       9.351 r       fft_abs[31]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.351         _N14184          
 CLMA_262_268/CIN                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   9.351         Logic Levels: 5  
                                                                                   Logic: 5.320ns(86.645%), Route: 0.820ns(13.355%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.005      10.694         ntclkbufg_0      
 CLMA_262_268/CLK                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.190      10.884                          
 clock uncertainty                                      -0.150      10.734                          

 Setup time                                             -0.132      10.602                          

 Data required time                                                 10.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.602                          
 Data arrival time                                                   9.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.251                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.037       3.211         ntclkbufg_0      
 APM_258_276/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_276/PO[0]                 tco                   2.016       5.227 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.227         _N13907          
 APM_258_288/PO[0]                 td                    1.339       6.566 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.566         _N99             
 APM_258_300/P[5]                  td                    1.398       7.964 f       N658_m3/gopapm/P[5]
                                   net (fanout=2)        0.820       8.784         N658[23]         
 CLMA_262_256/COUT                 td                    0.391       9.175 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.175         _N14176          
                                   td                    0.044       9.219 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       9.219         _N14178          
 CLMA_262_260/COUT                 td                    0.044       9.263 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.263         _N14180          
                                   td                    0.044       9.307 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.307         _N14182          
                                                                           r       fft_abs[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.307         Logic Levels: 4  
                                                                                   Logic: 5.276ns(86.549%), Route: 0.820ns(13.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.005      10.694         ntclkbufg_0      
 CLMA_262_264/CLK                                                          r       fft_abs[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.190      10.884                          
 clock uncertainty                                      -0.150      10.734                          

 Setup time                                             -0.128      10.606                          

 Data required time                                                 10.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.606                          
 Data arrival time                                                   9.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.299                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.002
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.037       3.211         ntclkbufg_0      
 APM_258_276/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_276/PO[0]                 tco                   2.016       5.227 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.227         _N13907          
 APM_258_288/PO[0]                 td                    1.339       6.566 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.566         _N99             
 APM_258_300/P[5]                  td                    1.398       7.964 f       N658_m3/gopapm/P[5]
                                   net (fanout=2)        0.820       8.784         N658[23]         
 CLMA_262_256/COUT                 td                    0.391       9.175 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.175         _N14176          
                                   td                    0.044       9.219 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       9.219         _N14178          
 CLMA_262_260/COUT                 td                    0.044       9.263 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.263         _N14180          
 CLMA_262_264/CIN                                                          r       fft_abs[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.263         Logic Levels: 4  
                                                                                   Logic: 5.232ns(86.451%), Route: 0.820ns(13.549%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.005      10.694         ntclkbufg_0      
 CLMA_262_264/CLK                                                          r       fft_abs[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.190      10.884                          
 clock uncertainty                                      -0.150      10.734                          

 Setup time                                             -0.132      10.602                          

 Data required time                                                 10.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.602                          
 Data arrival time                                                   9.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[26]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_26/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895       2.892         ntclkbufg_0      
 CLMA_242_248/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[26]/opit_0/CLK

 CLMA_242_248/Q3                   tco                   0.178       3.070 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[26]/opit_0/Q
                                   net (fanout=3)        0.162       3.232         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/shift_ram1_im_out [3]
 CLMS_242_257/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_26/ram16x1d/WD

 Data arrival time                                                   3.232         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.353%), Route: 0.162ns(47.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.037       3.211         ntclkbufg_0      
 CLMS_242_257/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_26/ram16x1d/WCLK
 clock pessimism                                        -0.177       3.034                          
 clock uncertainty                                       0.000       3.034                          

 Hold time                                               0.293       3.327                          

 Data required time                                                  3.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.327                          
 Data arrival time                                                   3.232                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[30]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_30/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895       2.892         ntclkbufg_0      
 CLMA_242_244/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[30]/opit_0/CLK

 CLMA_242_244/Q3                   tco                   0.178       3.070 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[30]/opit_0/Q
                                   net (fanout=3)        0.164       3.234         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/shift_ram1_im_out [7]
 CLMS_242_253/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_30/ram16x1d/WD

 Data arrival time                                                   3.234         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.047%), Route: 0.164ns(47.953%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.037       3.211         ntclkbufg_0      
 CLMS_242_253/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_30/ram16x1d/WCLK
 clock pessimism                                        -0.177       3.034                          
 clock uncertainty                                       0.000       3.034                          

 Hold time                                               0.293       3.327                          

 Data required time                                                  3.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.327                          
 Data arrival time                                                   3.234                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[23]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_23/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895       2.892         ntclkbufg_0      
 CLMA_262_216/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[23]/opit_0/CLK

 CLMA_262_216/Q3                   tco                   0.178       3.070 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[23]/opit_0/Q
                                   net (fanout=3)        0.059       3.129         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/shift_ram1_re_out [23]
 CLMS_262_217/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_23/ram16x1d/WD

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMS_262_217/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_23/ram16x1d/WCLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                               0.293       3.200                          

 Data required time                                                  3.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.200                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMA_210_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_210_57/Q3                    tco                   0.220     117.593 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.470     118.063         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [10]
 CLMA_198_48/M0                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                 118.063         Logic Levels: 0  
                                                                                   Logic: 0.220ns(31.884%), Route: 0.470ns(68.116%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMA_198_48/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 118.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMA_202_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_202_44/Q3                    tco                   0.220     117.593 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.408     118.001         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [1]
 CLMA_198_40/M0                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                 118.001         Logic Levels: 0  
                                                                                   Logic: 0.220ns(35.032%), Route: 0.408ns(64.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMA_198_40/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 118.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMS_202_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_202_45/Q3                    tco                   0.220     117.593 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.385     117.978         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [0]
 CLMA_194_44/M2                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                 117.978         Logic Levels: 0  
                                                                                   Logic: 0.220ns(36.364%), Route: 0.385ns(63.636%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMA_194_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 117.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_202_44/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_202_44/Q0                    tco                   0.182       3.064 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.135       3.199         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [3]
 CLMA_198_40/M2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   3.199         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMA_198_40/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                              -0.011       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_202_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_202_56/Q0                    tco                   0.182       3.064 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140       3.204         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [8]
 CLMA_202_52/M3                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                              -0.011       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMS_202_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_202_45/Q1                    tco                   0.184       3.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.199       3.265         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [2]
 CLMA_198_40/CD                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                   3.265         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.042%), Route: 0.199ns(51.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMA_198_40/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                               0.034       3.122                          

 Data required time                                                  3.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.122                          
 Data arrival time                                                   3.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fft_display_m0/v_data[0]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 DRM_234_168/CLKB[0]                                                       r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_168/QB0[1]                tco                   1.780       4.873 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        0.673       5.546         fft_display_m0/q [1]
                                   td                    0.369       5.915 f       fft_display_m0/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.915         fft_display_m0/N31.co [2]
 CLMA_210_185/COUT                 td                    0.044       5.959 r       fft_display_m0/N31.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.959         fft_display_m0/N31.co [6]
 CLMA_210_193/Y0                   td                    0.123       6.082 r       fft_display_m0/N31.lt_4/gateop_perm/Y
                                   net (fanout=1)        0.072       6.154         _N0              
 CLMA_210_193/Y1                   td                    0.151       6.305 f       fft_display_m0/N49/gateop_perm/Z
                                   net (fanout=6)        0.781       7.086         fft_display_m0/N49
 CLMA_182_152/RS                                                           f       fft_display_m0/v_data[0]/opit_0/RS

 Data arrival time                                                   7.086         Logic Levels: 3  
                                                                                   Logic: 2.467ns(61.783%), Route: 1.526ns(38.217%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895      18.270         ntclkbufg_9      
 CLMA_182_152/CLK                                                          r       fft_display_m0/v_data[0]/opit_0/CLK
 clock pessimism                                         0.188      18.458                          
 clock uncertainty                                      -0.150      18.308                          

 Setup time                                             -0.270      18.038                          

 Data required time                                                 18.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.038                          
 Data arrival time                                                   7.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.952                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fft_display_m0/v_data[1]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 DRM_234_168/CLKB[0]                                                       r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_168/QB0[1]                tco                   1.780       4.873 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        0.673       5.546         fft_display_m0/q [1]
                                   td                    0.369       5.915 f       fft_display_m0/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.915         fft_display_m0/N31.co [2]
 CLMA_210_185/COUT                 td                    0.044       5.959 r       fft_display_m0/N31.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.959         fft_display_m0/N31.co [6]
 CLMA_210_193/Y0                   td                    0.123       6.082 r       fft_display_m0/N31.lt_4/gateop_perm/Y
                                   net (fanout=1)        0.072       6.154         _N0              
 CLMA_210_193/Y1                   td                    0.151       6.305 f       fft_display_m0/N49/gateop_perm/Z
                                   net (fanout=6)        0.781       7.086         fft_display_m0/N49
 CLMA_182_152/RS                                                           f       fft_display_m0/v_data[1]/opit_0/RS

 Data arrival time                                                   7.086         Logic Levels: 3  
                                                                                   Logic: 2.467ns(61.783%), Route: 1.526ns(38.217%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895      18.270         ntclkbufg_9      
 CLMA_182_152/CLK                                                          r       fft_display_m0/v_data[1]/opit_0/CLK
 clock pessimism                                         0.188      18.458                          
 clock uncertainty                                      -0.150      18.308                          

 Setup time                                             -0.270      18.038                          

 Data required time                                                 18.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.038                          
 Data arrival time                                                   7.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.952                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : fft_display_m0/v_data[9]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 DRM_234_168/CLKB[0]                                                       r       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_168/QB0[1]                tco                   1.780       4.873 f       fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        0.673       5.546         fft_display_m0/q [1]
                                   td                    0.369       5.915 f       fft_display_m0/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.915         fft_display_m0/N31.co [2]
 CLMA_210_185/COUT                 td                    0.044       5.959 r       fft_display_m0/N31.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.959         fft_display_m0/N31.co [6]
 CLMA_210_193/Y0                   td                    0.123       6.082 r       fft_display_m0/N31.lt_4/gateop_perm/Y
                                   net (fanout=1)        0.072       6.154         _N0              
 CLMA_210_193/Y1                   td                    0.151       6.305 f       fft_display_m0/N49/gateop_perm/Z
                                   net (fanout=6)        0.781       7.086         fft_display_m0/N49
 CLMA_182_152/RS                                                           f       fft_display_m0/v_data[9]/opit_0/RS

 Data arrival time                                                   7.086         Logic Levels: 3  
                                                                                   Logic: 2.467ns(61.783%), Route: 1.526ns(38.217%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895      18.270         ntclkbufg_9      
 CLMA_182_152/CLK                                                          r       fft_display_m0/v_data[9]/opit_0/CLK
 clock pessimism                                         0.188      18.458                          
 clock uncertainty                                      -0.150      18.308                          

 Setup time                                             -0.270      18.038                          

 Data required time                                                 18.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.038                          
 Data arrival time                                                   7.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.952                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/i_data_d0[8]/opit_0/CLK
Endpoint    : fft_display_m0/timing_gen_xy_m0/i_data_d1[8]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895       2.886         ntclkbufg_9      
 CLMA_186_148/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/i_data_d0[8]/opit_0/CLK

 CLMA_186_148/Q3                   tco                   0.178       3.064 f       fft_display_m0/timing_gen_xy_m0/i_data_d0[8]/opit_0/Q
                                   net (fanout=1)        0.058       3.122         fft_display_m0/timing_gen_xy_m0/i_data_d0 [8]
 CLMA_186_148/AD                                                           f       fft_display_m0/timing_gen_xy_m0/i_data_d1[8]/opit_0/D

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 CLMA_186_148/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/i_data_d1[8]/opit_0/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/timing_gen_xy_m0/hs_d1/opit_0/CLK
Endpoint    : fft_display_m0/timing_gen_xy_m0/hs_d0/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895       2.886         ntclkbufg_9      
 CLMA_182_137/CLK                                                          r       wav_display_m0/timing_gen_xy_m0/hs_d1/opit_0/CLK

 CLMA_182_137/Q2                   tco                   0.180       3.066 f       wav_display_m0/timing_gen_xy_m0/hs_d1/opit_0/Q
                                   net (fanout=1)        0.058       3.124         wave1_hs         
 CLMA_182_137/CD                                                           f       fft_display_m0/timing_gen_xy_m0/hs_d0/opit_0/D

 Data arrival time                                                   3.124         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 CLMA_182_137/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/hs_d0/opit_0/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : color_bar_m1/active_x[10]/opit_0_inv_A2Q21/CLK
Endpoint    : color_bar_m1/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895       2.886         ntclkbufg_9      
 CLMA_182_133/CLK                                                          r       color_bar_m1/active_x[10]/opit_0_inv_A2Q21/CLK

 CLMA_182_133/Q0                   tco                   0.179       3.065 f       color_bar_m1/active_x[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.058       3.123         color_bar_m1/active_x [9]
 CLMA_182_132/B4                                                           f       color_bar_m1/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.123         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 CLMA_182_132/CLK                                                          r       color_bar_m1/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.029       2.872                          

 Data required time                                                  2.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.872                          
 Data arrival time                                                   3.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_182_228/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_228/Q1                   tco                   0.224       3.313 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        0.074       3.387         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level [9]
 CLMA_182_229/Y0                   td                    0.378       3.765 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_6/gateop_perm/Z
                                   net (fanout=1)        0.370       4.135         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N106999
 CLMS_174_229/Y0                   td                    0.150       4.285 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_9/gateop_perm/Z
                                   net (fanout=1)        0.284       4.569         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/_N107002
 CLMA_182_228/Y3                   td                    0.151       4.720 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_en1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=13)       0.403       5.123         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/rd_en0
                                   td                    0.368       5.491 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.491         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17829
 CLMA_182_208/COUT                 td                    0.044       5.535 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.535         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17831
                                   td                    0.044       5.579 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.579         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17833
 CLMA_182_212/Y2                   td                    0.209       5.788 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=1)        0.210       5.998         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11 [7]
 CLMS_174_213/Y3                   td                    0.358       6.356 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=2)        0.275       6.631         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_174_220/COUT                 td                    0.397       7.028 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.028         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N24.co [6]
 CLMA_174_224/Y0                   td                    0.123       7.151 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_inv_A2Q1/Y0
                                   net (fanout=1)        0.072       7.223         _N96             
 CLMA_174_224/C2                                                           r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   7.223         Logic Levels: 8  
                                                                                   Logic: 2.446ns(59.168%), Route: 1.688ns(40.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.040         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       8.114 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       8.717 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       9.612         ntclkbufg_3      
 CLMA_174_224/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.301       9.349                          

 Data required time                                                  9.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.349                          
 Data arrival time                                                   7.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.126                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_inv_AQ/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_182_228/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_228/Q1                   tco                   0.224       3.313 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        0.074       3.387         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level [9]
 CLMA_182_229/Y0                   td                    0.378       3.765 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_6/gateop_perm/Z
                                   net (fanout=1)        0.370       4.135         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N106999
 CLMS_174_229/Y0                   td                    0.150       4.285 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N28_mux9_9/gateop_perm/Z
                                   net (fanout=1)        0.284       4.569         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/_N107002
 CLMA_182_228/Y3                   td                    0.151       4.720 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/wr_en1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=13)       0.403       5.123         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/rd_en0
                                   td                    0.368       5.491 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.491         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17829
 CLMA_182_208/COUT                 td                    0.044       5.535 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.535         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17831
                                   td                    0.044       5.579 r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.579         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N17833
 CLMA_182_212/Y3                   td                    0.365       5.944 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.387       6.331         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N11 [8]
 CLMS_170_221/Y0                   td                    0.150       6.481 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N12[8]/gateop_perm/Z
                                   net (fanout=2)        0.429       6.910         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rrptr [8]
                                   td                    0.251       7.161 f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.161         sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N138_5.co [10]
                                                                           f       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_inv_AQ/Cin

 Data arrival time                                                   7.161         Logic Levels: 6  
                                                                                   Logic: 2.125ns(52.186%), Route: 1.947ns(47.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.040         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       8.114 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       8.717 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       9.612         ntclkbufg_3      
 CLMA_182_228/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/line_Shift_m0/u_fifo_shift0/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.206       9.818                          
 clock uncertainty                                      -0.150       9.668                          

 Setup time                                             -0.115       9.553                          

 Data required time                                                  9.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.553                          
 Data arrival time                                                   7.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.392                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : osd_display_m0/v_data[5]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 DRM_178_148/CLKB[0]                                                       r       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_148/QB0[4]                tco                   1.780       4.869 f       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        0.401       5.270         osd_display_m0/q [4]
 CLMS_174_157/Y1                   td                    0.359       5.629 f       osd_display_m0/N35_7/gateop/F
                                   net (fanout=1)        0.393       6.022         osd_display_m0/_N25612
 CLMA_170_172/Y1                   td                    0.244       6.266 f       osd_display_m0/N62/gateop_perm/Z
                                   net (fanout=16)       0.709       6.975         osd_display_m0/N62
 CLMS_134_149/RS                                                           f       osd_display_m0/v_data[5]/opit_0/RS

 Data arrival time                                                   6.975         Logic Levels: 2  
                                                                                   Logic: 2.383ns(61.323%), Route: 1.503ns(38.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.040         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       8.114 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       8.717 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       9.612         ntclkbufg_3      
 CLMS_134_149/CLK                                                          r       osd_display_m0/v_data[5]/opit_0/CLK
 clock pessimism                                         0.177       9.789                          
 clock uncertainty                                      -0.150       9.639                          

 Setup time                                             -0.270       9.369                          

 Data required time                                                  9.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.369                          
 Data arrival time                                                   6.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.394                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_3/u_video_scale_down/vout_dat[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi_data_in_3/image_brightness_inst/data_r[8]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       2.882         ntclkbufg_3      
 CLMA_146_184/CLK                                                          r       u_hdmi_data_in_3/u_video_scale_down/vout_dat[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_184/Q2                   tco                   0.180       3.062 f       u_hdmi_data_in_3/u_video_scale_down/vout_dat[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.121         u_hdmi_data_in_3/vout_dat [8]
 CLMS_146_185/CD                                                           f       u_hdmi_data_in_3/image_brightness_inst/data_r[8]/opit_0_inv/D

 Data arrival time                                                   3.121         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMS_146_185/CLK                                                          r       u_hdmi_data_in_3/image_brightness_inst/data_r[8]/opit_0_inv/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Hold time                                               0.040       2.937                          

 Data required time                                                  2.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.937                          
 Data arrival time                                                   3.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[0]/opit_0_inv/CLK
Endpoint    : sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[1]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       2.882         ntclkbufg_3      
 CLMA_166_176/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[0]/opit_0_inv/CLK

 CLMA_166_176/Q3                   tco                   0.178       3.060 f       sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[0]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.118         sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r [0]
 CLMA_166_176/AD                                                           f       sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[1]/opit_0_inv/D

 Data arrival time                                                   3.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_166_176/CLK                                                          r       sobel_test_m0/Matrixe_3X3_m0/ycbcr_vs_r[1]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_hs_r[0]/opit_0_inv/CLK
Endpoint    : sobel_test_m0/ycbcr_hs_r[1]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       2.882         ntclkbufg_3      
 CLMA_114_196/CLK                                                          r       sobel_test_m0/ycbcr_hs_r[0]/opit_0_inv/CLK

 CLMA_114_196/Q3                   tco                   0.178       3.060 f       sobel_test_m0/ycbcr_hs_r[0]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.118         sobel_test_m0/ycbcr_hs_r [0]
 CLMA_114_196/AD                                                           f       sobel_test_m0/ycbcr_hs_r[1]/opit_0_inv/D

 Data arrival time                                                   3.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_114_196/CLK                                                          r       sobel_test_m0/ycbcr_hs_r[1]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMS_98_193/CLK                                                           r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_98_193/Q1                    tco                   0.223    4966.959 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=73)       1.525    4968.484         frame_read_write_m3/write_fifo_aclr
 DRM_142_44/RSTA[0]                                                        f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                4968.484         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.757%), Route: 1.525ns(87.243%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    4962.892         ntclkbufg_3      
 DRM_142_44/CLKA[0]                                                        r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.015    4962.879                          

 Data required time                                               4962.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.879                          
 Data arrival time                                                4968.484                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.605                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.592  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMS_98_193/CLK                                                           r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_98_193/Q1                    tco                   0.223    4966.959 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=73)       1.566    4968.525         frame_read_write_m3/write_fifo_aclr
 DRM_178_316/RSTA[0]                                                       f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                4968.525         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.465%), Route: 1.566ns(87.535%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.005    4963.002         ntclkbufg_3      
 DRM_178_316/CLKA[0]                                                       r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.152    4963.154                          
 clock uncertainty                                      -0.150    4963.004                          

 Setup time                                             -0.015    4962.989                          

 Data required time                                               4962.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.989                          
 Data arrival time                                                4968.525                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.536                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.682  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMA_118_156/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_156/Q0                   tco                   0.221    4966.957 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       1.387    4968.344         frame_read_write_m1/read_fifo_aclr
 DRM_26_88/RSTB[0]                                                         f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                4968.344         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.744%), Route: 1.387ns(86.256%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.915    4962.912         ntclkbufg_3      
 DRM_26_88/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152    4963.064                          
 clock uncertainty                                      -0.150    4962.914                          

 Setup time                                             -0.022    4962.892                          

 Data required time                                               4962.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.892                          
 Data arrival time                                                4968.344                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.452                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_78_200/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_78_200/Q0                    tco                   0.182       6.569 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.141       6.710         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_78_204/AD                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                   6.710         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.347%), Route: 0.141ns(43.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_78_204/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                               0.034       3.121                          

 Data required time                                                  3.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.121                          
 Data arrival time                                                   6.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.589                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMS_78_205/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_78_205/Q1                    tco                   0.184       6.571 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.135       6.706         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_78_204/M1                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   6.706         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.680%), Route: 0.135ns(42.320%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_78_204/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.630                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_130_144/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_130_144/Q1                   tco                   0.184       6.571 r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.708         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMA_126_149/M2                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   6.708         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.321%), Route: 0.137ns(42.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_126_149/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.632                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m3/vout_data_r[11]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 DRM_54_232/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_232/QB0[1]                 tco                   1.780       4.879 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        2.036       6.915         ch3_read_data[11]
 CLMS_218_165/A0                                                           f       video_rect_read_data_m3/vout_data_r[11]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.915         Logic Levels: 0  
                                                                                   Logic: 1.780ns(46.646%), Route: 2.036ns(53.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMS_218_165/CLK                                                          r       video_rect_read_data_m3/vout_data_r[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      42.492                          
 clock uncertainty                                      -0.150      42.342                          

 Setup time                                             -0.154      42.188                          

 Data required time                                                 42.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.188                          
 Data arrival time                                                   6.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.273                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m3/vout_data_r[9]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 DRM_82_212/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_82_212/QB0[1]                 tco                   1.780       4.879 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        1.828       6.707         ch3_read_data[9] 
 CLMA_222_152/C1                                                           f       video_rect_read_data_m3/vout_data_r[9]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.707         Logic Levels: 0  
                                                                                   Logic: 1.780ns(49.335%), Route: 1.828ns(50.665%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMA_222_152/CLK                                                          r       video_rect_read_data_m3/vout_data_r[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      42.492                          
 clock uncertainty                                      -0.150      42.342                          

 Setup time                                             -0.190      42.152                          

 Data required time                                                 42.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.152                          
 Data arrival time                                                   6.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.445                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : video_rect_read_data_m3/vout_data_r[10]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 DRM_54_232/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_54_232/QB0[0]                 tco                   1.780       4.879 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        1.939       6.818         ch3_read_data[10]
 CLMS_218_161/A4                                                           f       video_rect_read_data_m3/vout_data_r[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.818         Logic Levels: 0  
                                                                                   Logic: 1.780ns(47.862%), Route: 1.939ns(52.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMS_218_161/CLK                                                          r       video_rect_read_data_m3/vout_data_r[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177      42.492                          
 clock uncertainty                                      -0.150      42.342                          

 Setup time                                             -0.079      42.263                          

 Data required time                                                 42.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.263                          
 Data arrival time                                                   6.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.445                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_166_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK

 CLMS_166_153/Q2                   tco                   0.180       3.072 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/Q
                                   net (fanout=1)        0.060       3.132         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4]
 CLMS_166_153/CD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D

 Data arrival time                                                   3.132         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMS_166_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.206       2.893                          
 clock uncertainty                                       0.000       2.893                          

 Hold time                                               0.040       2.933                          

 Data required time                                                  2.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.933                          
 Data arrival time                                                   3.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[0]/opit_0_L5Q_perm/CLK
Endpoint    : video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_222_177/CLK                                                          r       video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[0]/opit_0_L5Q_perm/CLK

 CLMS_222_177/Q0                   tco                   0.182       3.074 r       video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.063       3.137         video_rect_read_data_m3/timing_gen_xy_m0/i_data_d0 [0]
 CLMA_222_176/M0                                                           r       video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[0]/opit_0/D

 Data arrival time                                                   3.137         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_222_176/CLK                                                          r       video_rect_read_data_m3/timing_gen_xy_m0/i_data_d1[0]/opit_0/CLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                              -0.011       2.896                          

 Data required time                                                  2.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.896                          
 Data arrival time                                                   3.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/cmos_vsync_d1/opit_0/CLK
Endpoint    : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/cmos_vsync_d1/opit_0/CLK

 CLMS_186_161/Q2                   tco                   0.180       3.072 f       camera_delay_inst/cmos_vsync_d1/opit_0/Q
                                   net (fanout=1)        0.058       3.130         camera_delay_inst/cmos_vsync_d1
 CLMS_186_161/A4                                                           f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.893                          
 clock uncertainty                                       0.000       2.893                          

 Hold time                                              -0.029       2.864                          

 Data required time                                                  2.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.864                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.676  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.908
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.281     678.240         frame_read_write_m3/read_fifo_aclr
 DRM_26_68/RSTB[0]                                                         f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 678.240         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.827%), Route: 1.281ns(85.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.911     673.099         ntclkbufg_8      
 DRM_26_68/CLKB[0]                                                         r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     673.251                          
 clock uncertainty                                      -0.150     673.101                          

 Setup time                                             -0.022     673.079                          

 Data required time                                                673.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                673.079                          
 Data arrival time                                                 678.240                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.161                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.668  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.916
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.252     678.211         frame_read_write_m3/read_fifo_aclr
 DRM_54_68/RSTB[0]                                                         f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 678.211         Logic Levels: 0  
                                                                                   Logic: 0.223ns(15.119%), Route: 1.252ns(84.881%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.919     673.107         ntclkbufg_8      
 DRM_54_68/CLKB[0]                                                         r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     673.259                          
 clock uncertainty                                      -0.150     673.109                          

 Setup time                                             -0.022     673.087                          

 Data required time                                                673.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                673.087                          
 Data arrival time                                                 678.211                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.124                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.155     678.114         frame_read_write_m3/read_fifo_aclr
 DRM_54_232/RSTB[0]                                                        f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 678.114         Logic Levels: 0  
                                                                                   Logic: 0.223ns(16.183%), Route: 1.155ns(83.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895     673.083         ntclkbufg_8      
 DRM_54_232/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     673.235                          
 clock uncertainty                                      -0.150     673.085                          

 Setup time                                             -0.022     673.063                          

 Data required time                                                673.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                673.063                          
 Data arrival time                                                 678.114                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.051                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMS_162_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_157/Q1                   tco                   0.184    2056.571 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140    2056.711         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMS_162_153/AD                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                2056.711         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMS_162_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Hold time                                               0.034    2053.127                          

 Data required time                                               2053.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2053.127                          
 Data arrival time                                                2056.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.584                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMS_162_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_162_157/Q3                   tco                   0.182    2056.569 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137    2056.706         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [4]
 CLMS_166_153/M1                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                2056.706         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMS_166_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Hold time                                              -0.011    2053.082                          

 Data required time                                               2053.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2053.082                          
 Data arrival time                                                2056.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.624                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMA_166_152/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_166_152/Q0                   tco                   0.182    2056.569 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139    2056.708         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMS_162_153/M0                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                2056.708         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMS_162_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Hold time                                              -0.011    2053.082                          

 Data required time                                               2053.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2053.082                          
 Data arrival time                                                2056.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.626                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_274_116/CLK                                                          r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_274_116/Q3                   tco                   0.220       2.077 f       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.485       2.562         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_262_128/Y1                   td                    0.360       2.922 f       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.290       3.212         mac_test0/mac_top0/icmp0/_N108105
 CLMA_262_112/Y3                   td                    0.151       3.363 f       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.256       3.619         mac_test0/mac_top0/icmp0/_N108107
 CLMS_266_117/Y0                   td                    0.150       3.769 f       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.371       4.140         mac_test0/mac_top0/icmp0/_N92374
 CLMS_266_105/Y0                   td                    0.162       4.302 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/gateop_perm/Z
                                   net (fanout=6)        0.078       4.380         mac_test0/mac_top0/icmp0/_N92379
 CLMS_266_105/Y1                   td                    0.162       4.542 r       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.175       4.717         mac_test0/mac_top0/icmp0/_N93301
 CLMS_266_101/Y1                   td                    0.151       4.868 f       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.409       5.277         mac_test0/mac_top0/icmp0/N714
 CLMA_262_80/Y3                    td                    0.243       5.520 f       mac_test0/mac_top0/icmp0/N713_8[0]/gateop_perm/Z
                                   net (fanout=2)        0.288       5.808         mac_test0/mac_top0/icmp0/nb7 [0]
                                   td                    0.365       6.173 f       mac_test0/mac_top0/icmp0/N713_9_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.173         mac_test0/mac_top0/icmp0/_N19594
 CLMS_254_81/COUT                  td                    0.044       6.217 r       mac_test0/mac_top0/icmp0/N713_9_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.217         mac_test0/mac_top0/icmp0/_N19596
                                   td                    0.044       6.261 r       mac_test0/mac_top0/icmp0/N713_9_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.261         mac_test0/mac_top0/icmp0/_N19598
 CLMS_254_85/COUT                  td                    0.044       6.305 r       mac_test0/mac_top0/icmp0/N713_9_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.305         mac_test0/mac_top0/icmp0/_N19600
                                   td                    0.044       6.349 r       mac_test0/mac_top0/icmp0/N713_9_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.349         mac_test0/mac_top0/icmp0/_N19602
 CLMS_254_89/COUT                  td                    0.044       6.393 r       mac_test0/mac_top0/icmp0/N713_9_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.393         mac_test0/mac_top0/icmp0/_N19604
                                   td                    0.044       6.437 r       mac_test0/mac_top0/icmp0/N713_9_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.437         mac_test0/mac_top0/icmp0/_N19606
 CLMS_254_93/COUT                  td                    0.044       6.481 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.481         mac_test0/mac_top0/icmp0/_N19608
                                   td                    0.044       6.525 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.525         mac_test0/mac_top0/icmp0/_N19610
 CLMS_254_97/COUT                  td                    0.044       6.569 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.569         mac_test0/mac_top0/icmp0/_N19612
                                   td                    0.044       6.613 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.613         mac_test0/mac_top0/icmp0/_N19614
 CLMS_254_101/COUT                 td                    0.044       6.657 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.657         mac_test0/mac_top0/icmp0/_N19616
                                   td                    0.044       6.701 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.701         mac_test0/mac_top0/icmp0/_N19618
 CLMS_254_105/COUT                 td                    0.044       6.745 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.745         mac_test0/mac_top0/icmp0/_N19620
                                   td                    0.044       6.789 r       mac_test0/mac_top0/icmp0/N713_9_28/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.789         mac_test0/mac_top0/icmp0/_N19622
 CLMS_254_109/Y3                   td                    0.387       7.176 r       mac_test0/mac_top0/icmp0/N713_9_30/gateop_A2/Y1
                                   net (fanout=1)        0.322       7.498         mac_test0/mac_top0/icmp0/nb5 [30]
 CLMS_262_101/D4                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.498         Logic Levels: 15 
                                                                                   Logic: 2.967ns(52.597%), Route: 2.674ns(47.403%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMS_262_101/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Setup time                                             -0.092    1001.596                          

 Data required time                                               1001.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.596                          
 Data arrival time                                                   7.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.098                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q/L4
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_274_116/CLK                                                          r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_274_116/Q3                   tco                   0.220       2.077 f       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.485       2.562         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_262_128/Y1                   td                    0.360       2.922 f       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.290       3.212         mac_test0/mac_top0/icmp0/_N108105
 CLMA_262_112/Y3                   td                    0.151       3.363 f       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.256       3.619         mac_test0/mac_top0/icmp0/_N108107
 CLMS_266_117/Y0                   td                    0.150       3.769 f       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.371       4.140         mac_test0/mac_top0/icmp0/_N92374
 CLMS_266_105/Y0                   td                    0.162       4.302 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/gateop_perm/Z
                                   net (fanout=6)        0.078       4.380         mac_test0/mac_top0/icmp0/_N92379
 CLMS_266_105/Y1                   td                    0.162       4.542 r       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.175       4.717         mac_test0/mac_top0/icmp0/_N93301
 CLMS_266_101/Y1                   td                    0.151       4.868 f       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.409       5.277         mac_test0/mac_top0/icmp0/N714
 CLMA_262_80/Y3                    td                    0.243       5.520 f       mac_test0/mac_top0/icmp0/N713_8[0]/gateop_perm/Z
                                   net (fanout=2)        0.288       5.808         mac_test0/mac_top0/icmp0/nb7 [0]
                                   td                    0.365       6.173 f       mac_test0/mac_top0/icmp0/N713_9_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.173         mac_test0/mac_top0/icmp0/_N19594
 CLMS_254_81/COUT                  td                    0.044       6.217 r       mac_test0/mac_top0/icmp0/N713_9_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.217         mac_test0/mac_top0/icmp0/_N19596
                                   td                    0.044       6.261 r       mac_test0/mac_top0/icmp0/N713_9_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.261         mac_test0/mac_top0/icmp0/_N19598
 CLMS_254_85/COUT                  td                    0.044       6.305 r       mac_test0/mac_top0/icmp0/N713_9_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.305         mac_test0/mac_top0/icmp0/_N19600
                                   td                    0.044       6.349 r       mac_test0/mac_top0/icmp0/N713_9_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.349         mac_test0/mac_top0/icmp0/_N19602
 CLMS_254_89/COUT                  td                    0.044       6.393 r       mac_test0/mac_top0/icmp0/N713_9_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.393         mac_test0/mac_top0/icmp0/_N19604
                                   td                    0.044       6.437 r       mac_test0/mac_top0/icmp0/N713_9_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.437         mac_test0/mac_top0/icmp0/_N19606
 CLMS_254_93/COUT                  td                    0.044       6.481 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.481         mac_test0/mac_top0/icmp0/_N19608
                                   td                    0.044       6.525 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.525         mac_test0/mac_top0/icmp0/_N19610
 CLMS_254_97/COUT                  td                    0.044       6.569 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.569         mac_test0/mac_top0/icmp0/_N19612
                                   td                    0.044       6.613 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.613         mac_test0/mac_top0/icmp0/_N19614
 CLMS_254_101/COUT                 td                    0.044       6.657 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.657         mac_test0/mac_top0/icmp0/_N19616
                                   td                    0.044       6.701 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.701         mac_test0/mac_top0/icmp0/_N19618
 CLMS_254_105/COUT                 td                    0.044       6.745 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.745         mac_test0/mac_top0/icmp0/_N19620
 CLMS_254_109/Y1                   td                    0.383       7.128 r       mac_test0/mac_top0/icmp0/N713_9_28/gateop_A2/Y1
                                   net (fanout=1)        0.324       7.452         mac_test0/mac_top0/icmp0/nb5 [28]
 CLMS_262_101/C4                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q/L4

 Data arrival time                                                   7.452         Logic Levels: 15 
                                                                                   Logic: 2.919ns(52.172%), Route: 2.676ns(47.828%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMS_262_101/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Setup time                                             -0.094    1001.594                          

 Data required time                                               1001.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.594                          
 Data arrival time                                                   7.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.142                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_274_116/CLK                                                          r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_274_116/Q3                   tco                   0.220       2.077 f       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.485       2.562         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_262_128/Y1                   td                    0.360       2.922 f       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.290       3.212         mac_test0/mac_top0/icmp0/_N108105
 CLMA_262_112/Y3                   td                    0.151       3.363 f       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.256       3.619         mac_test0/mac_top0/icmp0/_N108107
 CLMS_266_117/Y0                   td                    0.150       3.769 f       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.371       4.140         mac_test0/mac_top0/icmp0/_N92374
 CLMS_266_105/Y0                   td                    0.162       4.302 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_115/gateop_perm/Z
                                   net (fanout=6)        0.078       4.380         mac_test0/mac_top0/icmp0/_N92379
 CLMS_266_105/Y1                   td                    0.162       4.542 r       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.175       4.717         mac_test0/mac_top0/icmp0/_N93301
 CLMS_266_101/Y1                   td                    0.151       4.868 f       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.409       5.277         mac_test0/mac_top0/icmp0/N714
 CLMA_262_80/Y3                    td                    0.243       5.520 f       mac_test0/mac_top0/icmp0/N713_8[0]/gateop_perm/Z
                                   net (fanout=2)        0.288       5.808         mac_test0/mac_top0/icmp0/nb7 [0]
                                   td                    0.365       6.173 f       mac_test0/mac_top0/icmp0/N713_9_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.173         mac_test0/mac_top0/icmp0/_N19594
 CLMS_254_81/COUT                  td                    0.044       6.217 r       mac_test0/mac_top0/icmp0/N713_9_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.217         mac_test0/mac_top0/icmp0/_N19596
                                   td                    0.044       6.261 r       mac_test0/mac_top0/icmp0/N713_9_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.261         mac_test0/mac_top0/icmp0/_N19598
 CLMS_254_85/COUT                  td                    0.044       6.305 r       mac_test0/mac_top0/icmp0/N713_9_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.305         mac_test0/mac_top0/icmp0/_N19600
                                   td                    0.044       6.349 r       mac_test0/mac_top0/icmp0/N713_9_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.349         mac_test0/mac_top0/icmp0/_N19602
 CLMS_254_89/COUT                  td                    0.044       6.393 r       mac_test0/mac_top0/icmp0/N713_9_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.393         mac_test0/mac_top0/icmp0/_N19604
                                   td                    0.044       6.437 r       mac_test0/mac_top0/icmp0/N713_9_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.437         mac_test0/mac_top0/icmp0/_N19606
 CLMS_254_93/COUT                  td                    0.044       6.481 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.481         mac_test0/mac_top0/icmp0/_N19608
                                   td                    0.044       6.525 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.525         mac_test0/mac_top0/icmp0/_N19610
 CLMS_254_97/COUT                  td                    0.044       6.569 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.569         mac_test0/mac_top0/icmp0/_N19612
                                   td                    0.044       6.613 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.613         mac_test0/mac_top0/icmp0/_N19614
 CLMS_254_101/COUT                 td                    0.044       6.657 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.657         mac_test0/mac_top0/icmp0/_N19616
                                   td                    0.044       6.701 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.701         mac_test0/mac_top0/icmp0/_N19618
 CLMS_254_105/COUT                 td                    0.044       6.745 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.745         mac_test0/mac_top0/icmp0/_N19620
                                   td                    0.044       6.789 r       mac_test0/mac_top0/icmp0/N713_9_28/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.789         mac_test0/mac_top0/icmp0/_N19622
 CLMS_254_109/COUT                 td                    0.044       6.833 r       mac_test0/mac_top0/icmp0/N713_9_30/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.833         mac_test0/mac_top0/icmp0/_N19624
 CLMS_254_113/Y0                   td                    0.206       7.039 f       mac_test0/mac_top0/icmp0/N713_9_32/gateop_perm/Y
                                   net (fanout=1)        0.370       7.409         mac_test0/mac_top0/icmp0/nb5 [31]
 CLMA_262_108/B4                                                           f       mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.409         Logic Levels: 16 
                                                                                   Logic: 2.830ns(50.973%), Route: 2.722ns(49.027%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMA_262_108/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Setup time                                             -0.079    1001.609                          

 Data required time                                               1001.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.609                          
 Data arrival time                                                   7.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.200                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/ram_write_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/ADDRA[4]
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMA_274_80/CLK                                                           r       mac_test0/mac_top0/icmp0/ram_write_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_274_80/Q0                    tco                   0.182       1.992 r       mac_test0/mac_top0/icmp0/ram_write_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.194       2.186         mac_test0/mac_top0/icmp0/ram_write_addr [1]
 DRM_278_68/ADA0[4]                                                        r       mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/ADDRA[4]

 Data arrival time                                                   2.186         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.404%), Route: 0.194ns(51.596%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 DRM_278_68/CLKA[0]                                                        r       mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/CLKA
 clock pessimism                                        -0.028       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Hold time                                               0.166       1.995                          

 Data required time                                                  1.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.995                          
 Data arrival time                                                   2.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.191                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/D
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMS_274_205/CLK                                                          r       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/CLK

 CLMS_274_205/Q3                   tco                   0.178       1.988 f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.060       2.048         buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr1 [3]
 CLMS_274_205/AD                                                           f       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/D

 Data arrival time                                                   2.048         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMS_274_205/CLK                                                          r       buf_sfp1_2_u2/fifo_ch0/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.046       1.811                          
 clock uncertainty                                       0.000       1.811                          

 Hold time                                               0.040       1.851                          

 Data required time                                                  1.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.851                          
 Data arrival time                                                   2.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/ram_write_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/ADDRA[5]
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMA_274_80/CLK                                                           r       mac_test0/mac_top0/icmp0/ram_write_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_274_80/Q3                    tco                   0.182       1.992 r       mac_test0/mac_top0/icmp0/ram_write_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.204       2.196         mac_test0/mac_top0/icmp0/ram_write_addr [2]
 DRM_278_68/ADA0[5]                                                        r       mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/ADDRA[5]

 Data arrival time                                                   2.196         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.150%), Route: 0.204ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 DRM_278_68/CLKA[0]                                                        r       mac_test0/mac_top0/icmp0/icmp_receive_ram/ram/iGopDrm/CLKA
 clock pessimism                                        -0.028       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Hold time                                               0.166       1.995                          

 Data required time                                                  1.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.995                          
 Data arrival time                                                   2.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMA_214_84/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK

 CLMA_214_84/Q0                    tco                   0.221       3.310 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/Q
                                   net (fanout=4)        0.398       3.708         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2 [11]
 CLMS_198_85/Y1                    td                    0.360       4.068 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.370       4.438         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [7]
 CLMS_198_73/Y0                    td                    0.162       4.600 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_7/gateop_perm/Z
                                   net (fanout=2)        0.167       4.767         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [3]
 CLMS_202_73/Y3                    td                    0.360       5.127 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=1)        0.259       5.386         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [1]
                                   td                    0.369       5.755 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.755         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [2]
 CLMS_202_77/COUT                  td                    0.044       5.799 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.799         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMS_202_81/Y1                    td                    0.366       6.165 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.287       6.452         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMA_210_85/A1                                                            f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.452         Logic Levels: 5  
                                                                                   Logic: 1.882ns(55.962%), Route: 1.481ns(44.038%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMA_210_85/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      31.641                          
 clock uncertainty                                      -0.150      31.491                          

 Setup time                                             -0.191      31.300                          

 Data required time                                                 31.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.300                          
 Data arrival time                                                   6.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMA_194_72/CLK                                                           r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_72/Q3                    tco                   0.220       3.309 f       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.514       3.823         u_fifo_ctrl/fifo_wr_en
                                   td                    0.222       4.045 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.045         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N14395
 CLMS_202_49/COUT                  td                    0.044       4.089 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.089         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N14397
 CLMS_202_53/Y1                    td                    0.383       4.472 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.303       4.775         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [5]
 CLMA_210_49/Y2                    td                    0.379       5.154 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N3[5]/gateop/Z
                                   net (fanout=1)        0.257       5.411         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_210_53/COUT                  td                    0.387       5.798 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.798         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMA_210_57/Y1                    td                    0.383       6.181 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.073       6.254         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMA_210_57/C4                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.254         Logic Levels: 5  
                                                                                   Logic: 2.018ns(63.760%), Route: 1.147ns(36.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMA_210_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      31.641                          
 clock uncertainty                                      -0.150      31.491                          

 Setup time                                             -0.094      31.397                          

 Data required time                                                 31.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.397                          
 Data arrival time                                                   6.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.143                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad9280_sample_m0/state_reg[0]/opit_0_inv/CE
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_202_101/CLK                                                          r       ad9280_sample_m0/wait_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_101/Q2                   tco                   0.223       3.312 f       ad9280_sample_m0/wait_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.459       3.771         ad9280_sample_m0/wait_cnt [14]
 CLMA_194_109/Y1                   td                    0.360       4.131 r       ad9280_sample_m0/N93_17/gateop_perm/Z
                                   net (fanout=1)        0.304       4.435         ad9280_sample_m0/_N107419
 CLMA_202_100/Y2                   td                    0.227       4.662 f       ad9280_sample_m0/N93_23/gateop_perm/Z
                                   net (fanout=14)       0.406       5.068         ad9280_sample_m0/_N107425
 CLMA_194_117/Y2                   td                    0.162       5.230 r       ad9280_sample_m0/N93_25/gateop_perm/Z
                                   net (fanout=3)        0.150       5.380         ad9280_sample_m0/N152 [1]
 CLMA_194_117/Y3                   td                    0.151       5.531 f       ad9280_sample_m0/N121/gateop_perm/Z
                                   net (fanout=3)        0.262       5.793         ad9280_sample_m0/N121
 CLMA_194_117/CE                                                           f       ad9280_sample_m0/state_reg[0]/opit_0_inv/CE

 Data arrival time                                                   5.793         Logic Levels: 4  
                                                                                   Logic: 1.123ns(41.531%), Route: 1.581ns(58.469%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMA_194_117/CLK                                                          r       ad9280_sample_m0/state_reg[0]/opit_0_inv/CLK
 clock pessimism                                         0.188      31.641                          
 clock uncertainty                                      -0.150      31.491                          

 Setup time                                             -0.476      31.015                          

 Data required time                                                 31.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.015                          
 Data arrival time                                                   5.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.222                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/sample_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_182_117/CLK                                                          r       ad9280_sample_m0/sample_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_117/Q0                   tco                   0.182       3.064 r       ad9280_sample_m0/sample_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.222       3.286         adc0_buf_addr[0] 
 DRM_178_108/ADA0[4]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADA0[4]

 Data arrival time                                                   3.286         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.050%), Route: 0.222ns(54.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 DRM_178_108/CLKA[0]                                                       r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.127       3.028                          

 Data required time                                                  3.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.028                          
 Data arrival time                                                   3.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMS_198_85/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK

 CLMS_198_85/Q3                    tco                   0.178       3.060 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/Q
                                   net (fanout=1)        0.137       3.197         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr1 [9]
 CLMS_198_85/CD                                                            f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/D

 Data arrival time                                                   3.197         Logic Levels: 0  
                                                                                   Logic: 0.178ns(56.508%), Route: 0.137ns(43.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_198_85/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/ad_data_in_d1[2]/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[2]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMS_174_57/CLK                                                           r       u_fifo_ctrl/ad_data_in_d1[2]/opit_0_inv/CLK

 CLMS_174_57/Q1                    tco                   0.184       3.066 r       u_fifo_ctrl/ad_data_in_d1[2]/opit_0_inv/Q
                                   net (fanout=2)        0.232       3.298         u_fifo_ctrl/ad_data_in_d1 [2]
 DRM_178_68/DA0[2]                                                         r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[2]

 Data arrival time                                                   3.298         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.231%), Route: 0.232ns(55.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 DRM_178_68/CLKA[0]                                                        r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.102       3.003                          

 Data required time                                                  3.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.003                          
 Data arrival time                                                   3.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 P20                                                     0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.074     169.298         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     170.159 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.159         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     170.217 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     170.695         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083     170.778 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614     171.392         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000     171.392 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925     172.317         ntclkbufg_9      
 CLMA_214_168/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMA_214_168/Q0                   tco                   0.221     172.538 f       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=15)       0.431     172.969         wave0_vs         
 CLMS_186_169/A0                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 172.969         Logic Levels: 0  
                                                                                   Logic: 0.221ns(33.896%), Route: 0.431ns(66.104%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       171.426     171.426 r                        
 P20                                                     0.000     171.426 r       sys_clk (port)   
                                   net (fanout=1)        0.074     171.500         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     172.235 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     172.235         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     172.273 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     172.736         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074     172.810 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     173.413         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     173.413 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895     174.308         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.161     174.469                          
 clock uncertainty                                      -0.150     174.319                          

 Setup time                                             -0.154     174.165                          

 Data required time                                                174.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                174.165                          
 Data arrival time                                                 172.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.196                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078     201.380 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603     201.983         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000     201.983 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895     202.878         ntclkbufg_9      
 CLMA_214_168/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMA_214_168/Q0                   tco                   0.182     203.060 r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=15)       0.354     203.414         wave0_vs         
 CLMS_186_169/A0                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 203.414         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.955%), Route: 0.354ns(66.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     202.161 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     203.086         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                              -0.077     202.998                          

 Data required time                                                202.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.998                          
 Data arrival time                                                 203.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1514.250    1514.250 r                        
 P20                                                     0.000    1514.250 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1514.324         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1515.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1515.185         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1515.243 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1515.721         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079    1515.800 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1516.414         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1516.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925    1517.339         ntclkbufg_3      
 CLMA_186_168/CLK                                                          r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK

 CLMA_186_168/Q1                   tco                   0.223    1517.562 f       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/Q
                                   net (fanout=1)        0.067    1517.629         sobel_vs         
 CLMS_186_169/A2                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                1517.629         Logic Levels: 0  
                                                                                   Logic: 0.223ns(76.897%), Route: 0.067ns(23.103%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1514.263    1514.263 r                        
 P20                                                     0.000    1514.263 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1514.337         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1515.072 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1515.072         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1515.110 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    1515.573         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074    1515.647 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1516.250         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000    1516.250 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895    1517.145         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.152    1517.297                          
 clock uncertainty                                      -0.150    1517.147                          

 Setup time                                             -0.305    1516.842                          

 Data required time                                               1516.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1516.842                          
 Data arrival time                                                1517.629                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.787                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L2
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13742.660   13742.660 r                        
 P20                                                     0.000   13742.660 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13742.734         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   13743.469 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13743.469         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   13743.507 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463   13743.970         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074   13744.044 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   13744.647         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000   13744.647 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895   13745.542         ntclkbufg_3      
 CLMA_186_168/CLK                                                          r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK

 CLMA_186_168/Q1                   tco                   0.180   13745.722 f       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/Q
                                   net (fanout=1)        0.058   13745.780         sobel_vs         
 CLMS_186_169/A2                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L2

 Data arrival time                                               13745.780         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13742.651   13742.651 r                        
 P20                                                     0.000   13742.651 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13742.725         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   13743.586 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13743.586         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   13743.644 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478   13744.122         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079   13744.201 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614   13744.815         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000   13744.815 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925   13745.740         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.152   13745.588                          
 clock uncertainty                                       0.150   13745.738                          

 Hold time                                              -0.195   13745.543                          

 Data required time                                              13745.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                              13745.543                          
 Data arrival time                                               13745.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925      87.711         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_202_52/Q1                    tco                   0.223      87.934 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.396      88.330         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [9]
 CLMA_214_56/M0                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  88.330         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.026%), Route: 0.396ns(63.974%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      87.700 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      88.595         ntclkbufg_10     
 CLMA_214_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925      87.711         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_202_52/Q2                    tco                   0.223      87.934 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.382      88.316         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [11]
 CLMA_210_57/M0                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                  88.316         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.860%), Route: 0.382ns(63.140%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      87.700 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      88.595         ntclkbufg_10     
 CLMA_210_57/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925      87.711         ntclkbufg_0      
 CLMS_214_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMS_214_45/Q3                    tco                   0.220      87.931 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.381      88.312         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [7]
 CLMS_214_53/M2                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  88.312         Logic Levels: 0  
                                                                                   Logic: 0.220ns(36.606%), Route: 0.381ns(63.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      87.700 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      88.595         ntclkbufg_10     
 CLMS_214_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     202.884         ntclkbufg_0      
 CLMA_218_48/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_218_48/Q0                    tco                   0.182     203.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.200     203.266         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [6]
 CLMS_214_53/AD                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                 203.266         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.644%), Route: 0.200ns(52.356%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     202.161 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     203.086         ntclkbufg_10     
 CLMS_214_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                               0.034     203.109                          

 Data required time                                                203.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.109                          
 Data arrival time                                                 203.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     202.884         ntclkbufg_0      
 CLMS_214_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_214_45/Q1                    tco                   0.184     203.068 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228     203.296         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [4]
 CLMS_214_53/CD                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                 203.296         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.660%), Route: 0.228ns(55.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     202.161 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     203.086         ntclkbufg_10     
 CLMS_214_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                               0.034     203.109                          

 Data required time                                                203.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.109                          
 Data arrival time                                                 203.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     202.884         ntclkbufg_0      
 CLMA_210_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_210_45/Q3                    tco                   0.182     203.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.204     203.270         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [3]
 CLMA_214_40/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                 203.270         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.150%), Route: 0.204ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     202.161 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     203.086         ntclkbufg_10     
 CLMA_214_40/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                              -0.011     203.064                          

 Data required time                                                203.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.064                          
 Data arrival time                                                 203.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMA_122_136/CLK                                                          r       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_122_136/Q1                   tco                   0.223       3.590 f       I_ips_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=696)      1.537       5.127         I_ips_ddr_top/ddr_rstn
 CLMA_10_192/RS                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   5.127         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.670%), Route: 1.537ns(87.330%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMA_10_192/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   5.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.695                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.321
  Launch Clock Delay      :  2.443
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.412       2.443         nt_sys_clk       
 CLMS_254_273/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_254_273/Q1                   tco                   0.223       2.666 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       0.993       3.659         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMA_194_325/Y3                   td                    0.222       3.881 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop/Z
                                   net (fanout=8)        0.348       4.229         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_190_328/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.229         Logic Levels: 1  
                                                                                   Logic: 0.445ns(24.916%), Route: 1.341ns(75.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.446      22.321         nt_sys_clk       
 CLMA_190_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.156      22.477                          
 clock uncertainty                                      -0.050      22.427                          

 Recovery time                                          -0.476      21.951                          

 Data required time                                                 21.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.951                          
 Data arrival time                                                   4.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.722                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.321
  Launch Clock Delay      :  2.443
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.412       2.443         nt_sys_clk       
 CLMS_254_273/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_254_273/Q1                   tco                   0.223       2.666 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       0.993       3.659         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMA_194_325/Y3                   td                    0.222       3.881 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop/Z
                                   net (fanout=8)        0.348       4.229         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_190_328/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.229         Logic Levels: 1  
                                                                                   Logic: 0.445ns(24.916%), Route: 1.341ns(75.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.446      22.321         nt_sys_clk       
 CLMA_190_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.156      22.477                          
 clock uncertainty                                      -0.050      22.427                          

 Recovery time                                          -0.476      21.951                          

 Data required time                                                 21.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.951                          
 Data arrival time                                                   4.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.722                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.555  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  2.502
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.627       2.502         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q1                   tco                   0.184       2.686 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=95)       0.451       3.137         the_instance_name/P_LANE_RST_2
 CLMS_114_329/RSCO                 td                    0.085       3.222 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       3.222         ntR1938          
 CLMS_114_333/RSCI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.222         Logic Levels: 1  
                                                                                   Logic: 0.269ns(37.361%), Route: 0.451ns(62.639%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.242       3.273         nt_sys_clk       
 CLMS_114_333/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.216       3.057                          
 clock uncertainty                                       0.000       3.057                          

 Removal time                                            0.000       3.057                          

 Data required time                                                  3.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.057                          
 Data arrival time                                                   3.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.165                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[10]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.555  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  2.502
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.627       2.502         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q1                   tco                   0.184       2.686 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=95)       0.451       3.137         the_instance_name/P_LANE_RST_2
 CLMS_114_329/RSCO                 td                    0.085       3.222 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       3.222         ntR1938          
 CLMS_114_333/RSCI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[10]/opit_0_A2Q21/RS

 Data arrival time                                                   3.222         Logic Levels: 1  
                                                                                   Logic: 0.269ns(37.361%), Route: 0.451ns(62.639%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.242       3.273         nt_sys_clk       
 CLMS_114_333/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.216       3.057                          
 clock uncertainty                                       0.000       3.057                          

 Removal time                                            0.000       3.057                          

 Data required time                                                  3.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.057                          
 Data arrival time                                                   3.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.165                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[11]/opit_0_AQ_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.555  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  2.502
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.627       2.502         nt_sys_clk       
 CLMA_162_328/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_162_328/Q1                   tco                   0.184       2.686 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=95)       0.451       3.137         the_instance_name/P_LANE_RST_2
 CLMS_114_329/RSCO                 td                    0.085       3.222 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       3.222         ntR1938          
 CLMS_114_333/RSCI                                                         r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[11]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.222         Logic Levels: 1  
                                                                                   Logic: 0.269ns(37.361%), Route: 0.451ns(62.639%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.242       3.273         nt_sys_clk       
 CLMS_114_333/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr0[11]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.216       3.057                          
 clock uncertainty                                       0.000       3.057                          

 Removal time                                            0.000       3.057                          

 Data required time                                                  3.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.057                          
 Data arrival time                                                   3.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.165                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[53]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_34_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_177/Q1                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1123)     1.772       8.731         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_126_84/RS                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[53]/opit_0_inv/RS

 Data arrival time                                                   8.731         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.178%), Route: 1.772ns(88.822%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMA_126_84/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[53]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   8.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.149                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[197]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_34_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_177/Q1                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1123)     1.772       8.731         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_126_84/RS                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[197]/opit_0_inv/RS

 Data arrival time                                                   8.731         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.178%), Route: 1.772ns(88.822%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMA_126_84/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[197]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   8.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.149                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_34_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_177/Q1                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1123)     1.772       8.731         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_126_84/RS                                                            f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/RS

 Data arrival time                                                   8.731         Logic Levels: 0  
                                                                                   Logic: 0.223ns(11.178%), Route: 1.772ns(88.822%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMA_126_84/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[213]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   8.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.149                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMS_34_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_177/Q1                    tco                   0.184       6.571 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1123)     0.219       6.790         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_181/RSCO                  td                    0.092       6.882 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.882         ntR413           
 CLMA_30_185/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[3]/opit_0_inv/RS

 Data arrival time                                                   6.882         Logic Levels: 1  
                                                                                   Logic: 0.276ns(55.758%), Route: 0.219ns(44.242%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMA_30_185/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[3]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[5]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMS_34_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_34_177/Q1                    tco                   0.184       6.571 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1123)     0.219       6.790         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_181/RSCO                  td                    0.092       6.882 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.882         ntR413           
 CLMA_30_185/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[5]/opit_0_inv/RS

 Data arrival time                                                   6.882         Logic Levels: 1  
                                                                                   Logic: 0.276ns(55.758%), Route: 0.219ns(44.242%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMA_30_185/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMS_14_173/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_14_173/Q0                    tco                   0.182       6.569 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=8)        0.198       6.767         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMS_14_169/RS                                                            r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.767         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_14_169/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                           -0.187       6.415                          

 Data required time                                                  6.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.415                          
 Data arrival time                                                   6.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMA_274_52/CLK                                                           r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_274_52/Q0                    tco                   0.221       3.314 f       rstn_1ms[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.256       3.570         rstn_1ms[1]      
 CLMS_270_53/Y0                    td                    0.380       3.950 f       N703_9/gateop_perm/Z
                                   net (fanout=2)        0.151       4.101         _N101966         
 CLMS_270_53/Y2                    td                    0.264       4.365 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.149       4.514         ms72xx_ctl/N0_rnmt
 CLMS_270_53/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.514         Logic Levels: 2  
                                                                                   Logic: 0.865ns(60.873%), Route: 0.556ns(39.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_7      
 CLMS_270_53/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Recovery time                                          -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   4.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.934                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_7      
 CLMA_274_52/CLK                                                           r       rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_274_52/Q2                    tco                   0.183       3.069 r       rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.138       3.207         rstn_1ms[3]      
 CLMS_270_53/Y0                    td                    0.130       3.337 r       N703_9/gateop_perm/Z
                                   net (fanout=2)        0.124       3.461         _N101966         
 CLMS_270_53/Y2                    td                    0.184       3.645 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.125       3.770         ms72xx_ctl/N0_rnmt
 CLMS_270_53/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.770         Logic Levels: 2  
                                                                                   Logic: 0.497ns(56.222%), Route: 0.387ns(43.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMS_270_53/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.187       2.718                          

 Data required time                                                  2.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.718                          
 Data arrival time                                                   3.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.221     117.594 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.952     118.546         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.150     118.696 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.760     119.456         u_fifo_ctrl/vsync_pulse
 CLMS_214_45/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                 119.456         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.811%), Route: 1.712ns(82.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMS_214_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Recovery time                                          -0.476     117.807                          

 Data required time                                                117.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                117.807                          
 Data arrival time                                                 119.456                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.221     117.594 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.952     118.546         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.150     118.696 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.760     119.456         u_fifo_ctrl/vsync_pulse
 CLMS_214_45/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                 119.456         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.811%), Route: 1.712ns(82.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMS_214_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Recovery time                                          -0.476     117.807                          

 Data required time                                                117.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                117.807                          
 Data arrival time                                                 119.456                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.221     117.594 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.952     118.546         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.150     118.696 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.760     119.456         u_fifo_ctrl/vsync_pulse
 CLMS_214_45/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                 119.456         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.811%), Route: 1.712ns(82.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMS_214_45/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Recovery time                                          -0.476     117.807                          

 Data required time                                                117.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                117.807                          
 Data arrival time                                                 119.456                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.184       3.066 r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.139       3.205         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.167       3.372 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.334       3.706         u_fifo_ctrl/vsync_pulse
 CLMA_202_52/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.706         Logic Levels: 1  
                                                                                   Logic: 0.351ns(42.597%), Route: 0.473ns(57.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Removal time                                           -0.187       2.901                          

 Data required time                                                  2.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.901                          
 Data arrival time                                                   3.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.184       3.066 r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.139       3.205         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.167       3.372 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.334       3.706         u_fifo_ctrl/vsync_pulse
 CLMA_202_52/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.706         Logic Levels: 1  
                                                                                   Logic: 0.351ns(42.597%), Route: 0.473ns(57.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Removal time                                           -0.187       2.901                          

 Data required time                                                  2.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.901                          
 Data arrival time                                                   3.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.184       3.066 r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.139       3.205         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.167       3.372 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.334       3.706         u_fifo_ctrl/vsync_pulse
 CLMA_202_52/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.706         Logic Levels: 1  
                                                                                   Logic: 0.351ns(42.597%), Route: 0.473ns(57.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMA_202_52/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Removal time                                           -0.187       2.901                          

 Data required time                                                  2.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.901                          
 Data arrival time                                                   3.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.805                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMS_94_161/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_94_161/Q1                    tco                   0.223    4966.959 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       0.855    4967.814         frame_read_write_m2/read_fifo_aclr
 CLMS_74_217/RS                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS

 Data arrival time                                                4967.814         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.686%), Route: 0.855ns(79.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    4962.892         ntclkbufg_3      
 CLMS_74_217/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4967.814                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.396                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMS_94_161/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_94_161/Q1                    tco                   0.223    4966.959 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       0.855    4967.814         frame_read_write_m2/read_fifo_aclr
 CLMA_74_216/RS                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                4967.814         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.686%), Route: 0.855ns(79.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    4962.892         ntclkbufg_3      
 CLMA_74_216/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4967.814                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.396                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMS_94_161/CLK                                                           r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_94_161/Q1                    tco                   0.223    4966.959 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=71)       0.855    4967.814         frame_read_write_m2/read_fifo_aclr
 CLMA_74_216/RS                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                4967.814         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.686%), Route: 0.855ns(79.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    4962.892         ntclkbufg_3      
 CLMA_74_216/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4967.814                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.396                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_118_156/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_156/Q0                   tco                   0.182       6.569 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.228       6.797         frame_read_write_m1/read_fifo_aclr
 CLMA_134_156/RS                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/RS

 Data arrival time                                                   6.797         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.390%), Route: 0.228ns(55.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_134_156/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.897                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_118_156/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_156/Q0                   tco                   0.182       6.569 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.228       6.797         frame_read_write_m1/read_fifo_aclr
 CLMA_134_156/RS                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                   6.797         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.390%), Route: 0.228ns(55.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_134_156/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.897                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_118_156/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_156/Q0                   tco                   0.182       6.569 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=69)       0.228       6.797         frame_read_write_m1/read_fifo_aclr
 CLMA_134_156/RS                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

 Data arrival time                                                   6.797         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.390%), Route: 0.228ns(55.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_134_156/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.897                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.221       3.320 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       1.288       4.608         cmos_vsync_delay 
 CLMS_214_117/RS                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.608         Logic Levels: 0  
                                                                                   Logic: 0.221ns(14.645%), Route: 1.288ns(85.355%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMS_214_117/CLK                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      42.492                          
 clock uncertainty                                      -0.150      42.342                          

 Recovery time                                          -0.476      41.866                          

 Data required time                                                 41.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.866                          
 Data arrival time                                                   4.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.258                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.221       3.320 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       1.288       4.608         cmos_vsync_delay 
 CLMS_214_117/RS                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.608         Logic Levels: 0  
                                                                                   Logic: 0.221ns(14.645%), Route: 1.288ns(85.355%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMS_214_117/CLK                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      42.492                          
 clock uncertainty                                      -0.150      42.342                          

 Recovery time                                          -0.476      41.866                          

 Data required time                                                 41.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.866                          
 Data arrival time                                                   4.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.258                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.221       3.320 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       1.288       4.608         cmos_vsync_delay 
 CLMS_214_117/RS                                                           f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.608         Logic Levels: 0  
                                                                                   Logic: 0.221ns(14.645%), Route: 1.288ns(85.355%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMS_214_117/CLK                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      42.492                          
 clock uncertainty                                      -0.150      42.342                          

 Recovery time                                          -0.476      41.866                          

 Data required time                                                 41.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.866                          
 Data arrival time                                                   4.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.258                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.182       3.074 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       0.676       3.750         cmos_vsync_delay 
 DRM_234_128/RSTA[0]                                                       r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.750         Logic Levels: 0  
                                                                                   Logic: 0.182ns(21.212%), Route: 0.676ns(78.788%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 DRM_234_128/CLKA[0]                                                       r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Removal time                                           -0.060       2.851                          

 Data required time                                                  2.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.851                          
 Data arrival time                                                   3.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.182       3.074 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       0.680       3.754         cmos_vsync_delay 
 CLMA_214_108/RSCO                 td                    0.085       3.839 r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000       3.839         ntR686           
 CLMA_214_112/RSCI                                                         r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                   3.839         Logic Levels: 1  
                                                                                   Logic: 0.267ns(28.194%), Route: 0.680ns(71.806%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_214_112/CLK                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.177       2.922                          
 clock uncertainty                                       0.000       2.922                          

 Removal time                                            0.000       2.922                          

 Data required time                                                  2.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.922                          
 Data arrival time                                                   3.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_186_161/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMS_186_161/Q0                   tco                   0.182       3.074 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=43)       0.680       3.754         cmos_vsync_delay 
 CLMA_214_108/RSCO                 td                    0.085       3.839 r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=5)        0.000       3.839         ntR686           
 CLMA_214_112/RSCI                                                         r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS

 Data arrival time                                                   3.839         Logic Levels: 1  
                                                                                   Logic: 0.267ns(28.194%), Route: 0.680ns(71.806%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_214_112/CLK                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.177       2.922                          
 clock uncertainty                                       0.000       2.922                          

 Removal time                                            0.000       2.922                          

 Data required time                                                  2.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.922                          
 Data arrival time                                                   3.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.807     677.766         frame_read_write_m3/read_fifo_aclr
 CLMS_174_157/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                 677.766         Logic Levels: 0  
                                                                                   Logic: 0.223ns(21.650%), Route: 0.807ns(78.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895     673.083         ntclkbufg_8      
 CLMS_174_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152     673.235                          
 clock uncertainty                                      -0.150     673.085                          

 Recovery time                                          -0.476     672.609                          

 Data required time                                                672.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                672.609                          
 Data arrival time                                                 677.766                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.157                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.807     677.766         frame_read_write_m3/read_fifo_aclr
 CLMS_174_157/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                 677.766         Logic Levels: 0  
                                                                                   Logic: 0.223ns(21.650%), Route: 0.807ns(78.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895     673.083         ntclkbufg_8      
 CLMS_174_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152     673.235                          
 clock uncertainty                                      -0.150     673.085                          

 Recovery time                                          -0.476     672.609                          

 Data required time                                                672.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                672.609                          
 Data arrival time                                                 677.766                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.157                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.784     677.743         frame_read_write_m3/read_fifo_aclr
 CLMS_170_169/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS

 Data arrival time                                                 677.743         Logic Levels: 0  
                                                                                   Logic: 0.223ns(22.145%), Route: 0.784ns(77.855%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895     673.083         ntclkbufg_8      
 CLMS_170_169/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.152     673.235                          
 clock uncertainty                                      -0.150     673.085                          

 Recovery time                                          -0.476     672.609                          

 Data required time                                                672.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                672.609                          
 Data arrival time                                                 677.743                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.134                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.183    2056.570 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.464    2057.034         frame_read_write_m3/read_fifo_aclr
 CLMS_162_165/RS                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                2057.034         Logic Levels: 0  
                                                                                   Logic: 0.183ns(28.284%), Route: 0.464ns(71.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMS_162_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Removal time                                           -0.187    2052.906                          

 Data required time                                               2052.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2052.906                          
 Data arrival time                                                2057.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.128                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.183    2056.570 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.464    2057.034         frame_read_write_m3/read_fifo_aclr
 CLMS_162_165/RS                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                2057.034         Logic Levels: 0  
                                                                                   Logic: 0.183ns(28.284%), Route: 0.464ns(71.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMS_162_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Removal time                                           -0.187    2052.906                          

 Data required time                                               2052.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2052.906                          
 Data arrival time                                                2057.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.128                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_160/Q2                   tco                   0.183    2056.570 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.464    2057.034         frame_read_write_m3/read_fifo_aclr
 CLMS_162_165/RS                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

 Data arrival time                                                2057.034         Logic Levels: 0  
                                                                                   Logic: 0.183ns(28.284%), Route: 0.464ns(71.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMS_162_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Removal time                                           -0.187    2052.906                          

 Data required time                                               2052.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2052.906                          
 Data arrival time                                                2057.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.128                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.223       2.080 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.664       2.744         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_290_205/RS                                                           f       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/RS

 Data arrival time                                                   2.744         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.141%), Route: 0.664ns(74.859%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMS_290_205/CLK                                                          r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Recovery time                                          -0.476    1001.212                          

 Data required time                                               1001.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.212                          
 Data arrival time                                                   2.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.468                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.223       2.080 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.664       2.744         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_290_205/RS                                                           f       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/RS

 Data arrival time                                                   2.744         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.141%), Route: 0.664ns(74.859%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMS_290_205/CLK                                                          r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Recovery time                                          -0.476    1001.212                          

 Data required time                                               1001.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.212                          
 Data arrival time                                                   2.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.468                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.223       2.080 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.664       2.744         buf_sfp1_2_u2/ch0_tx_rstn
 CLMA_290_204/RS                                                           f       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv/RS

 Data arrival time                                                   2.744         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.141%), Route: 0.664ns(74.859%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMA_290_204/CLK                                                          r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Recovery time                                          -0.476    1001.212                          

 Data required time                                               1001.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.212                          
 Data arrival time                                                   2.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.468                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.180       1.990 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.252       2.242         buf_sfp1_2_u2/ch0_tx_rstn
 DRM_278_232/RSTB[0]                                                       f       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   2.242         Logic Levels: 0  
                                                                                   Logic: 0.180ns(41.667%), Route: 0.252ns(58.333%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 DRM_278_232/CLKB[0]                                                       r       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.028       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Removal time                                            0.008       1.837                          

 Data required time                                                  1.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.837                          
 Data arrival time                                                   2.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.183       1.993 r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.230       2.223         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_282_225/RSCO                 td                    0.092       2.315 f       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.315         ntR643           
 CLMS_282_229/RSCI                                                         f       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.315         Logic Levels: 1  
                                                                                   Logic: 0.275ns(54.455%), Route: 0.230ns(45.545%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMS_282_229/CLK                                                          r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.028       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Removal time                                            0.000       1.829                          

 Data required time                                                  1.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.829                          
 Data arrival time                                                   2.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.486                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMA_274_228/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_274_228/Q2                   tco                   0.183       1.993 r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=92)       0.230       2.223         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_282_225/RSCO                 td                    0.092       2.315 f       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       2.315         ntR643           
 CLMS_282_229/RSCI                                                         f       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.315         Logic Levels: 1  
                                                                                   Logic: 0.275ns(54.455%), Route: 0.230ns(45.545%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMS_282_229/CLK                                                          r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.028       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Removal time                                            0.000       1.829                          

 Data required time                                                  1.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.829                          
 Data arrival time                                                   2.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.221       3.310 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.952       4.262         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.150       4.412 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.960       5.372         u_fifo_ctrl/vsync_pulse
 CLMA_210_49/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RS

 Data arrival time                                                   5.372         Logic Levels: 1  
                                                                                   Logic: 0.371ns(16.251%), Route: 1.912ns(83.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMA_210_49/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Recovery time                                          -0.476      31.004                          

 Data required time                                                 31.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.004                          
 Data arrival time                                                   5.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.632                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.221       3.310 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.952       4.262         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.150       4.412 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      1.291       5.703         u_fifo_ctrl/vsync_pulse
 DRM_234_24/RSTA[0]                                                        f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.703         Logic Levels: 1  
                                                                                   Logic: 0.371ns(14.193%), Route: 2.243ns(85.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 DRM_234_24/CLKA[0]                                                        r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Recovery time                                          -0.088      31.392                          

 Data required time                                                 31.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.392                          
 Data arrival time                                                   5.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_186_169/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_186_169/Q0                   tco                   0.221       3.310 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.952       4.262         u_fifo_ctrl/in_vsync_t
 CLMA_186_72/Y0                    td                    0.150       4.412 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.770       5.182         u_fifo_ctrl/vsync_pulse
 CLMA_214_56/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.182         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.726%), Route: 1.722ns(82.274%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMA_214_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Recovery time                                          -0.476      31.004                          

 Data required time                                                 31.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.004                          
 Data arrival time                                                   5.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.184       3.066 r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.139       3.205         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.165       3.370 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.254       3.624         u_fifo_ctrl/vsync_pulse
 DRM_178_68/RSTA[0]                                                        f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.624         Logic Levels: 1  
                                                                                   Logic: 0.349ns(47.035%), Route: 0.393ns(52.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 DRM_178_68/CLKA[0]                                                        r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.038       2.863                          

 Data required time                                                  2.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.863                          
 Data arrival time                                                   3.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.761                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.184       3.066 r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.139       3.205         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.167       3.372 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.221       3.593         u_fifo_ctrl/vsync_pulse
 CLMS_202_73/RSCO                  td                    0.085       3.678 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.678         ntR674           
 CLMS_202_77/RSCI                                                          r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   3.678         Logic Levels: 2  
                                                                                   Logic: 0.436ns(54.774%), Route: 0.360ns(45.226%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_202_77/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                            0.000       2.901                          

 Data required time                                                  2.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.901                          
 Data arrival time                                                   3.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMS_190_73/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMS_190_73/Q1                    tco                   0.184       3.066 r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.139       3.205         u_fifo_ctrl/in_vsync_t0
 CLMA_186_72/Y0                    td                    0.167       3.372 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=110)      0.221       3.593         u_fifo_ctrl/vsync_pulse
 CLMS_202_73/RSCO                  td                    0.085       3.678 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=4)        0.000       3.678         ntR674           
 CLMS_202_77/RSCI                                                          r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   3.678         Logic Levels: 2  
                                                                                   Logic: 0.436ns(54.774%), Route: 0.360ns(45.226%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_202_77/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                            0.000       2.901                          

 Data required time                                                  2.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.901                          
 Data arrival time                                                   3.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.777                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMA_34_156/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_34_156/Q0                    tco                   0.223       6.959 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     0.430       7.389         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMA_22_168/Y0                    td                    0.264       7.653 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.475       9.128         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.234 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.234         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.463 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.559         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.559         Logic Levels: 3  
                                                                                   Logic: 3.822ns(65.636%), Route: 2.001ns(34.364%)
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_34_153/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_34_153/Q0                    tco                   0.221       6.957 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=4)        1.461       8.418         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.524 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.524         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.238      11.762 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      11.849         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  11.849         Logic Levels: 2  
                                                                                   Logic: 3.565ns(69.724%), Route: 1.548ns(30.276%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.037       6.848         ntclkbufg_1      
 CLMA_58_252/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_58_252/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.045       8.114         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.106       8.220 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.220         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.238      11.458 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.555         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  11.555         Logic Levels: 2  
                                                                                   Logic: 3.565ns(75.738%), Route: 1.142ns(24.262%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxctl (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rxctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rxctl      
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       rgmii_rxctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         rgmii_rxctl_ibuf/ntD
 IOL_71_373/DI                                                             r       util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         rgmii_rxd[0]     
 IOBD_72_376/DIN                   td                    0.735       0.806 r       rgmii_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.806         rgmii_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         rgmii_rxd[1]     
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       rgmii_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.806         rgmii_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           Low Pulse Width   CLMS_34_169/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_34_169/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_34_169/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_70_109/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_70_109/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_109/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_278_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_24/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_24/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_82_24/CLKA[0]       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_82_24/CLKA[0]       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_82_4/CLKA[0]        frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.326       3.846           1.520           High Pulse Width  CLMS_166_93/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 2.326       3.846           1.520           Low Pulse Width   CLMS_166_93/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 2.326       3.846           1.520           High Pulse Width  CLMS_166_85/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.974       7.692           0.718           High Pulse Width  DRM_234_168/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.974       7.692           0.718           Low Pulse Width   DRM_234_168/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.974       7.692           0.718           High Pulse Width  DRM_178_108/CLKB[0]     wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.455       3.365           0.910           Low Pulse Width   APM_206_140/CLK         rgb_to_ycbcr_m0/N29/gopapm/CLK
 2.455       3.365           0.910           High Pulse Width  APM_206_140/CLK         rgb_to_ycbcr_m0/N29/gopapm/CLK
 2.647       3.365           0.718           High Pulse Width  DRM_142_168/CLKB[0]     frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.993      19.711          0.718           High Pulse Width  DRM_234_128/CLKA[0]     camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 18.993      19.711          0.718           High Pulse Width  DRM_234_88/CLKA[0]      camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 18.993      19.711          0.718           High Pulse Width  DRM_234_44/CLKA[0]      camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.787     500.000         1.213           High Pulse Width  IOL_311_374/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.787     500.000         1.213           Low Pulse Width   IOL_311_374/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.787     500.000         1.213           High Pulse Width  IOL_311_373/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 13.567      14.285          0.718           High Pulse Width  DRM_234_24/CLKA[0]      u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 13.567      14.285          0.718           High Pulse Width  DRM_178_68/CLKA[0]      u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 13.567      14.285          0.718           High Pulse Width  DRM_178_108/CLKA[0]     wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                               
+-------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/place_route/top_pnr.adf       
| Output     | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/report_timing/top_rtp.adf     
|            | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/report_timing/top.rtr         
|            | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/report_timing/rtr.db          
+-------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,597 MB
Total CPU time to report_timing completion : 0h:0m:18s
Process Total CPU time to report_timing completion : 0h:0m:22s
Total real time to report_timing completion : 0h:0m:23s
