/* MODIFIED BY SNORRI FOR THE KVIKNA AMPLIFIER ! ! ! !
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 * Copyright (C) 2016-2017 Variscite Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/leds-pca9532.h>
#include "imx7d.dtsi"

/ {
	model = "Variscite i.MX7 Dual VAR-SOM-MX7";
	compatible = "variscite,imx7d-var-som", "fsl,imx7d";

	cpus {
		cpu0: cpu@0 {
			operating-points = <
				/* KHz	uV */
				996000	1075000
				792000	975000
			>;
		};
	};

	memory {
		reg = <0x80000000 0x80000000>;
	};

	pxp_v4l2_out {
		compatible = "fsl,imx7d-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	// Control Module LEDs
	// i2c_gpio: i2c-gpio {
	// 	compatible = "i2c-gpio";
	// 	pinctrl-names = "default";
	// 	pinctrl-0 = <&pinctrl_i2c_gpio>;
	// 	gpios = <
	// 		   &gpio1 2 GPIO_ACTIVE_HIGH /* SDA */
	// 		   &gpio6 17 GPIO_ACTIVE_HIGH /* SCL */
	// 	>;
	// 	clock-frequency = <100000>;
	// 	status = "okay";

	// 	leds: pca9530@60 { /* NOTE - the pca9532 device driver has been hard coded to turn on the power led when the probe function is called */
	// 		compatible = "nxp,pca9531";
	// 		reg = <0x60>;
	// 		green-power {
	// 			label = "pca:green:power";
	// 			type = <PCA9532_TYPE_LED>;
	// 		};
	// 	};
	// };

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg1_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			//gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
			//enable-active-high;
		};

		reg_usb_otg2_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_otg2_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			//gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
			//enable-active-high;
		};

		reg_sd1_vmmc: regulator@3 {
			compatible = "regulator-fixed";
			regulator-name = "VDD_SD1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			//gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
			//startup-delay-us = <200000>;
			enable-active-high;
		};

		reg_vref_1v8: regulator@5 {
			compatible = "regulator-fixed";
			reg = <5>;
			regulator-name = "vref-1v8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
		};

		wlreg_on: fixedregulator@100 {
			compatible = "regulator-fixed";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-name = "wlreg_on";
		};

		reg_touch_3v3: reg_touch_3v3 {
			compatible = "regulator-fixed";
			regulator-name = "touch_3v3_supply";
			regulator-always-on;
			status = "okay";
		};

		reg_hsic_hub_pwr_on: reg_hsic_hub_pwr_on {
			compatible = "regulator-fixed";
			regulator-name = "hsic_hub_pwr_on";
			//gpio = <&gpio1 10 GPIO_ACTIVE_HIGH>;
			//enable-active-high;
			regulator-always-on;
			status = "okay";
		};

		reg_hsic_hub_connect: reg_hsic_hub_connect {
			compatible = "regulator-fixed";
			regulator-name = "reg_hsic_hub_connect";
			//gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
			//enable-active-high;
			regulator-always-on;
			status = "okay";
		};
	};
};

&adc1 {
	status = "disabled";
};

&adc2 {
	vref-supply = <&reg_vref_1v8>;
	status = "disabled";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
};

&clks {
	assigned-clocks = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-rates = <884736000>;
};

&csi1 {
	status = "disabled";
};

&epxp {
	status = "okay";
};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_ecspi3>;
	cs-gpios = <&gpio6 22 0>;
	status = "okay";

	/* ADS8688 A/D-converter */
	ads8688@0 {
			compatible = "ti,ads8688";
			reg = <0>;
			spi-max-frequency = <1000000>;
	};
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_ecspi1>;
	pinctrl-1 = <&pinctrl_ecspi1_sleep>;
	cs-gpios = <&gpio4 19 0>;
	status = "okay";

};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_ecspi2>;
	cs-gpios = <&gpio4 23 0>;
	status = "okay";

	spidev0: spi@0 {
		compatible = "var,spidev";
		reg = <0>;
		spi-max-frequency = <54000000>;
	};
};

&fec1 {
	pinctrl-names = "default","sleep";
	pinctrl-0 = <&pinctrl_enet1>;
	pinctrl-1 = <&pinctrl_enet1_sleep>;
	phy-supply=<&vgen3_reg>;
	assigned-clocks = <&clks IMX7D_ENET_PHY_REF_ROOT_SRC>,
			  <&clks IMX7D_ENET_AXI_ROOT_SRC>,
			  <&clks IMX7D_ENET1_TIME_ROOT_SRC>,
			  <&clks IMX7D_ENET1_TIME_ROOT_CLK>,
			  <&clks IMX7D_ENET_AXI_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_25M_CLK>,
				 <&clks IMX7D_PLL_ENET_MAIN_250M_CLK>,
				 <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
	assigned-clock-rates = <0>, <0>, <0>, <100000000>, <250000000>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio5 11 GPIO_ACTIVE_LOW>;
	phy-reset-on-resume;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&fec2 {
	pinctrl-names = "default","sleep";
	pinctrl-0 = <&pinctrl_enet2>;
	pinctrl-1 = <&pinctrl_enet2_sleep>;
	phy-supply=<&vgen3_reg>;
	assigned-clocks = <&clks IMX7D_ENET_PHY_REF_ROOT_SRC>,
			  <&clks IMX7D_ENET_AXI_ROOT_SRC>,
			  <&clks IMX7D_ENET2_TIME_ROOT_SRC>,
			  <&clks IMX7D_ENET2_TIME_ROOT_CLK>,
			  <&clks IMX7D_ENET_AXI_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_25M_CLK>,
				 <&clks IMX7D_PLL_ENET_MAIN_250M_CLK>,
				 <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
	assigned-clock-rates = <0>, <0>, <0>, <100000000>, <250000000>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio4 3 GPIO_ACTIVE_LOW>;
	phy-reset-on-resume;
	status = "okay";
};

&mipi_csi {
	status = "disabled";
};

&flexcan2 {
	status = "disabled";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	// Note - the following 3 lines are new in V5.4 - don't know if we need to remove them or not - Snorri
	// pinctrl-1 = <&pinctrl_i2c1_gpio>;
	// scl-gpios = <&gpio4 8 GPIO_ACTIVE_HIGH>;
	// sda-gpios = <&gpio4 9 GPIO_ACTIVE_HIGH>;
	status = "okay";

	pmic: pfuze3000@8 {
		compatible = "fsl,pfuze3000";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1a {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			/* use sw1c_reg to align with pfuze100/pfuze200 */
			sw1c_reg: sw1b {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1850000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen2_reg: vldo2 {
				status = "disabled";
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <2850000>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
	 			regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	// Note - the following 3 lines are new in V5.4 - don't know if we need to remove them or not - Snorri
	// pinctrl-1 = <&pinctrl_i2c2_gpio>;
	// scl-gpios = <&gpio4 10 GPIO_ACTIVE_HIGH>;
	// sda-gpios = <&gpio4 11 GPIO_ACTIVE_HIGH>;
	status = "okay";

	// wm8731: wm8731@1a {
	// 	#sound-dai-cells = <0>;
	// 	AVDD-supply = <&vgen6_reg>;
	// 	compatible = "wlf,wm8731";
	// 	reg = <0x1a>;
	// 	clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>;
	// 	clock-names = "mclk";
	// 	status = "okay";
	// };

	/* DS1337 RTC module */
	// rtc@68 {
	// 	compatible = "dallas,ds1337";
	// 	reg = <0x68>;
	// };

	// ov5640_mipi: ov5640_mipi@3c {
	// 	compatible = "ovti,ov5640_mipi";
	// 	reg = <0x3c>;
	// 	clocks = <&clks IMX7D_CLKO2_ROOT_CG>;
	// 	clock-names = "csi_mclk";
	// 	csi_id = <0>;
	// 	AVDD-supply = <&vgen6_reg>;
	// 	mclk = <24000000>;
	// 	mclk_source = <0>;
	// 	uyvy-fmt;
	// 	port {
	// 		ov5640_mipi_ep: endpoint {
	// 			remote-endpoint = <&mipi_sensor_ep>;
	// 		};
	// 	};
	// };
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_gpio>;
	status = "okay";
};

&i2c4 {
	// clock-frequency = <100000>;
	// pinctrl-names = "default", "gpio";
	// pinctrl-0 = <&pinctrl_i2c4>;
	// pinctrl-1 = <&pinctrl_i2c4_gpio>;
	// scl-gpios = <&gpio4 14 GPIO_ACTIVE_HIGH>;
	// sda-gpios = <&gpio4 15 GPIO_ACTIVE_HIGH>;
	status = "okay";

	// ft5x06_ts@38 {
	// 	compatible = "edt,edt-ft5x06";
	// 	reg = <0x38>;
	// 	interrupt-parent = <&gpio2>;
	// 	interrupts = <30 0>;
	// 	touchscreen-size-x = <800>;
	// 	touchscreen-size-y = <480>;
	// 	touchscreen-inverted-x;
	// 	touchscreen-inverted-y;
	// };
};

&gpmi {
	status = "disabled";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-1 = <&pinctrl_pwm3>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_hog_1>;
	// Commented out following line from V5.4
	//pinctrl-1 = <&pinctrl_hog_1_sleep>;

	imx7d-sdb {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				// Commented out following lines from V5.4
				// MX7D_PAD_GPIO1_IO14__GPIO1_IO14		0x80000000  /* bt reg on */
				// MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30	0x80000000  /* capacitive touch irq */
				// MX7D_PAD_SD2_RESET_B__GPIO5_IO11	0x59  /* ethphy0 reset */
				// MX7D_PAD_UART2_TX_DATA__GPIO4_IO3	0x59  /* ethphy1 reset */
				// MX7D_PAD_GPIO1_IO10__GPIO1_IO10		0x59  /* hsic hub reset */
				// MX7D_PAD_GPIO1_IO12__GPIO1_IO12		0x59  /* hsic hub connect */
				// MX7D_PAD_GPIO1_IO13__GPIO1_IO13		0x59  /* LED */
				// MX7D_PAD_SD1_WP__CCM_CLKO2		0xb0  /* camera clock */

				MX7D_PAD_GPIO1_IO14__GPIO1_IO14     0x80000000  /* bt reg on */
				MX7D_PAD_SD2_RESET_B__GPIO5_IO11    0x59  /* ethphy0 reset */
				MX7D_PAD_GPIO1_IO12__GPIO1_IO12		0x59  /* GAUGE_GPOUT */
				MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17 0x4000007f  /* SCL */
				// MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5         0x59  /* CHARGER_PG input */
				// MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7          0x59  /* CHARGER_STAT input */
				/* 31438-2 I/O */
				MX7D_PAD_LCD_DATA01__GPIO3_IO6          0x59  /* V_POE_VALID_n input */
				MX7D_PAD_EPDC_DATA07__GPIO2_IO7         0x14  /* TTL_OUT output */
				MX7D_PAD_EPDC_DATA06__GPIO2_IO6         0x59  /* TTL_IN input */
				MX7D_PAD_EPDC_BDR0__GPIO2_IO28          0x14  /* PHOTIC_TRIG output */
				MX7D_PAD_EPDC_BDR1__GPIO2_IO29          0x59  /* PHOTIC_TRIGGED input */
				MX7D_PAD_SD1_WP__GPIO5_IO1              0x59  /* CHARGER_IRQ input */
				MX7D_PAD_I2C4_SDA__GPIO4_IO15           0x14  /* CHARGER_CE output */
				MX7D_PAD_GPIO1_IO12__GPIO1_IO12         0x59  /* GAUGE_GPOUT input */
				MX7D_PAD_GPIO1_IO11__GPIO1_IO11         0x14  /* CHARGER_QON output */
				//MX7D_PAD_GPIO1_IO10__GPIO1_IO10         0x14  /* LED_RST_n */
				MX7D_PAD_LCD_DATA22__GPIO3_IO27         0x59  /* V_EXT_VALID_n input*/
				MX7D_PAD_EPDC_DATA01__GPIO2_IO1         0x14  /* FPGA_USB_RST_n output */
				MX7D_PAD_EPDC_DATA04__GPIO2_IO4         0x14  /* ADC_PD_n output */
				MX7D_PAD_LCD_DATA23__GPIO3_IO28         0x59  /* V_USB_VALID_n input */
				MX7D_PAD_EPDC_DATA03__GPIO2_IO3         0x14  /* V_ISO_EN output */
				MX7D_PAD_EPDC_DATA02__GPIO2_IO2         0x14  /* FPGA_USB_SUSPEND_n output */
				MX7D_PAD_EPDC_DATA00__GPIO2_IO0         0x14  /* FPGA_RESET_n output */
				MX7D_PAD_EPDC_DATA05__GPIO2_IO5         0x59  /* PB_IN input */
				MX7D_PAD_LCD_DATA21__GPIO3_IO26         0x59  /* BRACKET_n input */
				MX7D_PAD_LCD_DATA20__GPIO3_IO25         0x59  /* SRESET_n input */
				MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30       0x59  /* DBG_IO_5 */
				MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31      0x59  /* DBG_IO_6 */
			>;
		};

		pinctrl_pwm3: pwm3grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO10__PWM3_OUT           0x30  /* Trigger output */
			>;
		};

		// Commented out following lines from V5.4
		// pinctrl_hog_1_sleep: hoggrp-1sleep {
		// 	fsl,pins = <
		// 		MX7D_PAD_GPIO1_IO14__GPIO1_IO14		0x10  /* bt reg on */
		// 		MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30	0x10  /* capacitive touch irq */
		// 		MX7D_PAD_SD2_RESET_B__ECSPI3_RDY	0x10  /* ethphy0 reset */
		// 		MX7D_PAD_UART2_TX_DATA__I2C2_SDA	0x10  /* ethphy1 reset */
		// 		MX7D_PAD_GPIO1_IO10__GPIO1_IO10		0x10  /* hsic hub reset */
		// 		MX7D_PAD_GPIO1_IO12__GPIO1_IO12		0x10  /* hsic hub connect */
		// 		MX7D_PAD_GPIO1_IO13__GPIO1_IO13		0x10  /* LED */
		// 		MX7D_PAD_SD1_WP__GPIO5_IO1		0x10  /* camera clock */
		// 	>;
		// };

		// Commented out following lines from V5.4
		// pinctrl_gpio_keys: gpio_keysgrp {
		// 	fsl,pins = <
		// 		MX7D_PAD_EPDC_BDR0__GPIO2_IO28		0x32
		// 		MX7D_PAD_EPDC_BDR1__GPIO2_IO29		0x32
		// 		MX7D_PAD_GPIO1_IO11__GPIO1_IO11		0x32
		// 	>;
		// };

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31	0x79 /* pcie reset */
			>;
		};

		// Following lines are from old V4.9 file - included here for completeness sake
		// pinctrl_mipi_dsi_reset: mipi_dsi_reset_grp {
		// 	fsl,pins = <
		// 		MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15   0x1b
		// 	>;
		// };

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX7D_PAD_ECSPI1_MISO__ECSPI1_MISO	0x2
				MX7D_PAD_ECSPI1_MOSI__ECSPI1_MOSI	0x2
				MX7D_PAD_ECSPI1_SCLK__ECSPI1_SCLK	0x2
				MX7D_PAD_ECSPI1_SS0__GPIO4_IO19		0x2
			>;
		};

		// Note - the pin value was 0x14 in the old v4.9 file for the following group
		pinctrl_ecspi1_sleep: ecspi1grp_sleep {
			fsl,pins = <
				MX7D_PAD_ECSPI1_MISO__GPIO4_IO18	0x10
				MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17	0x10
				MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16	0x10
				MX7D_PAD_ECSPI1_SS0__DISABLED		0x10
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX7D_PAD_ECSPI2_MISO__ECSPI2_MISO	0x2
				MX7D_PAD_ECSPI2_MOSI__ECSPI2_MOSI	0x2
				MX7D_PAD_ECSPI2_SCLK__ECSPI2_SCLK	0x2
				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23		0x2
			>;
		};

		/* 31438 ADC SPI interface */
		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX7D_PAD_SAI2_TX_SYNC__ECSPI3_MISO      0x2  /* ADC_SDO */
				MX7D_PAD_SAI2_TX_BCLK__ECSPI3_MOSI      0x2  /* ADC_SDI */
				MX7D_PAD_SAI2_RX_DATA__ECSPI3_SCLK      0x2  /* ADC_SCLK */
				MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22       0x2  /* ADC_CS_n */
			>;
		};

		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX7D_PAD_SD2_CD_B__ENET1_MDIO			0x3
				MX7D_PAD_SD2_WP__ENET1_MDC			0x3
				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x1
				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x1
				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x1
				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x1
				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x1
				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x1
				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x1
				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x1
				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x1
				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x1
				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x1
				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x1
			>;
		};

		pinctrl_enet1_sleep: enet1_sleep_grp {
			fsl,pins = <
				MX7D_PAD_SD2_CD_B__GPIO5_IO9			0x10
				MX7D_PAD_SD2_WP__GPIO5_IO10			0x10
				MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11		0x10
				MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6		0x10
				MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7		0x10
				MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8		0x10
				MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9		0x10
				MX7D_PAD_ENET1_RGMII_TX_CTL__GPIO7_IO10		0x10
				MX7D_PAD_ENET1_RGMII_RXC__GPIO7_IO5		0x10
				MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0		0x10
				MX7D_PAD_ENET1_RGMII_RD1__GPIO7_IO1		0x10
				MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2		0x10
				MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3		0x10
				MX7D_PAD_ENET1_RGMII_RX_CTL__GPIO7_IO4		0x10
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC		0x1
				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0		0x1
				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1		0x1
				MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2		0x1
				MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3		0x1
				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL		0x1
				MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC		0x1
				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0		0x1
				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1		0x1
				MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2		0x1
				MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3		0x1
				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL		0x1
			>;
		};

		pinctrl_enet2_sleep: enet2_sleep_grp {
			fsl,pins = <
				MX7D_PAD_EPDC_GDSP__GPIO2_IO27			0x10
				MX7D_PAD_EPDC_SDCE2__GPIO2_IO22			0x10
				MX7D_PAD_EPDC_SDCE3__GPIO2_IO23			0x10
				MX7D_PAD_EPDC_GDCLK__GPIO2_IO24			0x10
				MX7D_PAD_EPDC_GDOE__GPIO2_IO25			0x10
				MX7D_PAD_EPDC_GDRL__GPIO2_IO26			0x10
				MX7D_PAD_EPDC_SDCE1__GPIO2_IO21			0x10
				MX7D_PAD_EPDC_SDCLK__GPIO2_IO16			0x10
				MX7D_PAD_EPDC_SDLE__GPIO2_IO17			0x10
				MX7D_PAD_EPDC_SDOE__GPIO2_IO18			0x10
				MX7D_PAD_EPDC_SDSHR__GPIO2_IO19			0x10
				MX7D_PAD_EPDC_SDCE0__GPIO2_IO20			0x10
			>;
		};

		// Commented out following lines from V5.4
		// pinctrl_flexcan2: flexcan2grp {
		// 	fsl,pins = <
		// 		MX7D_PAD_I2C3_SCL__FLEXCAN2_RX		0x59
		// 		MX7D_PAD_I2C3_SDA__FLEXCAN2_TX		0x59
		// 	>;
		// };

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX7D_PAD_I2C1_SDA__I2C1_SDA	0x4000007f
				MX7D_PAD_I2C1_SCL__I2C1_SCL	0x4000007f
			>;
		};

		// Commented out following lines from V5.4
		// pinctrl_i2c1_gpio: i2c1gpiogrp {
		// 	fsl,pins = <
		// 		MX7D_PAD_I2C1_SDA__GPIO4_IO9	0x4000007f
		// 		MX7D_PAD_I2C1_SCL__GPIO4_IO8	0x4000007f
		// 	>;
		// };

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX7D_PAD_I2C2_SDA__I2C2_SDA	0x4000007f
				MX7D_PAD_I2C2_SCL__I2C2_SCL	0x4000007f
			>;
		};

		// Commented out following lines from V5.4
		// pinctrl_i2c2_gpio: i2c2gpiogrp {
		// 	fsl,pins = <
		// 		MX7D_PAD_I2C2_SDA__GPIO4_IO11	0x4000007f
		// 		MX7D_PAD_I2C2_SCL__GPIO4_IO10	0x4000007f
		// 	>;
		// };

		/* Battery charger + gauge */
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX7D_PAD_I2C3_SDA__I2C3_SDA     0x4000003f  /* 5k pull-up */
				MX7D_PAD_I2C3_SCL__I2C3_SCL     0x4000003f  /* 5k pull-up */
			>;
		};
		
		pinctrl_i2c3_gpio: i2c3gpiogrp {
			fsl,pins = <
				MX7D_PAD_I2C3_SDA__GPIO4_IO13   0x4000007f
				MX7D_PAD_I2C3_SCL__GPIO4_IO12   0x4000007f
			>;
		};

		// Commented out following lines from V5.4
		// pinctrl_i2c4: i2c4grp {
		// 	fsl,pins = <
		// 		MX7D_PAD_I2C4_SDA__I2C4_SDA	0x4000007f
		// 		MX7D_PAD_I2C4_SCL__I2C4_SCL	0x4000007f
		// 	>;
		// };

		// Commented out following lines from V5.4
		// pinctrl_i2c4_gpio: i2c4gpiogrp {
		// 	fsl,pins = <
		// 		MX7D_PAD_I2C4_SDA__GPIO4_IO15	0x4000007f
		// 		MX7D_PAD_I2C4_SCL__GPIO4_IO14	0x4000007f
		// 	>;
		// };

		// Commented out following lines from V5.4
		// pinctrl_lcdif_dat: lcdifdatgrp {
		// 	fsl,pins = <
		// 		MX7D_PAD_LCD_DATA00__GPIO3_IO5		0x79
		// 		MX7D_PAD_LCD_DATA02__LCD_DATA2		0x79
		// 		MX7D_PAD_LCD_DATA03__LCD_DATA3		0x79
		// 		MX7D_PAD_EPDC_DATA04__LCD_DATA4		0x79
		// 		MX7D_PAD_EPDC_DATA05__LCD_DATA5		0x79
		// 		MX7D_PAD_EPDC_DATA06__LCD_DATA6		0x79
		// 		MX7D_PAD_EPDC_DATA07__LCD_DATA7		0x79
		// 		MX7D_PAD_EPDC_DATA10__LCD_DATA10	0x79
		// 		MX7D_PAD_EPDC_DATA11__LCD_DATA11	0x79
		// 		MX7D_PAD_EPDC_DATA12__LCD_DATA12	0x79
		// 		MX7D_PAD_EPDC_DATA13__LCD_DATA13	0x79
		// 		MX7D_PAD_EPDC_DATA14__LCD_DATA14	0x79
		// 		MX7D_PAD_EPDC_DATA15__LCD_DATA15	0x79
		// 		MX7D_PAD_LCD_DATA18__LCD_DATA18		0x79
		// 		MX7D_PAD_LCD_DATA19__LCD_DATA19		0x79
		// 		MX7D_PAD_LCD_DATA20__LCD_DATA20		0x79
		// 		MX7D_PAD_LCD_DATA21__LCD_DATA21		0x79
		// 		MX7D_PAD_LCD_DATA22__LCD_DATA22		0x79
		// 		MX7D_PAD_LCD_DATA23__LCD_DATA23		0x79
		// 	>;
		// };

		// Commented out following lines from V5.4
		// pinctrl_lcdif_ctrl: lcdifctrlgrp {
		// 	fsl,pins = <
		// 		MX7D_PAD_EPDC_DATA00__LCD_CLK		0x79
		// 		MX7D_PAD_EPDC_DATA02__LCD_VSYNC		0x79
		// 		MX7D_PAD_EPDC_DATA03__LCD_HSYNC		0x79
		// 		MX7D_PAD_EPDC_DATA01__LCD_ENABLE	0x79
		// 	>;
		// };

		// Commented out following lines from V5.4
		// pinctrl_sai1: sai1grp {
		// 	fsl,pins = <
		// 		MX7D_PAD_ENET1_RX_CLK__SAI1_TX_BCLK	0x1f
		// 		MX7D_PAD_ENET1_CRS__SAI1_TX_SYNC	0x1f
		// 		MX7D_PAD_ENET1_COL__SAI1_TX_DATA0	0x30
		// 		MX7D_PAD_ENET1_TX_CLK__SAI1_RX_DATA0	0x1f
		// 	>;
		// };

		// Commented out following lines from V5.4
		// pinctrl_sai1_sleep: sai1grp_sleep {
		// 	fsl,pins = <
		// 		MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13	0x10
		// 		MX7D_PAD_ENET1_CRS__GPIO7_IO14		0x10
		// 		MX7D_PAD_ENET1_COL__GPIO7_IO15		0x10
		// 		MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12	0x10
		// 	>;
		// };

		// Commented out following lines from V5.4
		// pinctrl_sai2: sai2grp {
		// 	fsl,pins = <
		// 		MX7D_PAD_SAI2_TX_BCLK__SAI2_TX_BCLK	0x1f
		// 		MX7D_PAD_SAI2_TX_SYNC__SAI2_TX_SYNC	0x1f
		// 		MX7D_PAD_SAI2_TX_DATA__SAI2_TX_DATA0	0x30
		// 		MX7D_PAD_SAI2_RX_DATA__SAI2_RX_DATA0	0x1f
		// 	>;
		// };

		// The following lines are from the old V4.9 file - included here for completeness sake.
		// pinctrl_tsc2046_pendown: tsc2046_pendown {
		// 	fsl,pins = <
		// 		MX7D_PAD_GPIO1_IO09__GPIO1_IO9      0x59
		// 	>;
		// };

		pinctrl_ads7846_pendown: ads7846pendowngrp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO09__GPIO1_IO9		0x59
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX	0x79
				MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX	0x79
			>;
		};

		pinctrl_uart1_sleep: uart1sleep_grp {
			fsl,pins = <
				MX7D_PAD_UART1_TX_DATA__GPIO4_IO1	0x10
				MX7D_PAD_UART1_RX_DATA__GPIO4_IO0	0x10
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX7D_PAD_LCD_ENABLE__UART2_DCE_TX	0x79
				MX7D_PAD_LCD_CLK__UART2_DCE_RX		0x79
				MX7D_PAD_LCD_VSYNC__UART2_DCE_CTS	0x79
				MX7D_PAD_LCD_HSYNC__UART2_DCE_RTS	0x79
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX	0x79
				MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX	0x79
				MX7D_PAD_UART3_CTS_B__UART3_DCE_CTS	0x79
				MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS	0x79
			>;
		};

		/* 31438 XPOD interface */
		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX7D_PAD_SAI1_RX_DATA__UART5_DTE_TX	0x79
				MX7D_PAD_I2C4_SCL__UART5_DCE_RX		0x79
			>;
		};

		pinctrl_uart6: uart6grp {
				fsl,pins = <
						MX7D_PAD_EPDC_DATA09__UART6_DCE_TX      0x79
						MX7D_PAD_EPDC_DATA08__UART6_DCE_RX      0x79
						MX7D_PAD_EPDC_DATA11__UART6_DCE_CTS     0x79
						MX7D_PAD_EPDC_DATA10__UART6_DCE_RTS     0x79
				>;
		};

		pinctrl_uart7: uart7grp {
				fsl,pins = <
						MX7D_PAD_EPDC_DATA13__UART7_DCE_TX      0x79
						MX7D_PAD_EPDC_DATA12__UART7_DCE_RX      0x79
						MX7D_PAD_EPDC_DATA15__UART7_DCE_CTS     0x79
						MX7D_PAD_EPDC_DATA14__UART7_DCE_RTS     0x79
				>;
		};

		pinctrl_usdhc1_gpio: usdhc1_gpiogrp {
			fsl,pins = <
				MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x59 /* CD */
				MX7D_PAD_SD1_RESET_B__GPIO5_IO2		0x59 /* vmmc */
				MX7D_PAD_GPIO1_IO08__SD1_VSELECT	0x59 /* VSELECT */
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD		0x59
				MX7D_PAD_SD1_CLK__SD1_CLK		0x19
				MX7D_PAD_SD1_DATA0__SD1_DATA0		0x59
				MX7D_PAD_SD1_DATA1__SD1_DATA1		0x59
				MX7D_PAD_SD1_DATA2__SD1_DATA2		0x59
				MX7D_PAD_SD1_DATA3__SD1_DATA3		0x59
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD		0x5a
				MX7D_PAD_SD1_CLK__SD1_CLK		0x1a
				MX7D_PAD_SD1_DATA0__SD1_DATA0		0x5a
				MX7D_PAD_SD1_DATA1__SD1_DATA1		0x5a
				MX7D_PAD_SD1_DATA2__SD1_DATA2		0x5a
				MX7D_PAD_SD1_DATA3__SD1_DATA3		0x5a
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD		0x5b
				MX7D_PAD_SD1_CLK__SD1_CLK		0x1b
				MX7D_PAD_SD1_DATA0__SD1_DATA0		0x5b
				MX7D_PAD_SD1_DATA1__SD1_DATA1		0x5b
				MX7D_PAD_SD1_DATA2__SD1_DATA2		0x5b
				MX7D_PAD_SD1_DATA3__SD1_DATA3		0x5b
			>;
		};

		// Note - the pin value is 0x14 in the old v4.9 file for the following group.
		pinctrl_usdhc2_sleep: usdhc2grp_sleep {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__GPIO5_IO13		0x10
				MX7D_PAD_SD2_CLK__GPIO5_IO12		0x10
				MX7D_PAD_SD2_DATA0__GPIO5_IO14		0x10
				MX7D_PAD_SD2_DATA1__GPIO5_IO15		0x10
				MX7D_PAD_SD2_DATA2__GPIO5_IO16		0x10
				MX7D_PAD_SD2_DATA3__GPIO5_IO17		0x10
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD	0x59
				MX7D_PAD_SD2_CLK__SD2_CLK	0x19
				MX7D_PAD_SD2_DATA0__SD2_DATA0	0x59
				MX7D_PAD_SD2_DATA1__SD2_DATA1	0x59
				MX7D_PAD_SD2_DATA2__SD2_DATA2	0x59
				MX7D_PAD_SD2_DATA3__SD2_DATA3	0x59
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD	0x5a
				MX7D_PAD_SD2_CLK__SD2_CLK	0x1a
				MX7D_PAD_SD2_DATA0__SD2_DATA0	0x5a
				MX7D_PAD_SD2_DATA1__SD2_DATA1	0x5a
				MX7D_PAD_SD2_DATA2__SD2_DATA2	0x5a
				MX7D_PAD_SD2_DATA3__SD2_DATA3	0x5a
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD	0x5b
				MX7D_PAD_SD2_CLK__SD2_CLK	0x1b
				MX7D_PAD_SD2_DATA0__SD2_DATA0	0x5b
				MX7D_PAD_SD2_DATA1__SD2_DATA1	0x5b
				MX7D_PAD_SD2_DATA2__SD2_DATA2	0x5b
				MX7D_PAD_SD2_DATA3__SD2_DATA3	0x5b
			>;
		};
	};
};

&lcdif {
	status = "disabled";
	// pinctrl-names = "default";
	// pinctrl-0 = <&pinctrl_lcdif_dat
	// 	     &pinctrl_lcdif_ctrl>;
	// display = <&display0>;
	// status = "okay";

	// display0: display0 {
	// 	bits-per-pixel = <32>;
	// 	bus-width = <24>;

	// 	display-timings {
	// 		native-mode = <&timing0>;
	// 		timing0: timing0 {
	// 			clock-frequency = <29232000>;
	// 			hactive = <800>;
	// 			vactive = <480>;
	// 			hfront-porch = <40>;
	// 			hback-porch = <40>;
	// 			hsync-len = <48>;
	// 			vback-porch = <29>;
	// 			vfront-porch = <13>;
	// 			vsync-len = <3>;
	// 			hsync-active = <0>;
	// 			vsync-active = <0>;
	// 			de-active = <1>;
	// 			pixelclk-active = <0>;
	// 		};
	// 	};
	// };
};

// Note - the following lines are from v4.9 file (that don't exist in the v5.4 file)
// Don't know if we need this or not?
&pcie_phy {
	status = "okay";
};

&pcie {
	status = "disabled";
	// pinctrl-names = "default";
	// pinctrl-0 = <&pinctrl_pcie>;
	// reset-gpio = <&gpio2 31 GPIO_ACTIVE_LOW>;
	// status = "okay";
};

&sai1 {
	status = "disabled";
	// #sound-dai-cells = <1>;
	// pinctrl-names = "default", "sleep";
	// pinctrl-0 = <&pinctrl_sai1 &pinctrl_sai1_mclk>;
	// pinctrl-1 = <&pinctrl_sai1_sleep &pinctrl_sai1_mclk_sleep>;
	// assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
	// 		  <&clks IMX7D_SAI1_ROOT_CLK>;
	// assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	// assigned-clock-rates = <0>, <36864000>;
	// status = "okay";
};

&sai2 {
	status = "disabled";
	// pinctrl-names = "default";
	// pinctrl-0 = <&pinctrl_sai2>;
	// assigned-clocks = <&clks IMX7D_SAI2_ROOT_SRC>,
	// 		  <&clks IMX7D_SAI2_ROOT_CLK>;
	// assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	// assigned-clock-rates = <0>, <36864000>;
	// status = "disabled";
};

&sdma {
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&iomuxc_lpsr {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_2 &pinctrl_usbotg2_pwr_2>;

	// Note there are differences in the pin names between v4.9 and v5.4 (don't think it's a problem?)
	imx7d-sdb {
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5		0x14
			>;
		};

		// Control Module LEDs I2C SDA pin
		// pinctrl_i2c_gpio: i2c-gpiogrp {
		// 		fsl,pins = <
		// 			MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2 0x4000007f  /* SDA */
		// 			//MX7D_PAD_GPIO1_IO02__GPIO1_IO2 0x4000007f  /* SDA */
		// 			//MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17 0x4000007f  /* SCL */
		// 		>;
		// };

		pinctrl_pwm2: pwm2grp {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO02__PWM2_OUT		0x30
			>;
		};

		pinctrl_usbotg2_pwr_2: usbotg2-2 {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7		0x14
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B		0x74
			>;
		};

		pinctrl_sai1_mclk: sai1grp_mclk {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO01__SAI1_MCLK		0x1f
			>;
		};

		// Note - the following is new in v5.4
		pinctrl_sai1_mclk_sleep: sai1grp_mclk_sleep {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1		0x10
			>;
		};

		pinctrl_wlan: wlangrp {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4		0x09 /* WL_REG_ON */
				MX7D_PAD_LPSR_GPIO1_IO03__OSC32K_32K_OUT	0xb0 /* WIFI Slow clock */
			>;
		};

		pinctrl_wlan_sleep: wlangrp_sleep {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4		0x10 /* WL_REG_ON */
				MX7D_PAD_LPSR_GPIO1_IO03__OSC32K_32K_OUT	0x10 /* WIFI Slow clock */
			>;
		};
	};
};

// Note - some differences between v4.9 and v5.4
&uart1 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_uart1>;
	pinctrl-1 = <&pinctrl_uart1_sleep>;
	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	assigned-clocks = <&clks IMX7D_UART2_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	uart-has-rtscts;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
	uart-has-rtscts;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	assigned-clocks = <&clks IMX7D_UART5_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
	dma-names = "","tx";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	assigned-clocks = <&clks IMX7D_UART6_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&uart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart7>;
	assigned-clocks = <&clks IMX7D_UART7_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&usbh {
	status = "okay";
	vbus-supply = <&reg_hsic_hub_pwr_on>;
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	//dr_mode = "host";
	dr_mode = "peripheral";
	status = "okay";
};

&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus>;
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
	cd-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
	no-1-8-v;
	enable-sdio-wakeup;
	keep-power-in-suspend;
	status = "okay";
};

// Note - some differences between v4.9 and v5.4
&usdhc2 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz","sleep";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_wlan>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_wlan>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_wlan>;
	pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_wlan_sleep>;
	keep-power-in-suspend;
	non-removable;
	pm-ignore-notify;
	vmmc-supply = <&wlreg_on>;
	status = "okay";

	brcmf: bcrmf@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
	};
};

&usdhc3 {
	status = "disabled";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
};

&snvs_rtc {
	status = "disabled";
};

// Commented out following lines from V5.4
// &snvs_pwrkey {
// 	status = "okay";
// };

// Commented out following lines from V5.4
// &snvs_poweroff {
// 	status = "okay";
// };

