
State Machine - |APE_Test_System_FPGA_Firmware|EndatSniffer:APE_Endat_Sniffer_1|Read_data_state
Name Read_data_state.Send_data Read_data_state.Read_data_2 Read_data_state.Read_data_1 Read_data_state.Read_Position Read_data_state.Wait_Mode_Cnt Read_data_state.Read_Mode Read_data_state.Dummy_State 
Read_data_state.Dummy_State 0 0 0 0 0 0 0 
Read_data_state.Read_Mode 0 0 0 0 0 1 1 
Read_data_state.Wait_Mode_Cnt 0 0 0 0 1 0 1 
Read_data_state.Read_Position 0 0 0 1 0 0 1 
Read_data_state.Read_data_1 0 0 1 0 0 0 1 
Read_data_state.Read_data_2 0 1 0 0 0 0 1 
Read_data_state.Send_data 1 0 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|EndatSniffer:APE_Endat_Sniffer_1|Endat_Sniffer_State
Name Endat_Sniffer_State.End_Message Endat_Sniffer_State.Read_Data Endat_Sniffer_State.Wait_Start Endat_Sniffer_State.Idle 
Endat_Sniffer_State.Idle 0 0 0 0 
Endat_Sniffer_State.Wait_Start 0 0 1 1 
Endat_Sniffer_State.Read_Data 0 1 0 1 
Endat_Sniffer_State.End_Message 1 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Main_Mux:Main_Mux_1|tx_state
Name tx_state.send_stop tx_state.CRC_ready tx_state.send_data tx_state.send_start tx_state.sync tx_state.idle 
tx_state.idle 0 0 0 0 0 0 
tx_state.sync 0 0 0 0 1 1 
tx_state.send_start 0 0 0 1 0 1 
tx_state.send_data 0 0 1 0 0 1 
tx_state.CRC_ready 0 1 0 0 0 1 
tx_state.send_stop 1 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Main_Mux:Main_Mux_1|request_send_state
Name request_send_state.Collect_Data request_send_state.Data_RX request_send_state.Requests_TX request_send_state.Request_Idle 
request_send_state.Request_Idle 0 0 0 0 
request_send_state.Requests_TX 0 0 1 1 
request_send_state.Data_RX 0 1 0 1 
request_send_state.Collect_Data 1 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Main_Demux:Main_Demux_1|cmd_state
Name cmd_state.Header_Check cmd_state.Wait_Idle cmd_state.version_loader cmd_state.Reset_Trigger cmd_state.Send_ack cmd_state.Active cmd_state.Set_Active cmd_state.CRC_check_L cmd_state.CRC_check cmd_state.Store_Outputs cmd_state.Get_Outputs cmd_state.get_time_yrs cmd_state.get_time_mon_cen cmd_state.get_time_date cmd_state.get_time_days cmd_state.get_time_hrs cmd_state.get_time_min cmd_state.get_version_mod_1 cmd_state.get_time_sec cmd_state.get_mem cmd_state.branch cmd_state.get_Mode cmd_state.Length cmd_state.idle 
cmd_state.idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cmd_state.Length 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
cmd_state.get_Mode 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
cmd_state.branch 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
cmd_state.get_mem 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
cmd_state.get_time_sec 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
cmd_state.get_version_mod_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
cmd_state.get_time_min 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
cmd_state.get_time_hrs 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
cmd_state.get_time_days 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
cmd_state.get_time_date 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
cmd_state.get_time_mon_cen 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.get_time_yrs 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.Get_Outputs 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.Store_Outputs 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.CRC_check 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.CRC_check_L 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.Set_Active 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.Active 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.Send_ack 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.Reset_Trigger 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.version_loader 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.Wait_Idle 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
cmd_state.Header_Check 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Main_Demux:Main_Demux_1|rx_state
Name rx_state.look4end rx_state.get_data rx_state.found_start rx_state.wait4start rx_state.rx_idle 
rx_state.rx_idle 0 0 0 0 0 
rx_state.wait4start 0 0 0 1 1 
rx_state.found_start 0 0 1 0 1 
rx_state.get_data 0 1 0 0 1 
rx_state.look4end 1 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|SPI_Analog_Handler:SPI_Analog_Handler_1|SPI_Drive_state
Name SPI_Drive_state.Iterate_State SPI_Drive_state.Next_Channel_State SPI_Drive_state.Data_Wait_State SPI_Drive_state.Wait_Dummy_1 SPI_Drive_state.Convertion_Dummy_1 SPI_Drive_state.Idle 
SPI_Drive_state.Idle 0 0 0 0 0 0 
SPI_Drive_state.Convertion_Dummy_1 0 0 0 0 1 1 
SPI_Drive_state.Wait_Dummy_1 0 0 0 1 0 1 
SPI_Drive_state.Data_Wait_State 0 0 1 0 0 1 
SPI_Drive_state.Next_Channel_State 0 1 0 0 0 1 
SPI_Drive_state.Iterate_State 1 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|SPI_Analog_Driver:SPI_Analog_Driver_1|SPI_Drive_state
Name SPI_Drive_state.Wait_Bit_Rate_2 SPI_Drive_state.Wait_Bit_Rate_1 SPI_Drive_state.wait_1 SPI_Drive_state.Cycle_cnt SPI_Drive_state.RE_1 SPI_Drive_state.FE_1 SPI_Drive_state.CS_on SPI_Drive_state.Convertion_Start SPI_Drive_state.idle 
SPI_Drive_state.idle 0 0 0 0 0 0 0 0 0 
SPI_Drive_state.Convertion_Start 0 0 0 0 0 0 0 1 1 
SPI_Drive_state.CS_on 0 0 0 0 0 0 1 0 1 
SPI_Drive_state.FE_1 0 0 0 0 0 1 0 0 1 
SPI_Drive_state.RE_1 0 0 0 0 1 0 0 0 1 
SPI_Drive_state.Cycle_cnt 0 0 0 1 0 0 0 0 1 
SPI_Drive_state.wait_1 0 0 1 0 0 0 0 0 1 
SPI_Drive_state.Wait_Bit_Rate_1 0 1 0 0 0 0 0 0 1 
SPI_Drive_state.Wait_Bit_Rate_2 1 0 0 0 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|SPI_IO_Driver:SPI_Out_1|SPI_Drive_state
Name SPI_Drive_state.Last_Sclk SPI_Drive_state.CS_off SPI_Drive_state.Cycle_cnt SPI_Drive_state.RE_1 SPI_Drive_state.FE_1 SPI_Drive_state.CS_on SPI_Drive_state.idle 
SPI_Drive_state.idle 0 0 0 0 0 0 0 
SPI_Drive_state.CS_on 0 0 0 0 0 1 1 
SPI_Drive_state.FE_1 0 0 0 0 1 0 1 
SPI_Drive_state.RE_1 0 0 0 1 0 0 1 
SPI_Drive_state.Cycle_cnt 0 0 1 0 0 0 1 
SPI_Drive_state.CS_off 0 1 0 0 0 0 1 
SPI_Drive_state.Last_Sclk 1 0 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|SPI_IO_Driver:SPI_In_1|SPI_Drive_state
Name SPI_Drive_state.Last_Sclk SPI_Drive_state.CS_off SPI_Drive_state.Cycle_cnt SPI_Drive_state.RE_1 SPI_Drive_state.FE_1 SPI_Drive_state.CS_on SPI_Drive_state.idle 
SPI_Drive_state.idle 0 0 0 0 0 0 0 
SPI_Drive_state.CS_on 0 0 0 0 0 1 1 
SPI_Drive_state.FE_1 0 0 0 0 1 0 1 
SPI_Drive_state.RE_1 0 0 0 1 0 0 1 
SPI_Drive_state.Cycle_cnt 0 0 1 0 0 0 1 
SPI_Drive_state.CS_off 0 1 0 0 0 0 1 
SPI_Drive_state.Last_Sclk 1 0 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Real_Time_Clock_I2C_Handler:Real_Time_Clock_Handler_1|i2c_WriteData_Mem_State
Name i2c_WriteData_Mem_State.TestStop_Mem i2c_WriteData_Mem_State.Wait_Data_Mem i2c_WriteData_Mem_State.Write_Data_Mem i2c_WriteData_Mem_State.Wait_Write_Mem i2c_WriteData_Mem_State.Wait_Address_Mem i2c_WriteData_Mem_State.Idle 
i2c_WriteData_Mem_State.Idle 0 0 0 0 0 0 
i2c_WriteData_Mem_State.Wait_Address_Mem 0 0 0 0 1 1 
i2c_WriteData_Mem_State.Wait_Write_Mem 0 0 0 1 0 1 
i2c_WriteData_Mem_State.Write_Data_Mem 0 0 1 0 0 1 
i2c_WriteData_Mem_State.Wait_Data_Mem 0 1 0 0 0 1 
i2c_WriteData_Mem_State.TestStop_Mem 1 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Real_Time_Clock_I2C_Handler:Real_Time_Clock_Handler_1|Mem_Controller_State
Name Mem_Controller_State.WriteData Mem_Controller_State.Wait_ready Mem_Controller_State.Idle 
Mem_Controller_State.Idle 0 0 0 
Mem_Controller_State.Wait_ready 0 1 1 
Mem_Controller_State.WriteData 1 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Real_Time_Clock_I2C_Handler:Real_Time_Clock_Handler_1|i2c_WriteData_State
Name i2c_WriteData_State.TestStop i2c_WriteData_State.Wait_Data i2c_WriteData_State.Write_Data i2c_WriteData_State.Wait_Write i2c_WriteData_State.Wait_Address i2c_WriteData_State.Idle 
i2c_WriteData_State.Idle 0 0 0 0 0 0 
i2c_WriteData_State.Wait_Address 0 0 0 0 1 1 
i2c_WriteData_State.Wait_Write 0 0 0 1 0 1 
i2c_WriteData_State.Write_Data 0 0 1 0 0 1 
i2c_WriteData_State.Wait_Data 0 1 0 0 0 1 
i2c_WriteData_State.TestStop 1 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Real_Time_Clock_I2C_Handler:Real_Time_Clock_Handler_1|i2c_ReadData_State
Name i2c_ReadData_State.TestStop i2c_ReadData_State.Wait_Data i2c_ReadData_State.Wait_Read i2c_ReadData_State.Wait_Address i2c_ReadData_State.Idle 
i2c_ReadData_State.Idle 0 0 0 0 0 
i2c_ReadData_State.Wait_Address 0 0 0 1 1 
i2c_ReadData_State.Wait_Read 0 0 1 0 1 
i2c_ReadData_State.Wait_Data 0 1 0 0 1 
i2c_ReadData_State.TestStop 1 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Real_Time_Clock_I2C_Handler:Real_Time_Clock_Handler_1|i2c_Intialization_State
Name i2c_Intialization_State.initialzation_Complete i2c_Intialization_State.StopInitialization i2c_Intialization_State.Wait_Busy_Low i2c_Intialization_State.Wait_Byte_Write i2c_Intialization_State.WaitnBusy i2c_Intialization_State.LoadData i2c_Intialization_State.i2c_Idle 
i2c_Intialization_State.i2c_Idle 0 0 0 0 0 0 0 
i2c_Intialization_State.LoadData 0 0 0 0 0 1 1 
i2c_Intialization_State.WaitnBusy 0 0 0 0 1 0 1 
i2c_Intialization_State.Wait_Byte_Write 0 0 0 1 0 0 1 
i2c_Intialization_State.Wait_Busy_Low 0 0 1 0 0 0 1 
i2c_Intialization_State.StopInitialization 0 1 0 0 0 0 1 
i2c_Intialization_State.initialzation_Complete 1 0 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Real_Time_Clock_I2C_Handler:Real_Time_Clock_Handler_1|i2c_Controller_State
Name i2c_Controller_State.WriteData i2c_Controller_State.ReadData i2c_Controller_State.Idle i2c_Controller_State.Initialization 
i2c_Controller_State.Initialization 0 0 0 0 
i2c_Controller_State.Idle 0 0 1 1 
i2c_Controller_State.ReadData 0 1 0 1 
i2c_Controller_State.WriteData 1 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|I2C_Driver:Real_Time_Clock_I2C_Driver_1|state
Name state.stop state.mstr_ack state.slv_ack2 state.rd state.wr state.slv_ack1 state.command state.start state.ready 
state.ready 0 0 0 0 0 0 0 0 0 
state.start 0 0 0 0 0 0 0 1 1 
state.command 0 0 0 0 0 0 1 0 1 
state.slv_ack1 0 0 0 0 0 1 0 0 1 
state.wr 0 0 0 0 1 0 0 0 1 
state.rd 0 0 0 1 0 0 0 0 1 
state.slv_ack2 0 0 1 0 0 0 0 0 1 
state.mstr_ack 0 1 0 0 0 0 0 0 1 
state.stop 1 0 0 0 0 0 0 0 1 

State Machine - |APE_Test_System_FPGA_Firmware|Version_Logger:Version_Logger_1|Version_Reader_State
Name Version_Reader_State.Read_Modules Version_Reader_State.Send_Modules Version_Reader_State.Detect_Modules Version_Reader_State.Idle 
Version_Reader_State.Idle 0 0 0 0 
Version_Reader_State.Detect_Modules 0 0 1 1 
Version_Reader_State.Send_Modules 0 1 0 1 
Version_Reader_State.Read_Modules 1 0 0 1 
