# do Verilog1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:51:26 on Feb 28,2024
# vlog -work work Verilog1.vo 
# -- Compiling module Verilog1
# -- Compiling module hard_block
# 
# Top level modules:
# 	Verilog1
# End time: 14:51:26 on Feb 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:51:26 on Feb 28,2024
# vlog -work work Waveform5.vwf.vt 
# -- Compiling module Verilog1_vlg_vec_tst
# 
# Top level modules:
# 	Verilog1_vlg_vec_tst
# End time: 14:51:26 on Feb 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Verilog1_vlg_vec_tst 
# Start time: 14:51:26 on Feb 28,2024
# Loading work.Verilog1_vlg_vec_tst
# Loading work.Verilog1
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Waveform5.vwf.vt(73)
#    Time: 1 us  Iteration: 0  Instance: /Verilog1_vlg_vec_tst
# End time: 14:51:27 on Feb 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
