{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621936364969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621936364970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 12:52:44 2021 " "Processing started: Tue May 25 12:52:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621936364970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936364970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936364971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621936365239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/lab3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/lab3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1 " "Found entity 1: Lab3_1" {  } { { "Lab3_1/synthesis/Lab3_1.v" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0 " "Found entity 1: Lab3_1_mm_interconnect_0" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Lab3_1_mm_interconnect_0_avalon_st_adapter_001" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab3_1_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_rsp_mux " "Found entity 1: Lab3_1_mm_interconnect_0_rsp_mux" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376149 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_rsp_demux " "Found entity 1: Lab3_1_mm_interconnect_0_rsp_demux" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_cmd_mux " "Found entity 1: Lab3_1_mm_interconnect_0_cmd_mux" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_cmd_demux " "Found entity 1: Lab3_1_mm_interconnect_0_cmd_demux" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376157 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376157 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376157 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376157 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621936376161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Lab3_1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Lab3_1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621936376164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Lab3_1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Lab3_1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Lab3_1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Lab3_1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab3_1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Lab3_1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621936376168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab3_1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Lab3_1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621936376168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab3_1_mm_interconnect_0_router_002_default_decode" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376169 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab3_1_mm_interconnect_0_router_002 " "Found entity 2: Lab3_1_mm_interconnect_0_router_002" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab3_1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Lab3_1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621936376169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab3_1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Lab3_1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621936376169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab3_1_mm_interconnect_0_router_001_default_decode" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376170 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab3_1_mm_interconnect_0_router_001 " "Found entity 2: Lab3_1_mm_interconnect_0_router_001" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab3_1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Lab3_1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621936376171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab3_1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Lab3_1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621936376171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1_mm_interconnect_0_router_default_decode " "Found entity 1: Lab3_1_mm_interconnect_0_router_default_decode" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376171 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab3_1_mm_interconnect_0_router " "Found entity 2: Lab3_1_mm_interconnect_0_router" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab3_1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/my_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/my_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_slave " "Found entity 1: my_slave" {  } { { "Lab3_1/synthesis/submodules/my_slave.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_slave.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/my_slavews.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/my_slavews.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_slaveWS " "Found entity 1: my_slaveWS" {  } { { "Lab3_1/synthesis/submodules/my_slaveWS.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_slaveWS.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_1/synthesis/submodules/my_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/my_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_master " "Found entity 1: my_master" {  } { { "Lab3_1/synthesis/submodules/my_master.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_master.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_top " "Found entity 1: Lab3_top" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621936376183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936376183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_top " "Elaborating entity \"Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621936376228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1 Lab3_1:Lab3_1_inst " "Elaborating entity \"Lab3_1\" for hierarchy \"Lab3_1:Lab3_1_inst\"" {  } { { "Lab3_top.sv" "Lab3_1_inst" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_master Lab3_1:Lab3_1_inst\|my_master:my_master_0 " "Elaborating entity \"my_master\" for hierarchy \"Lab3_1:Lab3_1_inst\|my_master:my_master_0\"" {  } { { "Lab3_1/synthesis/Lab3_1.v" "my_master_0" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376239 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "my_master.sv(33) " "Verilog HDL Case Statement information at my_master.sv(33): all case item expressions in this case statement are onehot" {  } { { "Lab3_1/synthesis/submodules/my_master.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_master.sv" 33 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621936376240 "|Lab3_top|Lab3_1:Lab3_1_inst|my_master:my_master_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_slaveWS Lab3_1:Lab3_1_inst\|my_slaveWS:my_slavews_0 " "Elaborating entity \"my_slaveWS\" for hierarchy \"Lab3_1:Lab3_1_inst\|my_slaveWS:my_slavews_0\"" {  } { { "Lab3_1/synthesis/Lab3_1.v" "my_slavews_0" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_slave Lab3_1:Lab3_1_inst\|my_slave:my_slave_0 " "Elaborating entity \"my_slave\" for hierarchy \"Lab3_1:Lab3_1_inst\|my_slave:my_slave_0\"" {  } { { "Lab3_1/synthesis/Lab3_1.v" "my_slave_0" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0 Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab3_1_mm_interconnect_0\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Lab3_1/synthesis/Lab3_1.v" "mm_interconnect_0" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:my_master_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:my_master_0_m0_translator\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_master_0_m0_translator" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_slave_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_slave_0_s0_translator\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_slave_0_s0_translator" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_slavews_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_slavews_0_s0_translator\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_slavews_0_s0_translator" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:my_master_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:my_master_0_m0_agent\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_master_0_m0_agent" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slave_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slave_0_s0_agent\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_slave_0_s0_agent" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slave_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slave_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_slave_0_s0_agent_rsp_fifo" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slavews_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slavews_0_s0_agent\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_slavews_0_s0_agent" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slavews_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:my_slavews_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_slavews_0_s0_agent_rsp_fifo" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_router Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router:router " "Elaborating entity \"Lab3_1_mm_interconnect_0_router\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router:router\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "router" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_router_default_decode Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router:router\|Lab3_1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Lab3_1_mm_interconnect_0_router_default_decode\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router:router\|Lab3_1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_router_001 Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Lab3_1_mm_interconnect_0_router_001\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router_001:router_001\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "router_001" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_router_001_default_decode Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router_001:router_001\|Lab3_1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Lab3_1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router_001:router_001\|Lab3_1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_router_002 Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Lab3_1_mm_interconnect_0_router_002\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router_002:router_002\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "router_002" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_router_002_default_decode Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router_002:router_002\|Lab3_1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Lab3_1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_router_002:router_002\|Lab3_1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_slave_0_s0_burst_adapter" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_cmd_demux Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Lab3_1_mm_interconnect_0_cmd_demux\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_cmd_mux Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Lab3_1_mm_interconnect_0_cmd_mux\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_rsp_demux Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Lab3_1_mm_interconnect_0_rsp_demux\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_rsp_mux Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Lab3_1_mm_interconnect_0_rsp_mux\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_slave_0_s0_rsp_width_adapter" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621936376576 "|Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621936376578 "|Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621936376578 "|Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "my_slave_0_s0_cmd_width_adapter" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_avalon_st_adapter Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Lab3_1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_avalon_st_adapter_001 Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Lab3_1_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Lab3_1:Lab3_1_inst\|Lab3_1_mm_interconnect_0:mm_interconnect_0\|Lab3_1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936376691 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab3_1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1621936377505 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1621936377505 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[16\] GND " "Pin \"ledB\[16\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[18\] GND " "Pin \"ledB\[18\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[19\] GND " "Pin \"ledB\[19\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[20\] GND " "Pin \"ledB\[20\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[22\] GND " "Pin \"ledB\[22\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[23\] GND " "Pin \"ledB\[23\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[25\] GND " "Pin \"ledB\[25\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[26\] GND " "Pin \"ledB\[26\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[27\] GND " "Pin \"ledB\[27\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[29\] GND " "Pin \"ledB\[29\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[30\] GND " "Pin \"ledB\[30\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledB\[31\] GND " "Pin \"ledB\[31\]\" is stuck at GND" {  } { { "Lab3_top.sv" "" { Text "C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621936377518 "|Lab3_top|ledB[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621936377518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621936377598 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "175 " "175 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621936377962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Intel_trn/Baraev/Q_PD/Lab3/output_files/Lab3.map.smsg " "Generated suppressed messages file C:/Intel_trn/Baraev/Q_PD/Lab3/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936378017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621936378157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621936378157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621936378187 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621936378187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621936378187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621936378187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621936378204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 12:52:58 2021 " "Processing ended: Tue May 25 12:52:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621936378204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621936378204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621936378204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621936378204 ""}
