
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      i2c_master_top
die area:    ( 0 0 ) ( 198450 209170 )
trackPts:    12
defvias:     4
#components: 4859
#terminals:  39
#snets:      2
#nets:       1349

reading guide ...

#guides:     9561
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 159

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 57054
mcon shape region query size = 57097
met1 shape region query size = 13905
via shape region query size = 416
met2 shape region query size = 228
via2 shape region query size = 416
met3 shape region query size = 221
via3 shape region query size = 416
met4 shape region query size = 115
via4 shape region query size = 5
met5 shape region query size = 11


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 572 pins
  complete 100 unique inst patterns
  complete 153 unique inst patterns
  complete 1000 groups
  complete 1330 groups
Expt1 runtime (pin-level access point gen): 1.68381
Expt2 runtime (design-level access pattern gen): 0.33061
#scanned instances     = 4859
#unique  instances     = 159
#stdCellGenAp          = 3637
#stdCellValidPlanarAp  = 92
#stdCellValidViaAp     = 2489
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4368
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 23.89 (MB), peak = 24.25 (MB)

post process guides ...
GCELLGRID X 0 DO 30 STEP 6900 ;
GCELLGRID Y 0 DO 28 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 3659
mcon guide region query size = 0
met1 guide region query size = 3045
via guide region query size = 0
met2 guide region query size = 1560
via2 guide region query size = 0
met3 guide region query size = 14
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 5219 vertical wires in 1 frboxes and 3059 horizontal wires in 1 frboxes.
Done with 578 vertical wires in 1 frboxes and 990 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 41.14 (MB), peak = 57.29 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 41.15 (MB), peak = 57.29 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 111.53 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 108.44 (MB)
    completing 30% with 127 violations
    elapsed time = 00:00:02, memory = 115.10 (MB)
    completing 40% with 127 violations
    elapsed time = 00:00:02, memory = 138.86 (MB)
    completing 50% with 127 violations
    elapsed time = 00:00:04, memory = 124.60 (MB)
    completing 60% with 239 violations
    elapsed time = 00:00:04, memory = 93.37 (MB)
    completing 70% with 239 violations
    elapsed time = 00:00:05, memory = 119.64 (MB)
    completing 80% with 239 violations
    elapsed time = 00:00:06, memory = 119.71 (MB)
    completing 90% with 346 violations
    elapsed time = 00:00:07, memory = 149.79 (MB)
    completing 100% with 499 violations
    elapsed time = 00:00:08, memory = 58.29 (MB)
  number of violations = 758
cpu time = 00:00:21, elapsed time = 00:00:08, memory = 400.15 (MB), peak = 400.30 (MB)
total wire length = 41279 um
total wire length on LAYER li1 = 16 um
total wire length on LAYER met1 = 21671 um
total wire length on LAYER met2 = 19313 um
total wire length on LAYER met3 = 254 um
total wire length on LAYER met4 = 24 um
total wire length on LAYER met5 = 0 um
total number of vias = 9228
up-via summary (total 9228):

-----------------------
 FR_MASTERSLICE       0
            li1    4207
           met1    4977
           met2      42
           met3       2
           met4       0
-----------------------
                   9228


start 1st optimization iteration ...
    completing 10% with 758 violations
    elapsed time = 00:00:00, memory = 457.53 (MB)
    completing 20% with 758 violations
    elapsed time = 00:00:00, memory = 458.56 (MB)
    completing 30% with 758 violations
    elapsed time = 00:00:00, memory = 460.62 (MB)
    completing 40% with 699 violations
    elapsed time = 00:00:01, memory = 439.62 (MB)
    completing 50% with 699 violations
    elapsed time = 00:00:02, memory = 473.91 (MB)
    completing 60% with 699 violations
    elapsed time = 00:00:03, memory = 484.40 (MB)
    completing 70% with 648 violations
    elapsed time = 00:00:04, memory = 471.01 (MB)
    completing 80% with 648 violations
    elapsed time = 00:00:05, memory = 486.48 (MB)
    completing 90% with 428 violations
    elapsed time = 00:00:08, memory = 494.64 (MB)
    completing 100% with 262 violations
    elapsed time = 00:00:08, memory = 400.62 (MB)
  number of violations = 262
cpu time = 00:00:19, elapsed time = 00:00:08, memory = 400.62 (MB), peak = 494.88 (MB)
total wire length = 40808 um
total wire length on LAYER li1 = 23 um
total wire length on LAYER met1 = 21538 um
total wire length on LAYER met2 = 18964 um
total wire length on LAYER met3 = 281 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9148
up-via summary (total 9148):

-----------------------
 FR_MASTERSLICE       0
            li1    4227
           met1    4877
           met2      44
           met3       0
           met4       0
-----------------------
                   9148


start 2nd optimization iteration ...
    completing 10% with 262 violations
    elapsed time = 00:00:00, memory = 406.29 (MB)
    completing 20% with 262 violations
    elapsed time = 00:00:00, memory = 416.53 (MB)
    completing 30% with 262 violations
    elapsed time = 00:00:00, memory = 449.52 (MB)
    completing 40% with 253 violations
    elapsed time = 00:00:01, memory = 449.91 (MB)
    completing 50% with 253 violations
    elapsed time = 00:00:01, memory = 478.08 (MB)
    completing 60% with 253 violations
    elapsed time = 00:00:02, memory = 481.95 (MB)
    completing 70% with 262 violations
    elapsed time = 00:00:02, memory = 439.36 (MB)
    completing 80% with 262 violations
    elapsed time = 00:00:03, memory = 475.45 (MB)
    completing 90% with 261 violations
    elapsed time = 00:00:07, memory = 506.36 (MB)
    completing 100% with 243 violations
    elapsed time = 00:00:08, memory = 426.10 (MB)
  number of violations = 243
cpu time = 00:00:19, elapsed time = 00:00:08, memory = 426.10 (MB), peak = 506.36 (MB)
total wire length = 40686 um
total wire length on LAYER li1 = 18 um
total wire length on LAYER met1 = 21477 um
total wire length on LAYER met2 = 18937 um
total wire length on LAYER met3 = 252 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9105
up-via summary (total 9105):

-----------------------
 FR_MASTERSLICE       0
            li1    4213
           met1    4849
           met2      43
           met3       0
           met4       0
-----------------------
                   9105


start 3rd optimization iteration ...
    completing 10% with 243 violations
    elapsed time = 00:00:00, memory = 471.73 (MB)
    completing 20% with 243 violations
    elapsed time = 00:00:00, memory = 473.36 (MB)
    completing 30% with 164 violations
    elapsed time = 00:00:01, memory = 442.53 (MB)
    completing 40% with 164 violations
    elapsed time = 00:00:01, memory = 487.13 (MB)
    completing 50% with 164 violations
    elapsed time = 00:00:02, memory = 501.05 (MB)
    completing 60% with 111 violations
    elapsed time = 00:00:02, memory = 427.71 (MB)
    completing 70% with 111 violations
    elapsed time = 00:00:03, memory = 465.02 (MB)
    completing 80% with 111 violations
    elapsed time = 00:00:04, memory = 472.45 (MB)
    completing 90% with 74 violations
    elapsed time = 00:00:04, memory = 475.61 (MB)
    completing 100% with 3 violations
    elapsed time = 00:00:05, memory = 450.56 (MB)
  number of violations = 3
cpu time = 00:00:11, elapsed time = 00:00:05, memory = 450.56 (MB), peak = 506.36 (MB)
total wire length = 40690 um
total wire length on LAYER li1 = 17 um
total wire length on LAYER met1 = 20945 um
total wire length on LAYER met2 = 18978 um
total wire length on LAYER met3 = 749 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9258
up-via summary (total 9258):

-----------------------
 FR_MASTERSLICE       0
            li1    4211
           met1    4922
           met2     125
           met3       0
           met4       0
-----------------------
                   9258


start 4th optimization iteration ...
    completing 10% with 3 violations
    elapsed time = 00:00:00, memory = 455.72 (MB)
    completing 20% with 3 violations
    elapsed time = 00:00:00, memory = 455.72 (MB)
    completing 30% with 3 violations
    elapsed time = 00:00:00, memory = 455.72 (MB)
    completing 40% with 3 violations
    elapsed time = 00:00:00, memory = 456.95 (MB)
    completing 50% with 3 violations
    elapsed time = 00:00:00, memory = 460.04 (MB)
    completing 60% with 3 violations
    elapsed time = 00:00:00, memory = 463.91 (MB)
    completing 70% with 3 violations
    elapsed time = 00:00:00, memory = 464.07 (MB)
    completing 80% with 3 violations
    elapsed time = 00:00:00, memory = 464.07 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:01, memory = 464.36 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:01, memory = 464.36 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:01, memory = 464.36 (MB), peak = 506.36 (MB)
total wire length = 40699 um
total wire length on LAYER li1 = 17 um
total wire length on LAYER met1 = 20952 um
total wire length on LAYER met2 = 18977 um
total wire length on LAYER met3 = 751 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9259
up-via summary (total 9259):

-----------------------
 FR_MASTERSLICE       0
            li1    4211
           met1    4923
           met2     125
           met3       0
           met4       0
-----------------------
                   9259


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 464.36 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 464.36 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 464.36 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 464.44 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 464.44 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 464.44 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 464.44 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 464.44 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 464.57 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 464.57 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 464.57 (MB), peak = 506.36 (MB)
total wire length = 40699 um
total wire length on LAYER li1 = 17 um
total wire length on LAYER met1 = 20952 um
total wire length on LAYER met2 = 18977 um
total wire length on LAYER met3 = 751 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9259
up-via summary (total 9259):

-----------------------
 FR_MASTERSLICE       0
            li1    4211
           met1    4923
           met2     125
           met3       0
           met4       0
-----------------------
                   9259


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 464.57 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 464.57 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 464.72 (MB), peak = 506.36 (MB)
total wire length = 40699 um
total wire length on LAYER li1 = 17 um
total wire length on LAYER met1 = 20952 um
total wire length on LAYER met2 = 18977 um
total wire length on LAYER met3 = 751 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9259
up-via summary (total 9259):

-----------------------
 FR_MASTERSLICE       0
            li1    4211
           met1    4923
           met2     125
           met3       0
           met4       0
-----------------------
                   9259


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 464.72 (MB), peak = 506.36 (MB)
total wire length = 40699 um
total wire length on LAYER li1 = 17 um
total wire length on LAYER met1 = 20952 um
total wire length on LAYER met2 = 18977 um
total wire length on LAYER met3 = 751 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9259
up-via summary (total 9259):

-----------------------
 FR_MASTERSLICE       0
            li1    4211
           met1    4923
           met2     125
           met3       0
           met4       0
-----------------------
                   9259


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 464.72 (MB), peak = 506.36 (MB)
total wire length = 40699 um
total wire length on LAYER li1 = 17 um
total wire length on LAYER met1 = 20952 um
total wire length on LAYER met2 = 18977 um
total wire length on LAYER met3 = 751 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9259
up-via summary (total 9259):

-----------------------
 FR_MASTERSLICE       0
            li1    4211
           met1    4923
           met2     125
           met3       0
           met4       0
-----------------------
                   9259


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 464.72 (MB), peak = 506.36 (MB)
total wire length = 40699 um
total wire length on LAYER li1 = 17 um
total wire length on LAYER met1 = 20952 um
total wire length on LAYER met2 = 18977 um
total wire length on LAYER met3 = 751 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9259
up-via summary (total 9259):

-----------------------
 FR_MASTERSLICE       0
            li1    4211
           met1    4923
           met2     125
           met3       0
           met4       0
-----------------------
                   9259


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 464.72 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 464.72 (MB), peak = 506.36 (MB)
total wire length = 40699 um
total wire length on LAYER li1 = 17 um
total wire length on LAYER met1 = 20952 um
total wire length on LAYER met2 = 18977 um
total wire length on LAYER met3 = 751 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9259
up-via summary (total 9259):

-----------------------
 FR_MASTERSLICE       0
            li1    4211
           met1    4923
           met2     125
           met3       0
           met4       0
-----------------------
                   9259


complete detail routing
total wire length = 40699 um
total wire length on LAYER li1 = 17 um
total wire length on LAYER met1 = 20952 um
total wire length on LAYER met2 = 18977 um
total wire length on LAYER met3 = 751 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 9259
up-via summary (total 9259):

-----------------------
 FR_MASTERSLICE       0
            li1    4211
           met1    4923
           met2     125
           met3       0
           met4       0
-----------------------
                   9259

cpu time = 00:01:28, elapsed time = 00:00:37, memory = 464.72 (MB), peak = 506.36 (MB)

post processing ...

Runtime taken (hrt): 41.3281
