// Seed: 4235380608
module module_0 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply0 id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_14 = 32'd69,
    parameter id_17 = 32'd67
) (
    output supply1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    output supply1 id_4,
    input wire id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri1 id_8
    , id_21,
    input tri0 id_9
    , id_22,
    input tri id_10,
    output tri id_11,
    output uwire id_12,
    input uwire id_13,
    output wire _id_14,
    output wor id_15,
    input wand id_16,
    input supply0 _id_17,
    input wand id_18,
    output tri id_19
);
  logic [id_17 : id_14] id_23;
  assign id_22 = id_3;
  parameter id_24 = -1;
  module_0 modCall_1 (
      id_15,
      id_6,
      id_8,
      id_4,
      id_9,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
