verilog xil_defaultlib --include "../../../../merge_test.srcs/sources_1/bd/mergetest/ipshared/ec67/hdl" --include "../../../../merge_test.srcs/sources_1/bd/mergetest/ipshared/70cf/hdl" --include "../../../../merge_test.srcs/sources_1/bd/mergetest/ip/mergetest_processing_system7_0_0" \
"../../../bd/mergetest/ip/mergetest_processing_system7_0_0/sim/mergetest_processing_system7_0_0.v" \

verilog fifo_generator_v13_2_3 --include "../../../../merge_test.srcs/sources_1/bd/mergetest/ipshared/ec67/hdl" --include "../../../../merge_test.srcs/sources_1/bd/mergetest/ipshared/70cf/hdl" --include "../../../../merge_test.srcs/sources_1/bd/mergetest/ip/mergetest_processing_system7_0_0" \
"../../../../merge_test.srcs/sources_1/bd/mergetest/ip/mergetest_merge_v1_0_0_0/src/arrayFifo/simulation/fifo_generator_vlog_beh.v" \
"../../../../merge_test.srcs/sources_1/bd/mergetest/ip/mergetest_merge_v1_0_0_0/src/arrayFifo/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../../merge_test.srcs/sources_1/bd/mergetest/ipshared/ec67/hdl" --include "../../../../merge_test.srcs/sources_1/bd/mergetest/ipshared/70cf/hdl" --include "../../../../merge_test.srcs/sources_1/bd/mergetest/ip/mergetest_processing_system7_0_0" \
"../../../bd/mergetest/ip/mergetest_merge_v1_0_0_0/src/arrayFifo/sim/arrayFifo.v" \
"../../../bd/mergetest/ip/mergetest_merge_v1_0_0_0/src/mergedFifo/sim/mergedFifo.v" \
"../../../bd/mergetest/ipshared/926e/merge_1.0/hdl/mergeCore.v" \
"../../../bd/mergetest/ipshared/926e/merge_1.0/hdl/merge_v1_0_S00_AXI.v" \
"../../../bd/mergetest/ipshared/926e/merge_1.0/hdl/merge_v1_0.v" \
"../../../bd/mergetest/ip/mergetest_merge_v1_0_0_0/sim/mergetest_merge_v1_0_0_0.v" \
"../../../bd/mergetest/ip/mergetest_auto_pc_0/sim/mergetest_auto_pc_0.v" \
"../../../bd/mergetest/sim/mergetest.v" \

verilog xil_defaultlib "glbl.v"

nosort
