
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl

WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Sep 26 17:53:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38421
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1892.285 ; gain = 423.766 ; free physical = 103 ; free virtual = 2454
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'case_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_7s_7s_7_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_7s_7_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_7s_7s_7_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_7s_7_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_16s_16s_16_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_16s_16s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_16s_16s_16_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_16s_16s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_10s_5s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_5s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_10s_5s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_5s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_10ns_10ns_14_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10ns_10ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_10ns_10ns_14_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10ns_10ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_9s_7s_9_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_7s_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_9s_7s_9_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_7s_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_10s_10s_10_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_10s_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_10s_10s_10_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_10s_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_9s_9s_9_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_9s_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_9s_9s_9_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_9s_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_8s_5s_8_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_8s_5s_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_8s_5s_8_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_8s_5s_8_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_3s_3s_3_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_3s_3s_3_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_3s_3s_3_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_3s_3s_3_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_4s_3s_4_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_4s_3s_4_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_4s_3s_4_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_4s_3s_4_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_16s_5s_16_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_16s_5s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_16s_5s_16_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_16s_5s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12ns_2s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12ns_2s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12ns_2s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12ns_2s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_6s_6s_6_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_6s_6s_6_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_6s_6s_6_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_6s_6s_6_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_3s_2s_4_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_3s_2s_4_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_3s_2s_4_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_3s_2s_4_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_13s_9s_16_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_9s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_13s_9s_16_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_9s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_4s_4s_4_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_4s_4s_4_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_4s_4s_4_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_4s_4s_4_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_7s_4s_7_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_4s_7_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_7s_4s_7_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_4s_7_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_9s_8s_10_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_8s_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_9s_8s_10_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_8s_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_10s_9s_10_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_9s_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_10s_9s_10_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_9s_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_8s_8s_8_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_8s_8s_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_8s_8s_8_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_8s_8s_8_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_2s_2s_2_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_2s_2s_2_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_2s_2s_2_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_2s_2s_2_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_10s_8s_12_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_8s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_10s_8s_12_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_8s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_4s_3s_7_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_4s_3s_7_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_4s_3s_7_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_4s_3s_7_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_8s_6s_8_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_8s_6s_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_8s_6s_8_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_8s_6s_8_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_6s_6s_9_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_6s_6s_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_6s_6s_9_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_6s_6s_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_7s_12s_12_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_12s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_7s_12s_12_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_12s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_14s_8s_14_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_14s_8s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_14s_8s_14_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_14s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_9s_2s_10_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_2s_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_9s_2s_10_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_2s_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_8s_7s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_8s_7s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_8s_7s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_8s_7s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_5s_5s_5_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_5s_5s_5_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_5s_5s_5_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_5s_5s_5_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_7s_6s_7_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_6s_7_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_7s_6s_7_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_6s_7_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_4s_12_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_4s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_4s_12_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_4s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_10s_4s_10_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_4s_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_10s_4s_10_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_4s_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_4s_3s_6_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_4s_3s_6_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_4s_3s_6_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_4s_3s_6_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_7s_2s_9_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_2s_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_7s_2s_9_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_2s_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_9s_8s_11_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_8s_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_9s_8s_11_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_8s_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_10s_7s_14_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_10s_7s_14_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_7s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_12s_24_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_12s_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_12s_24_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_12s_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_6s_5s_6_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_6s_5s_6_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_6s_5s_6_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_6s_5s_6_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_6s_12_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_6s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_6s_12_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_6s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_12s_12_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_12s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_12s_12_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_12s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_9s_6s_12_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_6s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_9s_6s_12_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_6s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_5s_3s_5_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_5s_3s_5_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_5s_3s_5_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_5s_3s_5_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_4s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_4s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_4s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_4s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_6s_5s_9_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_6s_5s_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_6s_5s_9_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_6s_5s_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_11s_7s_11_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_7s_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_11s_7s_11_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_7s_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_7s_7s_11_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_7s_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_7s_7s_11_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_7s_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_6s_16_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_6s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_6s_16_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_6s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_8s_12_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_8s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_8s_12_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_8s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_11s_11s_11_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_11s_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_11s_11s_11_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_11s_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_10s_14_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_10s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_10s_14_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_10s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_11s_5s_12_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_5s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_11s_5s_12_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_5s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_13s_9s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_9s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_13s_9s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_9s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_11s_5s_11_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_5s_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_11s_5s_11_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_5s_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_13s_12s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_12s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_13s_12s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_12s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_9s_6s_9_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_6s_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_9s_6s_9_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_6s_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_12s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_12s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_12s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_12s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_11s_15_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_11s_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_11s_15_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_11s_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_13s_7s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_7s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_13s_7s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_7s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_8s_7s_8_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_8s_7s_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_8s_7s_8_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_8s_7s_8_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_9s_9s_14_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_9s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_9s_9s_14_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_9s_9s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_10s_5s_10_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_5s_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_10s_5s_10_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_10s_5s_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_11s_6s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_6s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_11s_6s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_6s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_13s_13s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_13s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_13s_13s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_13s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_8s_20_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_8s_20_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_8s_20_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_8s_20_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_6s_4s_6_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_6s_4s_6_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_6s_4s_6_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_6s_4s_6_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_5s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_5s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_5s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_5s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_9s_14_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_9s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_9s_14_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_9s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_14s_13s_14_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_14s_13s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_14s_13s_14_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_14s_13s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_11s_9s_14_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_9s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_11s_9s_14_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_11s_9s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_13s_10s_15_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_10s_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_13s_10s_15_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_10s_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_13s_11s_13_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_11s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_13s_11s_13_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_13s_11s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_7s_5s_12_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_5s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_7s_5s_12_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_5s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_12s_10s_15_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_10s_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_12s_10s_15_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_12s_10s_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_7s_5s_10_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_5s_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_7s_5s_10_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_5s_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_15s_14s_15_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_15s_14s_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_15s_14s_15_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_15s_14s_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mul_7s_5s_7_1_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_5s_7_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mul_7s_5s_7_1_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mul_7s_5s_7_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_1_mac_muladd_10s_10s_10s_10_4_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_10s_10s_10s_10_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_10s_10s_10s_10_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_10s_10s_10s_10_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mac_muladd_10s_10s_10s_10_4_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_10s_10s_10s_10_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_am_addmul_6ns_6ns_6s_6_4_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_6ns_6ns_6s_6_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_6ns_6ns_6s_6_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_6ns_6ns_6s_6_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_am_addmul_6ns_6ns_6s_6_4_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_6ns_6ns_6s_6_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_am_addmul_7ns_7ns_7s_7_4_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_7ns_7ns_7s_7_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_7ns_7ns_7s_7_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_7ns_7ns_7s_7_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_am_addmul_7ns_7ns_7s_7_4_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_7ns_7ns_7s_7_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_am_addmul_11s_10s_11s_11_4_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_10s_11s_11_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_10s_11s_11_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_10s_11s_11_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_am_addmul_11s_10s_11s_11_4_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_10s_11s_11_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_mac_muladd_7s_6s_6s_7_4_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_7s_6s_6s_7_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_7s_6s_6s_7_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_7s_6s_6s_7_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_mac_muladd_7s_6s_6s_7_4_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_7s_6s_6s_7_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_am_addmul_11s_7s_9s_12_4_1' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_7s_9s_12_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_7s_9s_12_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_7s_9s_12_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_1_am_addmul_11s_7s_9s_12_4_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_7s_9s_12_4_1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'case_1' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port rst in module case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[15] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[14] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[13] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[12] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[11] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[10] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[9] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[8] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[7] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[6] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[5] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[4] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[3] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[2] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[1] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_0[0] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[15] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[14] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[13] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[12] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[11] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[10] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[9] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[8] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[7] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[6] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[5] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[4] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[3] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[2] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[1] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1[0] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[15] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[14] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[13] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[12] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[11] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[10] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[9] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[8] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[7] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[6] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[5] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[4] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[3] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[2] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[1] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_2[0] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[15] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[14] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[13] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[12] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[11] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[10] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[9] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[8] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[7] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[6] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[5] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[4] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[3] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[2] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[1] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3[0] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[15] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[14] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[13] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[12] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[11] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[10] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[9] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[8] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[7] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[6] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[5] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[4] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[3] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[2] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[1] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_4[0] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[15] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[14] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[13] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[12] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[11] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[10] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[9] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[8] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[7] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[6] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[5] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[4] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[3] in module case_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5[2] in module case_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2009.223 ; gain = 540.703 ; free physical = 58 ; free virtual = 2325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.160 ; gain = 546.641 ; free physical = 58 ; free virtual = 2325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.160 ; gain = 546.641 ; free physical = 58 ; free virtual = 2325
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2015.160 ; gain = 0.000 ; free physical = 58 ; free virtual = 2325
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/case_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/case_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2145.637 ; gain = 0.000 ; free physical = 67 ; free virtual = 2316
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2145.637 ; gain = 0.000 ; free physical = 67 ; free virtual = 2316
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2145.637 ; gain = 677.117 ; free physical = 64 ; free virtual = 2314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.641 ; gain = 685.121 ; free physical = 64 ; free virtual = 2314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2153.641 ; gain = 685.121 ; free physical = 64 ; free virtual = 2314
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2153.641 ; gain = 685.121 ; free physical = 62 ; free virtual = 2313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 26    
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 35    
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 27    
	                6 Bit    Registers := 30    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '12' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_7s_9s_12_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_7s_9s_12_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '13' to '12' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_7s_9s_12_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_7s_9s_12_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln425_reg_3636_reg' and it is trimmed from '7' to '6' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1.v:2754]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '7' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_7s_6s_6s_7_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '7' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_7s_6s_6s_7_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '7' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_7s_6s_6s_7_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_7s_6s_6s_7_4_1_U146/case_1_mac_muladd_7s_6s_6s_7_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '7' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_7s_6s_6s_7_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln380_reg_3365_reg' and it is trimmed from '9' to '8' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1.v:2900]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln376_reg_3323_reg' and it is trimmed from '9' to '8' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1.v:2085]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '11' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_10s_11s_11_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '11' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_10s_11s_11_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '13' to '11' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_10s_11s_11_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln351_reg_3207_reg' and it is trimmed from '9' to '8' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1.v:2013]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln351_reg_3082_reg' and it is trimmed from '9' to '8' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1.v:1834]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_11s_10s_11s_11_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '7' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_7ns_7ns_7s_7_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '7' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_7ns_7ns_7s_7_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '7' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_7ns_7ns_7s_7_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '10' to '7' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_7ns_7ns_7s_7_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln380_reg_3243_reg' and it is trimmed from '9' to '8' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1.v:2086]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '6' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_6ns_6ns_6s_6_4_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '6' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_6ns_6ns_6s_6_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '9' to '6' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_6ns_6ns_6s_6_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_10s_10s_10s_10_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_10s_10s_10s_10_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '10' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_10s_10s_10s_10_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '6' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_am_addmul_6ns_6ns_6s_6_4_1.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3659/hdl/verilog/case_1_mac_muladd_10s_10s_10s_10_4_1.v:34]
DSP Report: Generating DSP m33_reg_2606_reg, operation Mode is: (A2*B2)'.
DSP Report: register trunc_ln263_reg_2560_reg is absorbed into DSP m33_reg_2606_reg.
DSP Report: register trunc_ln263_1_reg_2565_reg is absorbed into DSP m33_reg_2606_reg.
DSP Report: register m33_reg_2606_reg is absorbed into DSP m33_reg_2606_reg.
DSP Report: operator mul_10ns_10ns_14_1_1_U4/tmp_product is absorbed into DSP m33_reg_2606_reg.
DSP Report: Generating DSP m39_reg_2616_reg, operation Mode is: (A*B2)'.
DSP Report: register m29_reg_2555_reg is absorbed into DSP m39_reg_2616_reg.
DSP Report: register m39_reg_2616_reg is absorbed into DSP m39_reg_2616_reg.
DSP Report: operator mul_9s_7s_9_1_1_U5/tmp_product is absorbed into DSP m39_reg_2616_reg.
DSP Report: Generating DSP mul_16s_16s_16_1_1_U2/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_16s_16_1_1_U2/tmp_product is absorbed into DSP mul_16s_16s_16_1_1_U2/tmp_product.
DSP Report: Generating DSP m45_fu_773_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register trunc_ln263_1_reg_2565_reg is absorbed into DSP m45_fu_773_p2.
DSP Report: register trunc_ln273_reg_2571_reg is absorbed into DSP m45_fu_773_p2.
DSP Report: register m43_reg_2627_reg is absorbed into DSP m45_fu_773_p2.
DSP Report: operator m45_fu_773_p2 is absorbed into DSP m45_fu_773_p2.
DSP Report: operator mul_10s_10s_10_1_1_U6/tmp_product is absorbed into DSP m45_fu_773_p2.
DSP Report: Generating DSP mul_9s_8s_10_1_1_U26/tmp_product, operation Mode is: A*B2.
DSP Report: register m30_reg_2644_reg is absorbed into DSP mul_9s_8s_10_1_1_U26/tmp_product.
DSP Report: operator mul_9s_8s_10_1_1_U26/tmp_product is absorbed into DSP mul_9s_8s_10_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_5s_16_1_1_U11/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_5s_16_1_1_U11/tmp_product is absorbed into DSP mul_16s_5s_16_1_1_U11/tmp_product.
DSP Report: Generating DSP m51_reg_2632_reg, operation Mode is: (A2*B2)'.
DSP Report: register trunc_ln281_1_reg_2586_reg is absorbed into DSP m51_reg_2632_reg.
DSP Report: register trunc_ln281_reg_2581_reg is absorbed into DSP m51_reg_2632_reg.
DSP Report: register m51_reg_2632_reg is absorbed into DSP m51_reg_2632_reg.
DSP Report: operator mul_9s_9s_9_1_1_U7/tmp_product is absorbed into DSP m51_reg_2632_reg.
DSP Report: Generating DSP mul_13s_9s_16_1_1_U17/tmp_product, operation Mode is: A2*B.
DSP Report: register m31_reg_2601_reg is absorbed into DSP mul_13s_9s_16_1_1_U17/tmp_product.
DSP Report: operator mul_13s_9s_16_1_1_U17/tmp_product is absorbed into DSP mul_13s_9s_16_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_10s_8s_12_1_1_U34/tmp_product, operation Mode is: A2*B2.
DSP Report: register m69_reg_2799_reg is absorbed into DSP mul_10s_8s_12_1_1_U34/tmp_product.
DSP Report: register m57_reg_2743_reg is absorbed into DSP mul_10s_8s_12_1_1_U34/tmp_product.
DSP Report: operator mul_10s_8s_12_1_1_U34/tmp_product is absorbed into DSP mul_10s_8s_12_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_ln280_reg_2675_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln280_reg_2675_reg is absorbed into DSP mul_ln280_reg_2675_reg.
DSP Report: operator mul_9s_7s_9_1_1_U13/tmp_product is absorbed into DSP mul_ln280_reg_2675_reg.
DSP Report: Generating DSP m64_fu_854_p2, operation Mode is: C'+A*B2.
DSP Report: register in27_reg_2596_reg is absorbed into DSP m64_fu_854_p2.
DSP Report: register trunc_ln294_reg_2708_reg is absorbed into DSP m64_fu_854_p2.
DSP Report: operator m64_fu_854_p2 is absorbed into DSP m64_fu_854_p2.
DSP Report: operator mul_9s_9s_9_1_1_U22/tmp_product is absorbed into DSP m64_fu_854_p2.
DSP Report: Generating DSP mul_14s_8s_14_1_1_U44/tmp_product, operation Mode is: A2*B2.
DSP Report: register m72_reg_2873_reg is absorbed into DSP mul_14s_8s_14_1_1_U44/tmp_product.
DSP Report: register trunc_ln303_reg_2723_reg is absorbed into DSP mul_14s_8s_14_1_1_U44/tmp_product.
DSP Report: operator mul_14s_8s_14_1_1_U44/tmp_product is absorbed into DSP mul_14s_8s_14_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_9s_2s_10_1_1_U46/tmp_product, operation Mode is: A2*B2.
DSP Report: register m63_reg_2825_reg is absorbed into DSP mul_9s_2s_10_1_1_U46/tmp_product.
DSP Report: register m64_reg_2768_reg is absorbed into DSP mul_9s_2s_10_1_1_U46/tmp_product.
DSP Report: operator mul_9s_2s_10_1_1_U46/tmp_product is absorbed into DSP mul_9s_2s_10_1_1_U46/tmp_product.
DSP Report: Generating DSP trunc_ln296_2_reg_2773_reg, operation Mode is: (A*B2)'.
DSP Report: register in27_reg_2596_reg is absorbed into DSP trunc_ln296_2_reg_2773_reg.
DSP Report: register trunc_ln296_2_reg_2773_reg is absorbed into DSP trunc_ln296_2_reg_2773_reg.
DSP Report: operator mul_9s_9s_9_1_1_U22/tmp_product is absorbed into DSP trunc_ln296_2_reg_2773_reg.
DSP Report: Generating DSP trunc_ln284_2_reg_2639_reg, operation Mode is: (A2*B2)'.
DSP Report: register trunc_ln263_1_reg_2565_reg is absorbed into DSP trunc_ln284_2_reg_2639_reg.
DSP Report: register trunc_ln273_reg_2571_reg is absorbed into DSP trunc_ln284_2_reg_2639_reg.
DSP Report: register trunc_ln284_2_reg_2639_reg is absorbed into DSP trunc_ln284_2_reg_2639_reg.
DSP Report: operator mul_10s_10s_10_1_1_U6/tmp_product is absorbed into DSP trunc_ln284_2_reg_2639_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register m59_reg_2753_reg is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_10s_9s_10_1_1_U27/tmp_product is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP m86_reg_2984_reg, operation Mode is: (A2*B2)'.
DSP Report: register trunc_ln316_reg_2942_reg is absorbed into DSP m86_reg_2984_reg.
DSP Report: register trunc_ln316_1_reg_2947_reg is absorbed into DSP m86_reg_2984_reg.
DSP Report: register m86_reg_2984_reg is absorbed into DSP m86_reg_2984_reg.
DSP Report: operator mul_9s_9s_9_1_1_U50/tmp_product is absorbed into DSP m86_reg_2984_reg.
DSP Report: Generating DSP mul_9s_8s_11_1_1_U58/tmp_product, operation Mode is: A*B2.
DSP Report: register m62_reg_2868_reg is absorbed into DSP mul_9s_8s_11_1_1_U58/tmp_product.
DSP Report: operator mul_9s_8s_11_1_1_U58/tmp_product is absorbed into DSP mul_9s_8s_11_1_1_U58/tmp_product.
DSP Report: Generating DSP trunc_ln323_1_reg_2783_reg, operation Mode is: (A*B)'.
DSP Report: register trunc_ln323_1_reg_2783_reg is absorbed into DSP trunc_ln323_1_reg_2783_reg.
DSP Report: operator mul_10s_9s_10_1_1_U27/tmp_product is absorbed into DSP trunc_ln323_1_reg_2783_reg.
DSP Report: Generating DSP m113_reg_3113_reg, operation Mode is: (A2*B'')'.
DSP Report: register am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP m113_reg_3113_reg.
DSP Report: register m93_reg_2989_reg is absorbed into DSP m113_reg_3113_reg.
DSP Report: register m87_reg_3045_reg is absorbed into DSP m113_reg_3113_reg.
DSP Report: register m113_reg_3113_reg is absorbed into DSP m113_reg_3113_reg.
DSP Report: operator mul_9s_6s_12_1_1_U65/tmp_product is absorbed into DSP m113_reg_3113_reg.
DSP Report: Generating DSP mul_12s_6s_12_1_1_U69/tmp_product, operation Mode is: A*B2.
DSP Report: register m94_reg_3087_reg is absorbed into DSP mul_12s_6s_12_1_1_U69/tmp_product.
DSP Report: operator mul_12s_6s_12_1_1_U69/tmp_product is absorbed into DSP mul_12s_6s_12_1_1_U69/tmp_product.
DSP Report: Generating DSP m95_reg_2996_reg, operation Mode is: (A*B'')'.
DSP Report: register am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP m95_reg_2996_reg.
DSP Report: register am_addmul_6ns_6ns_6s_6_4_1_U143/case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP m95_reg_2996_reg.
DSP Report: register m95_reg_2996_reg is absorbed into DSP m95_reg_2996_reg.
DSP Report: operator mul_7s_6s_7_1_1_U52/tmp_product is absorbed into DSP m95_reg_2996_reg.
DSP Report: Generating DSP m109_reg_3062_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register trunc_ln316_reg_2942_reg is absorbed into DSP m109_reg_3062_reg.
DSP Report: register trunc_ln316_1_reg_2947_reg is absorbed into DSP m109_reg_3062_reg.
DSP Report: register m109_reg_3062_reg is absorbed into DSP m109_reg_3062_reg.
DSP Report: register trunc_ln339_reg_3035_reg is absorbed into DSP m109_reg_3062_reg.
DSP Report: operator m109_fu_1310_p2 is absorbed into DSP m109_reg_3062_reg.
DSP Report: operator mul_9s_9s_9_1_1_U50/tmp_product is absorbed into DSP m109_reg_3062_reg.
DSP Report: Generating DSP m98_reg_3008_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register trunc_ln316_1_reg_2947_reg is absorbed into DSP m98_reg_3008_reg.
DSP Report: register trunc_ln328_1_reg_2963_reg is absorbed into DSP m98_reg_3008_reg.
DSP Report: register trunc_ln316_reg_2942_reg is absorbed into DSP m98_reg_3008_reg.
DSP Report: register m98_reg_3008_reg is absorbed into DSP m98_reg_3008_reg.
DSP Report: operator m98_fu_1194_p2 is absorbed into DSP m98_reg_3008_reg.
DSP Report: operator mul_9s_9s_9_1_1_U50/tmp_product is absorbed into DSP m98_reg_3008_reg.
DSP Report: Generating DSP mul_10s_7s_14_1_1_U59/tmp_product, operation Mode is: A2*B.
DSP Report: register m77_reg_2927_reg is absorbed into DSP mul_10s_7s_14_1_1_U59/tmp_product.
DSP Report: operator mul_10s_7s_14_1_1_U59/tmp_product is absorbed into DSP mul_10s_7s_14_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_12s_6s_12_1_1_U62/tmp_product, operation Mode is: A2*B.
DSP Report: register trunc_ln332_reg_3057_reg is absorbed into DSP mul_12s_6s_12_1_1_U62/tmp_product.
DSP Report: operator mul_12s_6s_12_1_1_U62/tmp_product is absorbed into DSP mul_12s_6s_12_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_12s_12s_12_1_1_U71/tmp_product, operation Mode is: A*B2.
DSP Report: register m102_reg_3094_reg is absorbed into DSP mul_12s_12s_12_1_1_U71/tmp_product.
DSP Report: operator mul_12s_12s_12_1_1_U71/tmp_product is absorbed into DSP mul_12s_12s_12_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_11s_7s_11_1_1_U79/tmp_product, operation Mode is: A2*B.
DSP Report: register trunc_ln360_reg_3167_reg is absorbed into DSP mul_11s_7s_11_1_1_U79/tmp_product.
DSP Report: operator mul_11s_7s_11_1_1_U79/tmp_product is absorbed into DSP mul_11s_7s_11_1_1_U79/tmp_product.
DSP Report: Generating DSP m128_reg_3218_reg, operation Mode is: (A2*B2)'.
DSP Report: register m107_reg_3030_reg is absorbed into DSP m128_reg_3218_reg.
DSP Report: register mul_ln358_reg_3156_reg is absorbed into DSP m128_reg_3218_reg.
DSP Report: register m128_reg_3218_reg is absorbed into DSP m128_reg_3218_reg.
DSP Report: operator mul_12s_6s_12_1_1_U78/tmp_product is absorbed into DSP m128_reg_3218_reg.
DSP Report: Generating DSP mul_12s_10s_14_1_1_U85/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_12s_10s_14_1_1_U85/tmp_product is absorbed into DSP mul_12s_10s_14_1_1_U85/tmp_product.
DSP Report: Generating DSP m82_reg_2899_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_ln312_reg_2847_reg is absorbed into DSP m82_reg_2899_reg.
DSP Report: register m47_reg_2665_reg is absorbed into DSP m82_reg_2899_reg.
DSP Report: register m82_reg_2899_reg is absorbed into DSP m82_reg_2899_reg.
DSP Report: operator mul_7s_12s_12_1_1_U41/tmp_product is absorbed into DSP m82_reg_2899_reg.
DSP Report: Generating DSP mul_12s_12s_24_1_1_U60/tmp_product, operation Mode is: A*B2.
DSP Report: register m100_reg_3014_reg is absorbed into DSP mul_12s_12s_24_1_1_U60/tmp_product.
DSP Report: operator mul_12s_12s_24_1_1_U60/tmp_product is absorbed into DSP mul_12s_12s_24_1_1_U60/tmp_product.
DSP Report: Generating DSP m111_reg_3106_reg, operation Mode is: (A2*B2)'.
DSP Report: register m100_reg_3014_reg is absorbed into DSP m111_reg_3106_reg.
DSP Report: register trunc_ln341_reg_3067_reg is absorbed into DSP m111_reg_3106_reg.
DSP Report: register m111_reg_3106_reg is absorbed into DSP m111_reg_3106_reg.
DSP Report: operator mul_12s_12s_12_1_1_U64/tmp_product is absorbed into DSP m111_reg_3106_reg.
DSP Report: Generating DSP mul_12s_12s_12_1_1_U75/tmp_product, operation Mode is: A2*B2.
DSP Report: register m102_reg_3094_reg is absorbed into DSP mul_12s_12s_12_1_1_U75/tmp_product.
DSP Report: register trunc_ln353_reg_3146_reg is absorbed into DSP mul_12s_12s_12_1_1_U75/tmp_product.
DSP Report: operator mul_12s_12s_12_1_1_U75/tmp_product is absorbed into DSP mul_12s_12s_12_1_1_U75/tmp_product.
DSP Report: Generating DSP m133_reg_3263_reg, operation Mode is: (A*B2)'.
DSP Report: register m124_reg_3213_reg is absorbed into DSP m133_reg_3263_reg.
DSP Report: register m133_reg_3263_reg is absorbed into DSP m133_reg_3263_reg.
DSP Report: operator mul_12s_6s_12_1_1_U84/tmp_product is absorbed into DSP m133_reg_3263_reg.
DSP Report: Generating DSP m129_reg_3161_reg, operation Mode is: (A2*B2)'.
DSP Report: register m104_reg_3100_reg is absorbed into DSP m129_reg_3161_reg.
DSP Report: register trunc_ln359_reg_3136_reg is absorbed into DSP m129_reg_3161_reg.
DSP Report: register m129_reg_3161_reg is absorbed into DSP m129_reg_3161_reg.
DSP Report: operator mul_6s_6s_6_1_1_U72/tmp_product is absorbed into DSP m129_reg_3161_reg.
DSP Report: Generating DSP m134_fu_1618_p2, operation Mode is: C+A*B2.
DSP Report: register m124_reg_3213_reg is absorbed into DSP m134_fu_1618_p2.
DSP Report: operator m134_fu_1618_p2 is absorbed into DSP m134_fu_1618_p2.
DSP Report: operator mul_12s_6s_12_1_1_U84/tmp_product is absorbed into DSP m134_fu_1618_p2.
DSP Report: Generating DSP mul_12s_12s_13_1_1_U95/tmp_product, operation Mode is: A2*B.
DSP Report: register m134_reg_3268_reg is absorbed into DSP mul_12s_12s_13_1_1_U95/tmp_product.
DSP Report: operator mul_12s_12s_13_1_1_U95/tmp_product is absorbed into DSP mul_12s_12s_13_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_12s_6s_16_1_1_U81/tmp_product, operation Mode is: A*B2.
DSP Report: register m104_reg_3100_reg is absorbed into DSP mul_12s_6s_16_1_1_U81/tmp_product.
DSP Report: operator mul_12s_6s_16_1_1_U81/tmp_product is absorbed into DSP mul_12s_6s_16_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_11s_11s_11_1_1_U83/tmp_product, operation Mode is: A2*B2.
DSP Report: register add_ln355_reg_3197_reg is absorbed into DSP mul_11s_11s_11_1_1_U83/tmp_product.
DSP Report: register trunc_ln355_reg_3131_reg is absorbed into DSP mul_11s_11s_11_1_1_U83/tmp_product.
DSP Report: operator mul_11s_11s_11_1_1_U83/tmp_product is absorbed into DSP mul_11s_11s_11_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_13s_7s_13_1_1_U103/tmp_product, operation Mode is: A2*B2.
DSP Report: register m149_reg_3359_reg is absorbed into DSP mul_13s_7s_13_1_1_U103/tmp_product.
DSP Report: register m147_reg_3354_reg is absorbed into DSP mul_13s_7s_13_1_1_U103/tmp_product.
DSP Report: operator mul_13s_7s_13_1_1_U103/tmp_product is absorbed into DSP mul_13s_7s_13_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_9s_6s_9_1_1_U94/tmp_product, operation Mode is: A2*B.
DSP Report: register trunc_ln375_reg_3288_reg is absorbed into DSP mul_9s_6s_9_1_1_U94/tmp_product.
DSP Report: operator mul_9s_6s_9_1_1_U94/tmp_product is absorbed into DSP mul_9s_6s_9_1_1_U94/tmp_product.
DSP Report: Generating DSP m123_reg_3248_reg, operation Mode is: (A2*B2)'.
DSP Report: register m120_reg_3126_reg is absorbed into DSP m123_reg_3248_reg.
DSP Report: register m119_reg_3202_reg is absorbed into DSP m123_reg_3248_reg.
DSP Report: register m123_reg_3248_reg is absorbed into DSP m123_reg_3248_reg.
DSP Report: operator mul_12s_8s_12_1_1_U82/tmp_product is absorbed into DSP m123_reg_3248_reg.
DSP Report: Generating DSP mul_12s_11s_15_1_1_U99/tmp_product, operation Mode is: A*B2.
DSP Report: register m132_reg_3313_reg is absorbed into DSP mul_12s_11s_15_1_1_U99/tmp_product.
DSP Report: operator mul_12s_11s_15_1_1_U99/tmp_product is absorbed into DSP mul_12s_11s_15_1_1_U99/tmp_product.
DSP Report: Generating DSP m126_reg_3308_reg, operation Mode is: (A2*B2)'.
DSP Report: register m103_reg_3187_reg is absorbed into DSP m126_reg_3308_reg.
DSP Report: register trunc_ln356_reg_3258_reg is absorbed into DSP m126_reg_3308_reg.
DSP Report: register m126_reg_3308_reg is absorbed into DSP m126_reg_3308_reg.
DSP Report: operator mul_13s_9s_13_1_1_U88/tmp_product is absorbed into DSP m126_reg_3308_reg.
DSP Report: Generating DSP mul_13s_12s_13_1_1_U93/tmp_product, operation Mode is: A*B2.
DSP Report: register m134_reg_3268_reg is absorbed into DSP mul_13s_12s_13_1_1_U93/tmp_product.
DSP Report: operator mul_13s_12s_13_1_1_U93/tmp_product is absorbed into DSP mul_13s_12s_13_1_1_U93/tmp_product.
DSP Report: Generating DSP m151_reg_3405_reg, operation Mode is: (A2*B2)'.
DSP Report: register m145_reg_3348_reg is absorbed into DSP m151_reg_3405_reg.
DSP Report: register trunc_ln381_reg_3370_reg is absorbed into DSP m151_reg_3405_reg.
DSP Report: register m151_reg_3405_reg is absorbed into DSP m151_reg_3405_reg.
DSP Report: operator mul_9s_9s_9_1_1_U100/tmp_product is absorbed into DSP m151_reg_3405_reg.
DSP Report: Generating DSP mul_9s_9s_14_1_1_U105/tmp_product, operation Mode is: A*B2.
DSP Report: register m145_reg_3348_reg is absorbed into DSP mul_9s_9s_14_1_1_U105/tmp_product.
DSP Report: operator mul_9s_9s_14_1_1_U105/tmp_product is absorbed into DSP mul_9s_9s_14_1_1_U105/tmp_product.
DSP Report: Generating DSP m169_fu_2137_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register trunc_ln391_reg_3426_reg is absorbed into DSP m169_fu_2137_p2.
DSP Report: register m142_reg_3343_reg is absorbed into DSP m169_fu_2137_p2.
DSP Report: register m156_reg_3492_reg is absorbed into DSP m169_fu_2137_p2.
DSP Report: register trunc_ln399_reg_3518_reg is absorbed into DSP m169_fu_2137_p2.
DSP Report: operator m169_fu_2137_p2 is absorbed into DSP m169_fu_2137_p2.
DSP Report: operator mul_13s_13s_13_1_1_U109/tmp_product is absorbed into DSP m169_fu_2137_p2.
DSP Report: Generating DSP m136_reg_3273_reg, operation Mode is: (A2*B2)'.
DSP Report: register m136_reg_3273_reg is absorbed into DSP m136_reg_3273_reg.
DSP Report: register trunc_ln366_reg_3172_reg is absorbed into DSP m136_reg_3273_reg.
DSP Report: register m136_reg_3273_reg is absorbed into DSP m136_reg_3273_reg.
DSP Report: operator mul_10s_9s_10_1_1_U86/tmp_product is absorbed into DSP m136_reg_3273_reg.
DSP Report: Generating DSP am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A)*B'')'.
DSP Report: register trunc_ln388_1_reg_3303_reg is absorbed into DSP am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln388_reg_3293_reg is absorbed into DSP am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_11s_6s_13_1_1_U108/tmp_product, operation Mode is: A*B2.
DSP Report: register m140_reg_3182_reg is absorbed into DSP mul_11s_6s_13_1_1_U108/tmp_product.
DSP Report: operator mul_11s_6s_13_1_1_U108/tmp_product is absorbed into DSP mul_11s_6s_13_1_1_U108/tmp_product.
DSP Report: Generating DSP m166_fu_2000_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register m134_reg_3268_reg is absorbed into DSP m166_fu_2000_p2.
DSP Report: register trunc_ln396_reg_3456_reg is absorbed into DSP m166_fu_2000_p2.
DSP Report: register trunc_ln396_1_reg_3390_reg is absorbed into DSP m166_fu_2000_p2.
DSP Report: operator m166_fu_2000_p2 is absorbed into DSP m166_fu_2000_p2.
DSP Report: operator mul_13s_12s_13_1_1_U93/tmp_product is absorbed into DSP m166_fu_2000_p2.
DSP Report: Generating DSP mul_12s_8s_20_1_1_U113/tmp_product, operation Mode is: A*B2.
DSP Report: register m170_reg_3436_reg is absorbed into DSP mul_12s_8s_20_1_1_U113/tmp_product.
DSP Report: operator mul_12s_8s_20_1_1_U113/tmp_product is absorbed into DSP mul_12s_8s_20_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_9s_9s_14_1_1_U115/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_9s_9s_14_1_1_U115/tmp_product is absorbed into DSP mul_9s_9s_14_1_1_U115/tmp_product.
DSP Report: Generating DSP m173_reg_3534_reg, operation Mode is: (A2*B2)'.
DSP Report: register trunc_ln403_1_reg_3482_reg is absorbed into DSP m173_reg_3534_reg.
DSP Report: register trunc_ln403_reg_3477_reg is absorbed into DSP m173_reg_3534_reg.
DSP Report: register m173_reg_3534_reg is absorbed into DSP m173_reg_3534_reg.
DSP Report: operator mul_9s_9s_9_1_1_U112/tmp_product is absorbed into DSP m173_reg_3534_reg.
DSP Report: Generating DSP mul_ln406_reg_3626_reg, operation Mode is: (A2*B)'.
DSP Report: register m166_reg_3503_reg is absorbed into DSP mul_ln406_reg_3626_reg.
DSP Report: register mul_ln406_reg_3626_reg is absorbed into DSP mul_ln406_reg_3626_reg.
DSP Report: operator mul_12s_9s_14_1_1_U119/tmp_product is absorbed into DSP mul_ln406_reg_3626_reg.
DSP Report: Generating DSP mul_13s_13s_13_1_1_U109/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln391_reg_3426_reg is absorbed into DSP mul_13s_13s_13_1_1_U109/tmp_product.
DSP Report: register m142_reg_3343_reg is absorbed into DSP mul_13s_13s_13_1_1_U109/tmp_product.
DSP Report: operator mul_13s_13s_13_1_1_U109/tmp_product is absorbed into DSP mul_13s_13s_13_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_14s_13s_14_1_1_U125/tmp_product, operation Mode is: A*B2.
DSP Report: register m161_reg_3498_reg is absorbed into DSP mul_14s_13s_14_1_1_U125/tmp_product.
DSP Report: operator mul_14s_13s_14_1_1_U125/tmp_product is absorbed into DSP mul_14s_13s_14_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_9s_9s_9_1_1_U122/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln416_1_reg_3487_reg is absorbed into DSP mul_9s_9s_9_1_1_U122/tmp_product.
DSP Report: register trunc_ln416_reg_3575_reg is absorbed into DSP mul_9s_9s_9_1_1_U122/tmp_product.
DSP Report: operator mul_9s_9s_9_1_1_U122/tmp_product is absorbed into DSP mul_9s_9s_9_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_9s_6s_9_1_1_U121/tmp_product, operation Mode is: A2*B2.
DSP Report: register m171_reg_3523_reg is absorbed into DSP mul_9s_6s_9_1_1_U121/tmp_product.
DSP Report: register trunc_ln397_reg_3461_reg is absorbed into DSP mul_9s_6s_9_1_1_U121/tmp_product.
DSP Report: operator mul_9s_6s_9_1_1_U121/tmp_product is absorbed into DSP mul_9s_6s_9_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_13s_10s_15_1_1_U129/tmp_product, operation Mode is: (D+A)*B2.
DSP Report: register add_ln407_reg_3631_reg is absorbed into DSP mul_13s_10s_15_1_1_U129/tmp_product.
DSP Report: register add_ln421_reg_3669_reg is absorbed into DSP mul_13s_10s_15_1_1_U129/tmp_product.
DSP Report: operator mul_13s_10s_15_1_1_U129/tmp_product is absorbed into DSP mul_13s_10s_15_1_1_U129/tmp_product.
DSP Report: operator add_ln421_fu_2234_p2 is absorbed into DSP mul_13s_10s_15_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_11s_11s_11_1_1_U123/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln418_1_reg_3580_reg is absorbed into DSP mul_11s_11s_11_1_1_U123/tmp_product.
DSP Report: register trunc_ln418_reg_3570_reg is absorbed into DSP mul_11s_11s_11_1_1_U123/tmp_product.
DSP Report: operator mul_11s_11s_11_1_1_U123/tmp_product is absorbed into DSP mul_11s_11s_11_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_13s_11s_13_1_1_U132/tmp_product, operation Mode is: A2*B2.
DSP Report: register m188_reg_3652_reg is absorbed into DSP mul_13s_11s_13_1_1_U132/tmp_product.
DSP Report: register trunc_ln439_reg_3605_reg is absorbed into DSP mul_13s_11s_13_1_1_U132/tmp_product.
DSP Report: operator mul_13s_11s_13_1_1_U132/tmp_product is absorbed into DSP mul_13s_11s_13_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_10s_10s_10_1_1_U111/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln402_reg_3472_reg is absorbed into DSP mul_10s_10s_10_1_1_U111/tmp_product.
DSP Report: register m162_reg_3451_reg is absorbed into DSP mul_10s_10s_10_1_1_U111/tmp_product.
DSP Report: operator mul_10s_10s_10_1_1_U111/tmp_product is absorbed into DSP mul_10s_10s_10_1_1_U111/tmp_product.
DSP Report: Generating DSP m203_reg_3699_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register m188_reg_3652_reg is absorbed into DSP m203_reg_3699_reg.
DSP Report: register trunc_ln424_reg_3585_reg is absorbed into DSP m203_reg_3699_reg.
DSP Report: register sext_ln406_1_reg_3621_reg is absorbed into DSP m203_reg_3699_reg.
DSP Report: register m203_reg_3699_reg is absorbed into DSP m203_reg_3699_reg.
DSP Report: operator m203_fu_2325_p2 is absorbed into DSP m203_reg_3699_reg.
DSP Report: operator mul_11s_9s_14_1_1_U127/tmp_product is absorbed into DSP m203_reg_3699_reg.
DSP Report: Generating DSP mul_ln434_reg_3730_reg, operation Mode is: (A*B'')'.
DSP Report: register add_ln421_reg_3669_reg is absorbed into DSP mul_ln434_reg_3730_reg.
DSP Report: register sext_ln434_reg_3689_reg is absorbed into DSP mul_ln434_reg_3730_reg.
DSP Report: register mul_ln434_reg_3730_reg is absorbed into DSP mul_ln434_reg_3730_reg.
DSP Report: operator mul_12s_10s_15_1_1_U134/tmp_product is absorbed into DSP mul_ln434_reg_3730_reg.
DSP Report: Generating DSP mul_15s_14s_15_1_1_U139/tmp_product, operation Mode is: A*B2.
DSP Report: register m185_reg_3565_reg is absorbed into DSP mul_15s_14s_15_1_1_U139/tmp_product.
DSP Report: operator mul_15s_14s_15_1_1_U139/tmp_product is absorbed into DSP mul_15s_14s_15_1_1_U139/tmp_product.
DSP Report: Generating DSP trunc_ln438_reg_3710_reg, operation Mode is: (A2*B2)'.
DSP Report: register m188_reg_3652_reg is absorbed into DSP trunc_ln438_reg_3710_reg.
DSP Report: register sext_ln406_1_reg_3621_reg is absorbed into DSP trunc_ln438_reg_3710_reg.
DSP Report: register trunc_ln438_reg_3710_reg is absorbed into DSP trunc_ln438_reg_3710_reg.
DSP Report: operator mul_11s_9s_14_1_1_U127/tmp_product is absorbed into DSP trunc_ln438_reg_3710_reg.
DSP Report: Generating DSP trunc_ln442_reg_3735_reg, operation Mode is: (A*B2)'.
DSP Report: register m194_reg_3674_reg is absorbed into DSP trunc_ln442_reg_3735_reg.
DSP Report: register trunc_ln442_reg_3735_reg is absorbed into DSP trunc_ln442_reg_3735_reg.
DSP Report: operator mul_9s_9s_9_1_1_U136/tmp_product is absorbed into DSP trunc_ln442_reg_3735_reg.
DSP Report: Generating DSP am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg, operation Mode is: (C+(A2*B)')'.
DSP Report: register m102_reg_3094_reg is absorbed into DSP am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg.
DSP Report: register am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg.
DSP Report: register trunc_ln373_reg_3177_reg is absorbed into DSP am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg.
DSP Report: operator am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg.
DSP Report: operator mul_12s_12s_12_1_1_U71/tmp_product is absorbed into DSP am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg.
DSP Report: Generating DSP am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register m196_reg_3694_reg is absorbed into DSP am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register m188_reg_3652_reg is absorbed into DSP am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP m211_fu_2422_p2, operation Mode is: C'+A*B2.
DSP Report: register m194_reg_3674_reg is absorbed into DSP m211_fu_2422_p2.
DSP Report: register m186_reg_3647_reg is absorbed into DSP m211_fu_2422_p2.
DSP Report: operator m211_fu_2422_p2 is absorbed into DSP m211_fu_2422_p2.
DSP Report: operator mul_9s_9s_9_1_1_U136/tmp_product is absorbed into DSP m211_fu_2422_p2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2153.641 ; gain = 685.121 ; free physical = 62 ; free virtual = 2294
---------------------------------------------------------------------------------
 Sort Area is  mul_15s_14s_15_1_1_U139/tmp_product_7d : 0 0 : 1592 1592 : Used 1 time 0
 Sort Area is  mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg_1d : 0 0 : 753 1438 : Used 1 time 0
 Sort Area is  mac_muladd_10s_10s_10s_10_4_1_U142/case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg_1d : 0 1 : 685 1438 : Used 1 time 0
 Sort Area is  mul_14s_13s_14_1_1_U125/tmp_product_6c : 0 0 : 1360 1360 : Used 1 time 0
 Sort Area is  m169_fu_2137_p2_65 : 0 0 : 1352 1352 : Used 1 time 0
 Sort Area is  mul_13s_13s_13_1_1_U109/tmp_product_67 : 0 0 : 1293 1293 : Used 1 time 0
 Sort Area is  m166_fu_2000_p2_61 : 0 0 : 1196 1196 : Used 1 time 0
 Sort Area is  mul_13s_12s_13_1_1_U93/tmp_product_54 : 0 0 : 1137 1137 : Used 1 time 0
 Sort Area is  am_addmul_7ns_7ns_7s_7_4_1_U144/case_1_am_addmul_7ns_7ns_7s_7_4_1_DSP48_0_U/ad_reg_reg_82 : 0 0 : 1098 1098 : Used 1 time 0
 Sort Area is  m111_reg_3106_reg_3b : 0 0 : 1088 1088 : Used 1 time 0
 Sort Area is  mul_12s_12s_12_1_1_U75/tmp_product_3d : 0 0 : 1076 1076 : Used 1 time 0
 Sort Area is  mul_13s_11s_13_1_1_U132/tmp_product_75 : 0 0 : 1067 1067 : Used 1 time 0
 Sort Area is  mul_12s_12s_12_1_1_U71/tmp_product_30 : 0 0 : 1064 1064 : Used 1 time 0
 Sort Area is  mul_12s_12s_13_1_1_U95/tmp_product_48 : 0 0 : 1064 1064 : Used 1 time 0
 Sort Area is  mul_12s_12s_24_1_1_U60/tmp_product_3a : 0 0 : 1064 1064 : Used 1 time 0
 Sort Area is  am_addmul_11s_10s_11s_11_4_1_U145/case_1_am_addmul_11s_10s_11s_11_4_1_DSP48_0_U/p_reg_reg_5d : 0 0 : 1012 1012 : Used 1 time 0
 Sort Area is  mul_12s_11s_15_1_1_U99/tmp_product_4e : 0 0 : 990 990 : Used 1 time 0
 Sort Area is  mul_13s_10s_15_1_1_U129/tmp_product_72 : 0 0 : 940 940 : Used 1 time 0
 Sort Area is  am_addmul_11s_7s_9s_12_4_1_U147/case_1_am_addmul_11s_7s_9s_12_4_1_DSP48_0_U/p_reg_reg_84 : 0 0 : 934 934 : Used 1 time 0
 Sort Area is  mul_11s_11s_11_1_1_U123/tmp_product_74 : 0 0 : 934 934 : Used 1 time 0
 Sort Area is  mul_11s_11s_11_1_1_U83/tmp_product_3f : 0 0 : 934 934 : Used 1 time 0
 Sort Area is  m95_reg_2996_reg_27 : 0 0 : 282 914 : Used 1 time 0
 Sort Area is  m95_reg_2996_reg_27 : 0 1 : 632 914 : Used 1 time 0
 Sort Area is  mul_ln434_reg_3730_reg_7b : 0 0 : 865 865 : Used 1 time 0
 Sort Area is  m126_reg_3308_reg_52 : 0 0 : 830 830 : Used 1 time 0
 Sort Area is  mul_12s_10s_14_1_1_U85/tmp_product_36 : 0 0 : 830 830 : Used 1 time 0
 Sort Area is  mul_13s_9s_16_1_1_U17/tmp_product_a : 0 0 : 808 808 : Used 1 time 0
 Sort Area is  m45_fu_773_p2_6 : 0 0 : 774 774 : Used 1 time 0
 Sort Area is  m203_reg_3699_reg_79 : 0 0 : 768 768 : Used 1 time 0
 Sort Area is  mul_ln406_reg_3626_reg_6a : 0 0 : 768 768 : Used 1 time 0
 Sort Area is  m33_reg_2606_reg_0 : 0 0 : 753 753 : Used 1 time 0
 Sort Area is  trunc_ln284_2_reg_2639_reg_18 : 0 0 : 753 753 : Used 1 time 0
 Sort Area is  mul_14s_8s_14_1_1_U44/tmp_product_16 : 0 0 : 749 749 : Used 1 time 0
 Sort Area is  mul_10s_10s_10_1_1_U111/tmp_product_77 : 0 0 : 733 733 : Used 1 time 0
 Sort Area is  trunc_ln438_reg_3710_reg_7f : 0 0 : 718 718 : Used 1 time 0
 Sort Area is  mul_16s_16s_16_1_1_U2/tmp_product_2 : 0 0 : 713 713 : Used 1 time 0
 Sort Area is  m123_reg_3248_reg_4c : 0 0 : 669 669 : Used 1 time 0
 Sort Area is  m136_reg_3273_reg_5b : 0 0 : 665 665 : Used 1 time 0
 Sort Area is  mul_12s_8s_20_1_1_U113/tmp_product_63 : 0 0 : 645 645 : Used 1 time 0
 Sort Area is  trunc_ln323_1_reg_2783_reg_21 : 0 0 : 642 642 : Used 1 time 0
 Sort Area is  m98_reg_3008_reg_2c : 0 0 : 627 627 : Used 1 time 0
 Sort Area is  m211_fu_2422_p2_86 : 0 0 : 624 624 : Used 1 time 0
 Sort Area is  m64_fu_854_p2_14 : 0 0 : 624 624 : Used 1 time 0
 Sort Area is  m151_reg_3405_reg_56 : 0 0 : 607 607 : Used 1 time 0
 Sort Area is  m173_reg_3534_reg_69 : 0 0 : 607 607 : Used 1 time 0
 Sort Area is  m51_reg_2632_reg_8 : 0 0 : 607 607 : Used 1 time 0
 Sort Area is  m86_reg_2984_reg_1f : 0 0 : 607 607 : Used 1 time 0
 Sort Area is  mul_9s_9s_9_1_1_U122/tmp_product_6e : 0 0 : 598 598 : Used 1 time 0
 Sort Area is  trunc_ln296_2_reg_2773_reg_19 : 0 0 : 593 593 : Used 1 time 0
 Sort Area is  trunc_ln442_reg_3735_reg_81 : 0 0 : 593 593 : Used 1 time 0
 Sort Area is  mul_9s_9s_14_1_1_U105/tmp_product_57 : 0 0 : 589 589 : Used 1 time 0
 Sort Area is  mul_9s_9s_14_1_1_U115/tmp_product_59 : 0 0 : 580 580 : Used 1 time 0
 Sort Area is  mul_10s_8s_12_1_1_U34/tmp_product_10 : 0 0 : 565 565 : Used 1 time 0
 Sort Area is  mul_13s_7s_13_1_1_U103/tmp_product_4a : 0 0 : 553 553 : Used 1 time 0
 Sort Area is  m82_reg_2899_reg_38 : 0 0 : 527 527 : Used 1 time 0
 Sort Area is  mul_9s_8s_10_1_1_U26/tmp_product_e : 0 0 : 510 510 : Used 1 time 0
 Sort Area is  mul_9s_8s_11_1_1_U58/tmp_product_20 : 0 0 : 510 510 : Used 1 time 0
 Sort Area is  m134_fu_1618_p2_44 : 0 0 : 481 481 : Used 1 time 0
 Sort Area is  mul_11s_7s_11_1_1_U79/tmp_product_32 : 0 0 : 470 470 : Used 1 time 0
 Sort Area is  m128_reg_3218_reg_34 : 0 0 : 463 463 : Used 1 time 0
 Sort Area is  m133_reg_3263_reg_46 : 0 0 : 451 451 : Used 1 time 0
 Sort Area is  mul_12s_6s_12_1_1_U62/tmp_product_2e : 0 0 : 445 445 : Used 1 time 0
 Sort Area is  mul_12s_6s_12_1_1_U69/tmp_product_25 : 0 0 : 439 439 : Used 1 time 0
 Sort Area is  mul_12s_6s_16_1_1_U81/tmp_product_41 : 0 0 : 439 439 : Used 1 time 0
 Sort Area is  mul_10s_7s_14_1_1_U59/tmp_product_2a : 0 0 : 432 432 : Used 1 time 0
 Sort Area is  mul_11s_6s_13_1_1_U108/tmp_product_5f : 0 0 : 405 405 : Used 1 time 0
 Sort Area is  m39_reg_2616_reg_4 : 0 0 : 401 401 : Used 1 time 0
 Sort Area is  mul_ln280_reg_2675_reg_12 : 0 0 : 394 394 : Used 1 time 0
 Sort Area is  m113_reg_3113_reg_23 : 0 0 : 364 364 : Used 1 time 0
 Sort Area is  mul_9s_6s_9_1_1_U121/tmp_product_70 : 0 0 : 346 346 : Used 1 time 0
 Sort Area is  mul_9s_6s_9_1_1_U94/tmp_product_50 : 0 0 : 340 340 : Used 1 time 0
 Sort Area is  mul_16s_5s_16_1_1_U11/tmp_product_c : 0 0 : 270 270 : Used 1 time 0
 Sort Area is  m129_reg_3161_reg_42 : 0 0 : 244 244 : Used 1 time 0
 Sort Area is  mul_9s_2s_10_1_1_U46/tmp_product_1b : 0 0 : 93 93 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|case_1                                       | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | (A*B2)'          | 9      | 7      | -      | -      | 16     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|case_1_mul_16s_16s_16_1_1                    | A*B              | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | C+(A2*B2)'       | 10     | 10     | 9      | -      | 10     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|case_1                                       | A*B2             | 9      | 8      | -      | -      | 17     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1_mul_16s_5s_16_1_1                     | A*B              | 9      | 5      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A2*B2)'         | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | A2*B             | 13     | 9      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B2            | 10     | 8      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A*B)'           | 9      | 7      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|case_1                                       | C'+A*B2          | 9      | 9      | 9      | -      | 9      | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B2            | 14     | 8      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B2            | 9      | 2      | -      | -      | 11     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A*B2)'          | 9      | 9      | -      | -      | 18     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0 | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0 | (PCIN+(A*B)')'   | 10     | 9      | -      | -      | 10     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|case_1                                       | (A2*B2)'         | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | A*B2             | 9      | 8      | -      | -      | 17     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A*B)'           | 10     | 9      | -      | -      | 6      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0    | (A2*B'')'        | 9      | 6      | -      | -      | 15     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|case_1                                       | A*B2             | 12     | 6      | -      | -      | 18     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0    | (A*B'')'         | 7      | 6      | -      | -      | 13     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|case_1                                       | (PCIN+(A2*B2)')' | 9      | 9      | -      | -      | 7      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|case_1                                       | (C'+A2*B2)'      | 9      | 9      | 6      | -      | 6      | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|case_1                                       | A2*B             | 10     | 7      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B             | 12     | 6      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B2             | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B             | 11     | 7      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A2*B2)'         | 12     | 6      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1_mul_12s_10s_14_1_1                    | A*B              | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A2*B2)'         | 12     | 7      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | A*B2             | 12     | 12     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A2*B2)'         | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | A2*B2            | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A*B2)'          | 12     | 6      | -      | -      | 18     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | (A2*B2)'         | 6      | 6      | -      | -      | 12     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | C+A*B2           | 12     | 6      | 6      | -      | 12     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B             | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B2             | 12     | 6      | -      | -      | 18     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B2            | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B2            | 13     | 7      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B             | 9      | 6      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A2*B2)'         | 12     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | A*B2             | 12     | 11     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A2*B2)'         | 13     | 9      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | A*B2             | 13     | 12     | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A2*B2)'         | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | A*B2             | 9      | 9      | -      | -      | 18     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | C'+(A2*B2)'      | 13     | 13     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|case_1                                       | (A2*B2)'         | 10     | 9      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | ((D'+A)*B'')'    | 10     | 11     | -      | 11     | 22     | 0    | 2    | -    | 1    | 1     | 1    | 1    | 
|case_1                                       | A*B2             | 11     | 6      | -      | -      | 17     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | C'+(A*B2)'       | 13     | 12     | 12     | -      | 12     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|case_1                                       | A*B2             | 12     | 8      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1_mul_9s_9s_14_1_1                      | A*B              | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A2*B2)'         | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | (A2*B)'          | 12     | 9      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|case_1                                       | A2*B2            | 13     | 13     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B2             | 14     | 13     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B2            | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B2            | 9      | 6      | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (D+A)*B2         | 9      | 13     | -      | 9      | 23     | 0    | 1    | -    | 0    | 1     | 0    | 0    | 
|case_1                                       | A2*B2            | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B2            | 13     | 11     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A2*B2            | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (C'+A2*B2)'      | 11     | 9      | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|case_1                                       | (A*B'')'         | 12     | 10     | -      | -      | 22     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|case_1                                       | A*B2             | 15     | 14     | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (A2*B2)'         | 11     | 9      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | (A*B2)'          | 9      | 9      | -      | -      | 18     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|case_1                                       | (C+(A2*B)')'     | 12     | 12     | 7      | -      | 7      | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|case_1                                       | ((D'+A2)*B2)'    | 7      | 10     | -      | 11     | 22     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|case_1                                       | C'+A*B2          | 9      | 9      | 9      | -      | 9      | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+---------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2314.641 ; gain = 846.121 ; free physical = 78 ; free virtual = 2106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 2378.688 ; gain = 910.168 ; free physical = 59 ; free virtual = 2046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 2386.695 ; gain = 918.176 ; free physical = 77 ; free virtual = 2038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 2541.508 ; gain = 1072.988 ; free physical = 65 ; free virtual = 1907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2541.508 ; gain = 1072.988 ; free physical = 65 ; free virtual = 1907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2541.508 ; gain = 1072.988 ; free physical = 64 ; free virtual = 1906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2541.508 ; gain = 1072.988 ; free physical = 64 ; free virtual = 1906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2541.508 ; gain = 1072.988 ; free physical = 64 ; free virtual = 1906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2541.508 ; gain = 1072.988 ; free physical = 64 ; free virtual = 1906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|case_1                                       | (A'*B')'          | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A*B')'           | 30     | 18     | -      | -      | 9      | 0    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | C+(A'*B')'        | 30     | 18     | 48     | -      | 10     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A*B)'            | 30     | 18     | -      | -      | 9      | 0    | 0    | -    | -    | -     | 0    | 1    | 
|case_1                                       | C'+A*B'           | 30     | 18     | 9      | -      | 9      | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|case_1                                       | (A*B')'           | 30     | 18     | -      | -      | 4      | 0    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 6      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A*B)'            | 30     | 18     | -      | -      | 6      | 0    | 0    | -    | -    | -     | 0    | 1    | 
|case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0    | (A'*B'')'         | 30     | 18     | -      | -      | 12     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|case_1_am_addmul_6ns_6ns_6s_6_4_1_DSP48_0    | (A*B'')'          | 30     | 18     | -      | -      | 7      | 0    | 2    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 7      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|case_1                                       | (C'+A'*B')'       | 30     | 18     | 6      | -      | 6      | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 12     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 12     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 12     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A*B')'           | 30     | 18     | -      | -      | 12     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 6      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | C+A*B'            | 30     | 18     | 48     | -      | 12     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 12     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 13     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (C+A'*B')'        | 30     | 18     | 48     | -      | 12     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 10     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | C'+(A*B')'        | 30     | 18     | 12     | -      | 12     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B)'           | 30     | 18     | -      | -      | 14     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (C'+A'*B')'       | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|case_1                                       | (A*B'')'          | 30     | 18     | -      | -      | 15     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 9      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | (A*B')'           | 30     | 18     | -      | -      | 7      | 0    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | C'+A*B'           | 30     | 18     | 9      | -      | 9      | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|case_1                                       | (((D'+A)'*B'')')' | 30     | 18     | -      | 25     | 11     | 0    | 2    | -    | 1    | 1     | 1    | 1    | 
|case_1                                       | (((D'+A')'*B')')' | 30     | 18     | -      | 25     | 12     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|case_1                                       | (C+(A'*B)')'      | 30     | 18     | 7      | -      | 7      | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0 | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0 | (PCIN+(A*B)')'    | 30     | 18     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|case_1                                       | (A'*B')'          | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|case_1                                       | A'*B              | 30     | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 17     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B              | 30     | 18     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1_mul_12s_10s_14_1_1                    | A*B''             | 30     | 18     | -      | -      | 22     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 23     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B              | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 24     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B              | 30     | 18     | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 18     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 18     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 20     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | (D+A)'*B'         | 30     | 18     | -      | 25     | 23     | 0    | 1    | -    | 0    | 1     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B              | 30     | 18     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 27     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1_mul_16s_16s_16_1_1                    | A*B               | 30     | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|case_1_mul_16s_5s_16_1_1                     | A*B               | 30     | 18     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 11     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B              | 30     | 18     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 17     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 17     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A*B'              | 30     | 18     | -      | -      | 18     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|case_1_mul_9s_9s_14_1_1                      | A*B               | 30     | 18     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|case_1                                       | A'*B'             | 30     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   294|
|2     |DSP48E1 |    74|
|23    |LUT1    |     6|
|24    |LUT2    |   590|
|25    |LUT3    |   148|
|26    |LUT4    |   272|
|27    |LUT5    |   191|
|28    |LUT6    |   701|
|29    |MUXF7   |     8|
|30    |MUXF8   |     2|
|31    |FDRE    |   647|
|32    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 2541.508 ; gain = 1072.988 ; free physical = 64 ; free virtual = 1906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 349 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 2541.508 ; gain = 942.512 ; free physical = 63 ; free virtual = 1905
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 2541.516 ; gain = 1072.988 ; free physical = 63 ; free virtual = 1905
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2541.516 ; gain = 0.000 ; free physical = 71 ; free virtual = 1911
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2581.527 ; gain = 0.000 ; free physical = 238 ; free virtual = 2079
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 20b84570
INFO: [Common 17-83] Releasing license: Synthesis
205 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2581.527 ; gain = 1150.699 ; free physical = 238 ; free virtual = 2079
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1934.610; main = 1745.595; forked = 267.476
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3413.527; main = 2581.527; forked = 915.832
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2605.539 ; gain = 0.000 ; free physical = 236 ; free virtual = 2079
INFO: [Common 17-1381] The checkpoint '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = ea1f2f25b9b96b53
INFO: [Coretcl 2-1174] Renamed 112 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.539 ; gain = 0.000 ; free physical = 218 ; free virtual = 2078
INFO: [Common 17-1381] The checkpoint '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 17:55:05 2025...
