{
  "Top": "Conv_sysarr",
  "RtlTop": "Conv_sysarr",
  "RtlPrefix": "",
  "RtlSubPrefix": "Conv_sysarr_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "bias_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_axiu<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "bias_in_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "weight_in": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_axiu<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "weight_in_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "data_in": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<ap_axiu<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "conv_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<ap_axiu<32, 0, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "conv_out_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top coreConv -name coreConv",
      "set_directive_top Conv_sysarr -name Conv_sysarr",
      "set_directive_top Conv_sysarr -name Conv_sysarr",
      "set_directive_top Conv_sysarr -name Conv_sysarr",
      "set_directive_top Conv_sysarr -name Conv_sysarr"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Conv_sysarr"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Conv_sysarr",
    "Version": "1.0",
    "DisplayName": "Conv_sysarr",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Conv_sysarr_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/conv_sysarr_fifo.cpp",
      "..\/conv_sysarr.cpp",
      "..\/conv1d.cpp",
      "..\/conv.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/Conv_sysarr_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_ama_addmuladd_9s_9s_8ns_8ns_9_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_bias_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr_mac_muladd_6ns_9s_9ns_9_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mac_muladd_8ns_8ns_9ns_9_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mac_muladd_8ns_9s_8ns_9_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mac_muladd_8s_8s_32ns_32_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_6ns_6ns_12_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_8ns_6ns_9_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_8ns_8ns_9_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_8ns_8ns_11_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_8ns_8ns_71_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_8ns_9s_9_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_mul_6ns_18ns_24_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_mul_11s_8ns_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_mul_11s_11s_11_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_mul_16ns_8ns_24_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mul_mul_16ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mux_42_32_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_mux_464_8_1_1.vhd",
      "impl\/vhdl\/Conv_sysarr_output_l1_0.vhd",
      "impl\/vhdl\/Conv_sysarr_output_l1_3.vhd",
      "impl\/vhdl\/Conv_sysarr_udiv_32s_8ns_9_36_1.vhd",
      "impl\/vhdl\/Conv_sysarr_urem_32s_8ns_8_36_1.vhd",
      "impl\/vhdl\/Conv_sysarr_weight_l2_0.vhd",
      "impl\/vhdl\/Conv_sysarr.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Conv_sysarr_ama_addmuladd_8ns_8ns_8ns_11ns_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_ama_addmuladd_8ns_8ns_8ns_11s_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_ama_addmuladd_9s_9s_8ns_8ns_9_4_1.v",
      "impl\/verilog\/Conv_sysarr_bias_l2_0.v",
      "impl\/verilog\/Conv_sysarr_mac_muladd_6ns_9s_9ns_9_4_1.v",
      "impl\/verilog\/Conv_sysarr_mac_muladd_8ns_8ns_9ns_9_4_1.v",
      "impl\/verilog\/Conv_sysarr_mac_muladd_8ns_9s_8ns_9_4_1.v",
      "impl\/verilog\/Conv_sysarr_mac_muladd_8s_8s_32ns_32_4_1.v",
      "impl\/verilog\/Conv_sysarr_mul_6ns_6ns_12_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_8ns_6ns_9_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_8ns_8ns_9_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_8ns_8ns_11_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_8ns_8ns_71_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_8ns_9s_9_1_1.v",
      "impl\/verilog\/Conv_sysarr_mul_mul_6ns_18ns_24_4_1.v",
      "impl\/verilog\/Conv_sysarr_mul_mul_11s_8ns_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_mul_mul_11s_11s_11_4_1.v",
      "impl\/verilog\/Conv_sysarr_mul_mul_16ns_8ns_24_4_1.v",
      "impl\/verilog\/Conv_sysarr_mul_mul_16ns_16ns_32_4_1.v",
      "impl\/verilog\/Conv_sysarr_mux_42_32_1_1.v",
      "impl\/verilog\/Conv_sysarr_mux_464_8_1_1.v",
      "impl\/verilog\/Conv_sysarr_output_l1_0.v",
      "impl\/verilog\/Conv_sysarr_output_l1_3.v",
      "impl\/verilog\/Conv_sysarr_udiv_32s_8ns_9_36_1.v",
      "impl\/verilog\/Conv_sysarr_urem_32s_8ns_8_36_1.v",
      "impl\/verilog\/Conv_sysarr_weight_l2_0.v",
      "impl\/verilog\/Conv_sysarr.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/Conv_sysarr.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": [
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv_sysarr.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/conv1d.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/coreConv.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/coreConv_class.protoinst",
      "\/home\/sumin\/workspace\/hls_test\/Systolic_Array_PCNN_based\/solution1\/.debug\/Conv.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "bias_in_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "bias_in_V_",
      "portMap": {"bias_in_V_dout": "RD_DATA"},
      "ports": [
        "bias_in_V_dout",
        "bias_in_V_empty_n",
        "bias_in_V_read"
      ]
    },
    "conv_out_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "conv_out_V_",
      "portMap": {"conv_out_V_din": "WR_DATA"},
      "ports": [
        "conv_out_V_din",
        "conv_out_V_full_n",
        "conv_out_V_write"
      ]
    },
    "data_in_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "data_in_V_",
      "portMap": {"data_in_V_dout": "RD_DATA"},
      "ports": [
        "data_in_V_dout",
        "data_in_V_empty_n",
        "data_in_V_read"
      ]
    },
    "weight_in_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "weight_in_V_",
      "portMap": {"weight_in_V_dout": "RD_DATA"},
      "ports": [
        "weight_in_V_dout",
        "weight_in_V_empty_n",
        "weight_in_V_read"
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "bias_in_V_dout": {
      "dir": "in",
      "width": "64"
    },
    "bias_in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "bias_in_V_read": {
      "dir": "out",
      "width": "1"
    },
    "weight_in_V_dout": {
      "dir": "in",
      "width": "64"
    },
    "weight_in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "weight_in_V_read": {
      "dir": "out",
      "width": "1"
    },
    "data_in_V_dout": {
      "dir": "in",
      "width": "64"
    },
    "data_in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_V_read": {
      "dir": "out",
      "width": "1"
    },
    "conv_out_V_din": {
      "dir": "out",
      "width": "64"
    },
    "conv_out_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "conv_out_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Conv_sysarr"},
    "Info": {"Conv_sysarr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"Conv_sysarr": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.546"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_73_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "255",
            "Latency": "0 ~ 255",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_76_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_79_3",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "16581375",
            "Latency": "0 ~ 16581375",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_83_4_VITIS_LOOP_85_5",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "100842797858670",
            "Latency": "0 ~ 100842797858670",
            "PipelineII": "",
            "PipelineDepthMin": "22",
            "PipelineDepthMax": "25407608430",
            "PipelineDepth": "22 ~ 25407608430",
            "Loops": [
              {
                "Name": "VITIS_LOOP_92_8",
                "TripCount": "4",
                "LatencyMin": "16",
                "LatencyMax": "260124",
                "Latency": "16 ~ 260124",
                "PipelineII": "",
                "PipelineDepthMin": "4",
                "PipelineDepthMax": "65031",
                "PipelineDepth": "4 ~ 65031",
                "Loops": [{
                    "Name": "VITIS_LOOP_94_9_VITIS_LOOP_95_10",
                    "TripCount": "",
                    "LatencyMin": "0",
                    "LatencyMax": "65027",
                    "Latency": "0 ~ 65027",
                    "PipelineII": "1",
                    "PipelineDepth": "4"
                  }]
              },
              {
                "Name": "VITIS_LOOP_103_11_VITIS_LOOP_105_12",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "25407348300",
                "Latency": "0 ~ 25407348300",
                "PipelineII": "",
                "PipelineDepthMin": "72",
                "PipelineDepthMax": "390732",
                "PipelineDepth": "72 ~ 390732",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19",
                    "TripCount": "",
                    "LatencyMin": "4",
                    "LatencyMax": "260104",
                    "Latency": "4 ~ 260104",
                    "PipelineII": "1",
                    "PipelineDepth": "6"
                  },
                  {
                    "Name": "VITIS_LOOP_161_23",
                    "TripCount": "",
                    "LatencyMin": "55",
                    "LatencyMax": "130615",
                    "Latency": "55 ~ 130615",
                    "PipelineII": "2",
                    "PipelineDepth": "46"
                  }
                ]
              }
            ]
          },
          {
            "Name": "VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "16386303",
            "Latency": "2 ~ 16386303",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "BRAM_18K": "21",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "47",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "4222",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "6060",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-10-11 04:33:12 KST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
