{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 21:52:29 2012 " "Info: Processing started: Wed Apr 18 21:52:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BoardTest -c BoardTest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BoardTest -c BoardTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-BHV " "Info (12022): Found design unit 1: clk_div-BHV" {  } { { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/clk_div.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info (12023): Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/clk_div.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boardtest.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file boardtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoardTest-STR " "Info (12022): Found design unit 1: BoardTest-STR" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BoardTest " "Info (12023): Found entity 1: BoardTest" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Slave-BHV " "Info (12022): Found design unit 1: SPI_Slave-BHV" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/SPI_Slave.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Slave " "Info (12023): Found entity 1: SPI_Slave" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/SPI_Slave.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_pwm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file motor_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_pwm-behavior " "Info (12022): Found design unit 1: motor_pwm-behavior" {  } { { "motor_pwm.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/motor_pwm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 motor_pwm " "Info (12023): Found entity 1: motor_pwm" {  } { { "motor_pwm.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/motor_pwm.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_controller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pid_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pid_controller-behavior " "Info (12022): Found design unit 1: pid_controller-behavior" {  } { { "pid_controller.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/pid_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pid_controller " "Info (12023): Found entity 1: pid_controller" {  } { { "pid_controller.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/pid_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_controller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file reg_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_controller-behavior " "Info (12022): Found design unit 1: reg_controller-behavior" {  } { { "reg_controller.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/reg_controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_controller " "Info (12023): Found entity 1: reg_controller" {  } { { "reg_controller.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/reg_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadreg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file quadreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadreg-behavior " "Info (12022): Found design unit 1: quadreg-behavior" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 quadreg " "Info (12023): Found entity 1: quadreg" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outmux.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file outmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outmux-behavior " "Info (12022): Found design unit 1: outmux-behavior" {  } { { "outmux.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/outmux.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 outmux " "Info (12023): Found entity 1: outmux" {  } { { "outmux.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/outmux.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmap.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file regmap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regmap-behavior " "Info (12022): Found design unit 1: regmap-behavior" {  } { { "regmap.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/regmap.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regmap " "Info (12023): Found entity 1: regmap" {  } { { "regmap.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/regmap.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addreg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file addreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addreg-behavior " "Info (12022): Found design unit 1: addreg-behavior" {  } { { "addreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/addreg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addreg " "Info (12023): Found entity 1: addreg" {  } { { "addreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/addreg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rangefinder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file rangefinder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rangefinder-behavior " "Info (12022): Found design unit 1: rangefinder-behavior" {  } { { "rangefinder.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/rangefinder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rangefinder " "Info (12023): Found entity 1: rangefinder" {  } { { "rangefinder.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/rangefinder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BoardTest " "Info (12127): Elaborating entity \"BoardTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegXD BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegXD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegYD BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegYD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegZD BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegZD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegXM BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegXM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegYM BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegYM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegZM BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegZM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegAD BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegAD\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegAM BoardTest.vhd(144) " "Warning (10036): Verilog HDL or VHDL warning at BoardTest.vhd(144): object \"RegAM\" assigned a value but never read" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:U_1HzClkDivider " "Info (12128): Elaborating entity \"clk_div\" for hierarchy \"clk_div:U_1HzClkDivider\"" {  } { { "BoardTest.vhd" "U_1HzClkDivider" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Slave SPI_Slave:U_PICSPI_Slave " "Info (12128): Elaborating entity \"SPI_Slave\" for hierarchy \"SPI_Slave:U_PICSPI_Slave\"" {  } { { "BoardTest.vhd" "U_PICSPI_Slave" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSEL_endmessage SPI_Slave.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at SPI_Slave.vhd(30): object \"SSEL_endmessage\" assigned a value but never read" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/SPI_Slave.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rangefinder rangefinder:U_Ranger_Top " "Info (12128): Elaborating entity \"rangefinder\" for hierarchy \"rangefinder:U_Ranger_Top\"" {  } { { "BoardTest.vhd" "U_Ranger_Top" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divider.vhd 2 1 " "Warning (12125): Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Info (12022): Found design unit 1: divider-SYN" {  } { { "divider.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/divider.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info (12023): Found entity 1: Divider" {  } { { "divider.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider rangefinder:U_Ranger_Top\|Divider:Div " "Info (12128): Elaborating entity \"Divider\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\"" {  } { { "rangefinder.vhd" "Div" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/rangefinder.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component " "Info (12128): Elaborating entity \"lpm_divide\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "LPM_DIVIDE_component" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/divider.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component " "Info (12130): Elaborated megafunction instantiation \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/divider.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component " "Info (12133): Instantiated megafunction \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Info (12134): Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Info (12134): Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Info (12134): Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Info (12134): Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 24 " "Info (12134): Parameter \"lpm_widthd\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 24 " "Info (12134): Parameter \"lpm_widthn\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divider.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/divider.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gup.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gup.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gup " "Info (12023): Found entity 1: lpm_divide_gup" {  } { { "db/lpm_divide_gup.tdf" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/db/lpm_divide_gup.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_gup rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated " "Info (12128): Elaborating entity \"lpm_divide_gup\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Info (12023): Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bnh rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider " "Info (12128): Elaborating entity \"sign_div_unsign_bnh\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\"" {  } { { "db/lpm_divide_gup.tdf" "divider" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/db/lpm_divide_gup.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Info (12023): Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_o5f rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider " "Info (12128): Elaborating entity \"alt_u_div_o5f\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\"" {  } { { "db/sign_div_unsign_bnh.tdf" "divider" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/db/sign_div_unsign_bnh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_lkc:add_sub_0 " "Info (12128): Elaborating entity \"add_sub_lkc\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_o5f.tdf" "add_sub_0" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/db/alt_u_div_o5f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_mkc:add_sub_1 " "Info (12128): Elaborating entity \"add_sub_mkc\" for hierarchy \"rangefinder:U_Ranger_Top\|Divider:Div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gup:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_o5f:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_o5f.tdf" "add_sub_1" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/db/alt_u_div_o5f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_pwm motor_pwm:Motor_1 " "Info (12128): Elaborating entity \"motor_pwm\" for hierarchy \"motor_pwm:Motor_1\"" {  } { { "BoardTest.vhd" "Motor_1" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmap regmap:Registers " "Info (12128): Elaborating entity \"regmap\" for hierarchy \"regmap:Registers\"" {  } { { "BoardTest.vhd" "Registers" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_controller regmap:Registers\|reg_controller:RegCont " "Info (12128): Elaborating entity \"reg_controller\" for hierarchy \"regmap:Registers\|reg_controller:RegCont\"" {  } { { "regmap.vhd" "RegCont" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/regmap.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addreg regmap:Registers\|addreg:RegAdd " "Info (12128): Elaborating entity \"addreg\" for hierarchy \"regmap:Registers\|addreg:RegAdd\"" {  } { { "regmap.vhd" "RegAdd" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/regmap.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quadreg regmap:Registers\|quadreg:RegXD " "Info (12128): Elaborating entity \"quadreg\" for hierarchy \"regmap:Registers\|quadreg:RegXD\"" {  } { { "regmap.vhd" "RegXD" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/regmap.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux regmap:Registers\|outmux:MuxOut " "Info (12128): Elaborating entity \"outmux\" for hierarchy \"regmap:Registers\|outmux:MuxOut\"" {  } { { "regmap.vhd" "MuxOut" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/regmap.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[0\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[1\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[2\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[3\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[4\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[5\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[6\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAM\|reg_data\[7\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[0\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[1\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[2\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[3\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[4\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[5\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[6\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegAD\|reg_data\[7\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegAD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[0\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[1\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[2\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[3\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[4\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[5\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[6\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZM\|reg_data\[7\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[0\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[1\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[2\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[3\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[4\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[5\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[6\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYM\|reg_data\[7\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[0\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[1\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[2\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[3\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[4\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[5\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[6\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXM\|reg_data\[7\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXM\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[0\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[1\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[2\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[3\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[4\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[5\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[6\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegZD\|reg_data\[7\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegZD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[0\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[1\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[2\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[3\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[4\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[5\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[6\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegYD\|reg_data\[7\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegYD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[0\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[1\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[2\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[3\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[4\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[5\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[6\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|quadreg:RegXD\|reg_data\[7\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|quadreg:RegXD\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "quadreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/quadreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[0\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[0\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[1\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[1\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[2\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[2\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[3\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[3\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[4\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[4\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[5\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[5\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[6\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[6\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regmap:Registers\|addreg:RegAdd\|reg_data\[7\] " "Warning (13049): Converted tri-state buffer \"regmap:Registers\|addreg:RegAdd\|reg_data\[7\]\" feeding internal logic into a wire" {  } { { "addreg.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/addreg.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {          } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                                              } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ultra_B_Trigger GND " "Warning (13410): Pin \"Ultra_B_Trigger\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Camera_SCL GND " "Warning (13410): Pin \"Camera_SCL\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Camera_RESET GND " "Warning (13410): Pin \"Camera_RESET\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Camera_EXTCLK GND " "Warning (13410): Pin \"Camera_EXTCLK\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_SPI_Clock GND " "Warning (13410): Pin \"FPGA_SPI_Clock\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_SPI_MOSI GND " "Warning (13410): Pin \"FPGA_SPI_MOSI\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_Clock GND " "Warning (13410): Pin \"FPGA_I2C_Clock\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Gyro_ChipSelect VCC " "Warning (13410): Pin \"Gyro_ChipSelect\" is stuck at VCC" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ChipSelect VCC " "Warning (13410): Pin \"SRAM_ChipSelect\" is stuck at VCC" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WriteProtect GND " "Warning (13410): Pin \"SRAM_WriteProtect\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "Accel_SelAddr0 GND " "Warning (13410): Pin \"Accel_SelAddr0\" is stuck at GND" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Warning (21074): Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_DS1085Z_0 " "Warning (15610): No output dependent on input pin \"clk_DS1085Z_0\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_DS1085Z_1 " "Warning (15610): No output dependent on input pin \"clk_DS1085Z_1\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_3 " "Warning (15610): No output dependent on input pin \"Switch_3\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_4 " "Warning (15610): No output dependent on input pin \"Switch_4\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ultra_B_Edge " "Warning (15610): No output dependent on input pin \"Ultra_B_Edge\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_HD " "Warning (15610): No output dependent on input pin \"Camera_HD\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_VD " "Warning (15610): No output dependent on input pin \"Camera_VD\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DCLK " "Warning (15610): No output dependent on input pin \"Camera_DCLK\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[0\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[0\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[1\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[1\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[2\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[2\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[3\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[3\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[4\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[4\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[5\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[5\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[6\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[6\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Camera_DOUT\[7\] " "Warning (15610): No output dependent on input pin \"Camera_DOUT\[7\]\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_SPI_MISO " "Warning (15610): No output dependent on input pin \"FPGA_SPI_MISO\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gyro_DataReady " "Warning (15610): No output dependent on input pin \"Gyro_DataReady\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Gyro_Interrupt " "Warning (15610): No output dependent on input pin \"Gyro_Interrupt\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Accel_Interrupt1 " "Warning (15610): No output dependent on input pin \"Accel_Interrupt1\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Accel_Interrupt2 " "Warning (15610): No output dependent on input pin \"Accel_Interrupt2\"" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/code_cyclone2/BoardTest/BoardTest.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "822 " "Info (21057): Implemented 822 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info (21058): Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info (21059): Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Info (21060): Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "750 " "Info (21061): Implemented 750 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Info: Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 21:52:46 2012 " "Info: Processing ended: Wed Apr 18 21:52:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
