[INF:CM0023] Creating log file ../../build/regression/ParamOverload1/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<171> s<170> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<12> s<2> l<1:1> el<1:7>
n<dut> u<2> t<StringConst> p<12> s<11> l<1:8> el<1:11>
n<> u<3> t<PortDir_Out> p<8> s<7> l<1:12> el<1:18>
n<> u<4> t<IntegerAtomType_Int> p<5> l<1:19> el<1:22>
n<> u<5> t<Data_type> p<6> c<4> l<1:19> el<1:22>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Net_port_type> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1:12> el<1:22>
n<x> u<9> t<StringConst> p<10> l<1:23> el<1:24>
n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<1:12> el<1:24>
n<> u<11> t<List_of_port_declarations> p<12> c<10> l<1:11> el<1:25>
n<> u<12> t<Module_ansi_header> p<78> c<1> s<56> l<1:1> el<1:26>
n<> u<13> t<IntegerAtomType_Int> p<14> l<2:14> el<2:17>
n<> u<14> t<Data_type> p<15> c<13> l<2:14> el<2:17>
n<> u<15> t<Data_type_or_implicit> p<51> c<14> s<50> l<2:14> el<2:17>
n<P> u<16> t<StringConst> p<49> s<21> l<2:18> el<2:19>
n<5> u<17> t<IntConst> p<18> l<2:21> el<2:22>
n<> u<18> t<Primary_literal> p<19> c<17> l<2:21> el<2:22>
n<> u<19> t<Constant_primary> p<20> c<18> l<2:21> el<2:22>
n<> u<20> t<Constant_expression> p<21> c<19> l<2:21> el<2:22>
n<> u<21> t<Unpacked_dimension> p<49> c<20> s<48> l<2:20> el<2:23>
n<1> u<22> t<IntConst> p<23> l<2:28> el<2:29>
n<> u<23> t<Primary_literal> p<24> c<22> l<2:28> el<2:29>
n<> u<24> t<Primary> p<25> c<23> l<2:28> el<2:29>
n<> u<25> t<Expression> p<42> c<24> s<29> l<2:28> el<2:29>
n<2> u<26> t<IntConst> p<27> l<2:31> el<2:32>
n<> u<27> t<Primary_literal> p<28> c<26> l<2:31> el<2:32>
n<> u<28> t<Primary> p<29> c<27> l<2:31> el<2:32>
n<> u<29> t<Expression> p<42> c<28> s<33> l<2:31> el<2:32>
n<3> u<30> t<IntConst> p<31> l<2:34> el<2:35>
n<> u<31> t<Primary_literal> p<32> c<30> l<2:34> el<2:35>
n<> u<32> t<Primary> p<33> c<31> l<2:34> el<2:35>
n<> u<33> t<Expression> p<42> c<32> s<37> l<2:34> el<2:35>
n<4> u<34> t<IntConst> p<35> l<2:37> el<2:38>
n<> u<35> t<Primary_literal> p<36> c<34> l<2:37> el<2:38>
n<> u<36> t<Primary> p<37> c<35> l<2:37> el<2:38>
n<> u<37> t<Expression> p<42> c<36> s<41> l<2:37> el<2:38>
n<5> u<38> t<IntConst> p<39> l<2:40> el<2:41>
n<> u<39> t<Primary_literal> p<40> c<38> l<2:40> el<2:41>
n<> u<40> t<Primary> p<41> c<39> l<2:40> el<2:41>
n<> u<41> t<Expression> p<42> c<40> l<2:40> el<2:41>
n<> u<42> t<Assignment_pattern> p<43> c<25> l<2:26> el<2:42>
n<> u<43> t<Assignment_pattern_expression> p<44> c<42> l<2:26> el<2:42>
n<> u<44> t<Constant_assignment_pattern_expression> p<45> c<43> l<2:26> el<2:42>
n<> u<45> t<Constant_primary> p<46> c<44> l<2:26> el<2:42>
n<> u<46> t<Constant_expression> p<47> c<45> l<2:26> el<2:42>
n<> u<47> t<Constant_mintypmax_expression> p<48> c<46> l<2:26> el<2:42>
n<> u<48> t<Constant_param_expression> p<49> c<47> l<2:26> el<2:42>
n<> u<49> t<Param_assignment> p<50> c<16> l<2:18> el<2:42>
n<> u<50> t<List_of_param_assignments> p<51> c<49> l<2:18> el<2:42>
n<> u<51> t<Parameter_declaration> p<52> c<15> l<2:4> el<2:42>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<2:4> el<2:43>
n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<2:4> el<2:43>
n<> u<54> t<Module_common_item> p<55> c<53> l<2:4> el<2:43>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<2:4> el<2:43>
n<> u<56> t<Non_port_module_item> p<78> c<55> s<77> l<2:4> el<2:43>
n<x> u<57> t<StringConst> p<58> l<3:11> el<3:12>
n<> u<58> t<Ps_or_hierarchical_identifier> p<61> c<57> s<60> l<3:11> el<3:12>
n<> u<59> t<Constant_bit_select> p<60> l<3:13> el<3:13>
n<> u<60> t<Constant_select> p<61> c<59> l<3:13> el<3:13>
n<> u<61> t<Net_lvalue> p<72> c<58> s<71> l<3:11> el<3:12>
n<P> u<62> t<StringConst> p<69> s<68> l<3:15> el<3:16>
n<2> u<63> t<IntConst> p<64> l<3:17> el<3:18>
n<> u<64> t<Primary_literal> p<65> c<63> l<3:17> el<3:18>
n<> u<65> t<Primary> p<66> c<64> l<3:17> el<3:18>
n<> u<66> t<Expression> p<67> c<65> l<3:17> el<3:18>
n<> u<67> t<Bit_select> p<68> c<66> l<3:16> el<3:19>
n<> u<68> t<Select> p<69> c<67> l<3:16> el<3:19>
n<> u<69> t<Complex_func_call> p<70> c<62> l<3:15> el<3:19>
n<> u<70> t<Primary> p<71> c<69> l<3:15> el<3:19>
n<> u<71> t<Expression> p<72> c<70> l<3:15> el<3:19>
n<> u<72> t<Net_assignment> p<73> c<61> l<3:11> el<3:19>
n<> u<73> t<List_of_net_assignments> p<74> c<72> l<3:11> el<3:19>
n<> u<74> t<Continuous_assign> p<75> c<73> l<3:4> el<3:20>
n<> u<75> t<Module_common_item> p<76> c<74> l<3:4> el<3:20>
n<> u<76> t<Module_or_generate_item> p<77> c<75> l<3:4> el<3:20>
n<> u<77> t<Non_port_module_item> p<78> c<76> l<3:4> el<3:20>
n<> u<78> t<Module_declaration> p<79> c<12> l<1:1> el<4:10>
n<> u<79> t<Description> p<170> c<78> s<169> l<1:1> el<4:10>
n<> u<80> t<Module_keyword> p<91> s<81> l<6:1> el<6:7>
n<top> u<81> t<StringConst> p<91> s<90> l<6:8> el<6:11>
n<> u<82> t<PortDir_Out> p<87> s<86> l<6:12> el<6:18>
n<> u<83> t<IntegerAtomType_Int> p<84> l<6:19> el<6:22>
n<> u<84> t<Data_type> p<85> c<83> l<6:19> el<6:22>
n<> u<85> t<Data_type_or_implicit> p<86> c<84> l<6:19> el<6:22>
n<> u<86> t<Net_port_type> p<87> c<85> l<6:19> el<6:22>
n<> u<87> t<Net_port_header> p<89> c<82> s<88> l<6:12> el<6:22>
n<o> u<88> t<StringConst> p<89> l<6:23> el<6:24>
n<> u<89> t<Ansi_port_declaration> p<90> c<87> l<6:12> el<6:24>
n<> u<90> t<List_of_port_declarations> p<91> c<89> l<6:11> el<6:25>
n<> u<91> t<Module_ansi_header> p<168> c<80> s<125> l<6:1> el<6:26>
n<dut> u<92> t<StringConst> p<123> s<110> l<7:4> el<7:7>
n<P> u<93> t<StringConst> p<108> s<107> l<7:11> el<7:12>
n<1000> u<94> t<IntConst> p<95> l<7:15> el<7:19>
n<> u<95> t<Primary_literal> p<96> c<94> l<7:15> el<7:19>
n<> u<96> t<Primary> p<97> c<95> l<7:15> el<7:19>
n<> u<97> t<Expression> p<102> c<96> s<101> l<7:15> el<7:19>
n<2000> u<98> t<IntConst> p<99> l<7:21> el<7:25>
n<> u<99> t<Primary_literal> p<100> c<98> l<7:21> el<7:25>
n<> u<100> t<Primary> p<101> c<99> l<7:21> el<7:25>
n<> u<101> t<Expression> p<102> c<100> l<7:21> el<7:25>
n<> u<102> t<Assignment_pattern> p<103> c<97> l<7:13> el<7:26>
n<> u<103> t<Assignment_pattern_expression> p<104> c<102> l<7:13> el<7:26>
n<> u<104> t<Primary> p<105> c<103> l<7:13> el<7:26>
n<> u<105> t<Expression> p<106> c<104> l<7:13> el<7:26>
n<> u<106> t<Mintypmax_expression> p<107> c<105> l<7:13> el<7:26>
n<> u<107> t<Param_expression> p<108> c<106> l<7:13> el<7:26>
n<> u<108> t<Named_parameter_assignment> p<109> c<93> l<7:10> el<7:27>
n<> u<109> t<List_of_parameter_assignments> p<110> c<108> l<7:10> el<7:27>
n<> u<110> t<Parameter_value_assignment> p<123> c<109> s<122> l<7:8> el<7:28>
n<u_dut1> u<111> t<StringConst> p<112> l<7:29> el<7:35>
n<> u<112> t<Name_of_instance> p<122> c<111> s<121> l<7:29> el<7:35>
n<x> u<113> t<StringConst> p<120> s<118> l<7:37> el<7:38>
n<o> u<114> t<StringConst> p<115> l<7:39> el<7:40>
n<> u<115> t<Primary_literal> p<116> c<114> l<7:39> el<7:40>
n<> u<116> t<Primary> p<117> c<115> l<7:39> el<7:40>
n<> u<117> t<Expression> p<120> c<116> s<119> l<7:39> el<7:40>
n<> u<118> t<OpenParens> p<120> s<117> l<7:38> el<7:39>
n<> u<119> t<CloseParens> p<120> l<7:40> el<7:41>
n<> u<120> t<Named_port_connection> p<121> c<113> l<7:36> el<7:41>
n<> u<121> t<List_of_port_connections> p<122> c<120> l<7:36> el<7:41>
n<> u<122> t<Hierarchical_instance> p<123> c<112> l<7:29> el<7:42>
n<> u<123> t<Module_instantiation> p<124> c<92> l<7:4> el<7:43>
n<> u<124> t<Module_or_generate_item> p<125> c<123> l<7:4> el<7:43>
n<> u<125> t<Non_port_module_item> p<168> c<124> s<141> l<7:4> el<7:43>
n<dut> u<126> t<StringConst> p<139> s<138> l<8:4> el<8:7>
n<u_dut2> u<127> t<StringConst> p<128> l<8:8> el<8:14>
n<> u<128> t<Name_of_instance> p<138> c<127> s<137> l<8:8> el<8:14>
n<x> u<129> t<StringConst> p<136> s<134> l<8:16> el<8:17>
n<o> u<130> t<StringConst> p<131> l<8:18> el<8:19>
n<> u<131> t<Primary_literal> p<132> c<130> l<8:18> el<8:19>
n<> u<132> t<Primary> p<133> c<131> l<8:18> el<8:19>
n<> u<133> t<Expression> p<136> c<132> s<135> l<8:18> el<8:19>
n<> u<134> t<OpenParens> p<136> s<133> l<8:17> el<8:18>
n<> u<135> t<CloseParens> p<136> l<8:19> el<8:20>
n<> u<136> t<Named_port_connection> p<137> c<129> l<8:15> el<8:20>
n<> u<137> t<List_of_port_connections> p<138> c<136> l<8:15> el<8:20>
n<> u<138> t<Hierarchical_instance> p<139> c<128> l<8:8> el<8:21>
n<> u<139> t<Module_instantiation> p<140> c<126> l<8:4> el<8:22>
n<> u<140> t<Module_or_generate_item> p<141> c<139> l<8:4> el<8:22>
n<> u<141> t<Non_port_module_item> p<168> c<140> s<167> l<8:4> el<8:22>
n<dut> u<142> t<StringConst> p<165> s<152> l<9:4> el<9:7>
n<P> u<143> t<StringConst> p<150> s<149> l<9:11> el<9:12>
n<3000> u<144> t<IntConst> p<145> l<9:13> el<9:17>
n<> u<145> t<Primary_literal> p<146> c<144> l<9:13> el<9:17>
n<> u<146> t<Primary> p<147> c<145> l<9:13> el<9:17>
n<> u<147> t<Expression> p<148> c<146> l<9:13> el<9:17>
n<> u<148> t<Mintypmax_expression> p<149> c<147> l<9:13> el<9:17>
n<> u<149> t<Param_expression> p<150> c<148> l<9:13> el<9:17>
n<> u<150> t<Named_parameter_assignment> p<151> c<143> l<9:10> el<9:18>
n<> u<151> t<List_of_parameter_assignments> p<152> c<150> l<9:10> el<9:18>
n<> u<152> t<Parameter_value_assignment> p<165> c<151> s<164> l<9:8> el<9:19>
n<u_dut3> u<153> t<StringConst> p<154> l<9:20> el<9:26>
n<> u<154> t<Name_of_instance> p<164> c<153> s<163> l<9:20> el<9:26>
n<x> u<155> t<StringConst> p<162> s<160> l<9:28> el<9:29>
n<o> u<156> t<StringConst> p<157> l<9:30> el<9:31>
n<> u<157> t<Primary_literal> p<158> c<156> l<9:30> el<9:31>
n<> u<158> t<Primary> p<159> c<157> l<9:30> el<9:31>
n<> u<159> t<Expression> p<162> c<158> s<161> l<9:30> el<9:31>
n<> u<160> t<OpenParens> p<162> s<159> l<9:29> el<9:30>
n<> u<161> t<CloseParens> p<162> l<9:31> el<9:32>
n<> u<162> t<Named_port_connection> p<163> c<155> l<9:27> el<9:32>
n<> u<163> t<List_of_port_connections> p<164> c<162> l<9:27> el<9:32>
n<> u<164> t<Hierarchical_instance> p<165> c<154> l<9:20> el<9:33>
n<> u<165> t<Module_instantiation> p<166> c<142> l<9:4> el<9:34>
n<> u<166> t<Module_or_generate_item> p<167> c<165> l<9:4> el<9:34>
n<> u<167> t<Non_port_module_item> p<168> c<166> l<9:4> el<9:34>
n<> u<168> t<Module_declaration> p<169> c<91> l<6:1> el<10:10>
n<> u<169> t<Description> p<170> c<168> l<6:1> el<10:10>
n<> u<170> t<Source_text> p<171> c<79> l<1:1> el<10:10>
n<> u<171> t<Top_level_rule> l<1:1> el<12:1>
[WRN:PA0205] dut.sv:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:6: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut".

[INF:CP0303] dut.sv:6: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:6: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ParamOverload1/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ParamOverload1/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ParamOverload1/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.P), line:2:18, endln:2:19, parent:work@dut
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: , parent:work@dut.P
      |vpiRange:
      \_range: , line:2:21, endln:2:22, parent:work@dut.P
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiElemTypespec:
      \_int_typespec: , line:2:14, endln:2:17
        |vpiSigned:1
    |vpiSigned:1
    |vpiRange:
    \_range: , line:2:21, endln:2:22, parent:work@dut.P
    |vpiName:P
    |vpiFullName:work@dut.P
  |vpiParamAssign:
  \_param_assign: , line:2:18, endln:2:42, parent:work@dut
    |vpiRhs:
    \_operation: , line:2:26, endln:2:42
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:2:28, endln:2:29
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:31, endln:2:32
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:34, endln:2:35
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:37, endln:2:38
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:40, endln:2:41
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.P), line:2:18, endln:2:19, parent:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.x), line:1:23, endln:1:24, parent:work@dut
    |vpiName:x
    |vpiFullName:work@dut.x
  |vpiPort:
  \_port: (x), line:1:23, endln:1:24, parent:work@dut
    |vpiName:x
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.x), line:1:23, endln:1:24, parent:work@dut
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:19, parent:work@dut
    |vpiRhs:
    \_bit_select: (work@dut.P), line:3:15, endln:3:19, parent:work@dut.P
      |vpiParent:
      \_ref_obj: (work@dut.P)
        |vpiName:P
        |vpiFullName:work@dut.P
      |vpiName:P
      |vpiFullName:work@dut.P
      |vpiIndex:
      \_constant: , line:3:17, endln:3:18, parent:work@dut.P
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@dut.x), line:3:11, endln:3:12
      |vpiName:x
      |vpiFullName:work@dut.x
      |vpiActual:
      \_int_var: (work@top.u_dut1.x), line:1:23, endln:1:24, parent:work@top.u_dut1
        |vpiTypespec:
        \_int_typespec: , line:1:19, endln:1:22
          |vpiSigned:1
        |vpiName:x
        |vpiFullName:work@top.u_dut1.x
        |vpiSigned:1
        |vpiVisibility:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:6:1: , endln:10:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:6:23, endln:6:24, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:6:23, endln:6:24, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:6:23, endln:6:24, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:6:1: , endln:10:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:6:23, endln:6:24, parent:work@top
    |vpiTypespec:
    \_int_typespec: , line:6:19, endln:6:22
      |vpiSigned:1
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:6:23, endln:6:24, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:6:23, endln:6:24, parent:o
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:6:23, endln:6:24, parent:work@top
    |vpiTypedef:
    \_int_typespec: , line:6:19, endln:6:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:6:1: , endln:10:10
  |vpiModule:
  \_module: work@dut (work@top.u_dut1) dut.sv:7:4: , endln:7:43, parent:work@top
    |vpiName:u_dut1
    |vpiFullName:work@top.u_dut1
    |vpiVariables:
    \_int_var: (work@top.u_dut1.x), line:1:23, endln:1:24, parent:work@top.u_dut1
    |vpiParameter:
    \_parameter: (work@top.u_dut1.P), line:2:18, endln:2:19, parent:work@top.u_dut1
      |vpiSize:1
      |vpiTypespec:
      \_array_typespec: , parent:work@top.u_dut1.P
        |vpiRange:
        \_range: , line:2:21, endln:2:22
          |vpiLeftRange:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: 
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:2:21, endln:2:22
              |vpiDecompile:5
              |vpiSize:64
              |UINT:5
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiElemTypespec:
        \_int_typespec: , line:2:14, endln:2:17
          |vpiSigned:1
      |vpiSigned:1
      |vpiRange:
      \_range: , line:2:21, endln:2:22, parent:work@top.u_dut1.P
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiName:P
      |vpiFullName:work@top.u_dut1.P
    |vpiParamAssign:
    \_param_assign: , line:2:18, endln:2:42, parent:work@top.u_dut1
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:7:13, endln:7:26
        |vpiOpType:75
        |vpiOperand:
        \_constant: , line:7:15, endln:7:19
          |vpiDecompile:1000
          |vpiSize:64
          |UINT:1000
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:7:21, endln:7:25
          |vpiDecompile:2000
          |vpiSize:64
          |UINT:2000
          |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_dut1.P), line:2:18, endln:2:19, parent:work@top.u_dut1
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:6:1: , endln:10:10
    |vpiPort:
    \_port: (x), line:1:23, endln:1:24, parent:work@top.u_dut1
      |vpiName:x
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:7:39, endln:7:40, parent:x
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_int_var: (work@top.o), line:6:23, endln:6:24, parent:work@top
      |vpiLowConn:
      \_ref_obj: (work@top.u_dut1.x), line:7:37, endln:7:38, parent:x
        |vpiName:x
        |vpiFullName:work@top.u_dut1.x
        |vpiActual:
        \_int_var: (work@top.u_dut1.x), line:1:23, endln:1:24, parent:work@top.u_dut1
      |vpiTypedef:
      \_int_typespec: , line:1:19, endln:1:22
        |vpiSigned:1
      |vpiInstance:
      \_module: work@dut (work@top.u_dut1) dut.sv:7:4: , endln:7:43, parent:work@top
    |vpiContAssign:
    \_cont_assign: , line:3:11, endln:3:19, parent:work@top.u_dut1
      |vpiRhs:
      \_bit_select: (work@dut.P), line:3:15, endln:3:19, parent:work@dut.P
        |vpiParent:
        \_ref_obj: (work@dut.P), parent:work@dut.P
          |vpiName:P
          |vpiFullName:work@dut.P
          |vpiActual:
          \_operation: , line:7:13, endln:7:26
        |vpiName:P
        |vpiFullName:work@dut.P
        |vpiIndex:
        \_constant: , line:3:17, endln:3:18, parent:work@dut.P
      |vpiLhs:
      \_ref_obj: (work@top.u_dut1.x), line:3:11, endln:3:12
        |vpiName:x
        |vpiFullName:work@top.u_dut1.x
        |vpiActual:
        \_int_var: (work@top.u_dut1.x), line:1:23, endln:1:24, parent:work@top.u_dut1
  |vpiModule:
  \_module: work@dut (work@top.u_dut2) dut.sv:8:4: , endln:8:22, parent:work@top
    |vpiName:u_dut2
    |vpiFullName:work@top.u_dut2
    |vpiVariables:
    \_int_var: (work@top.u_dut2.x), line:1:23, endln:1:24, parent:work@top.u_dut2
      |vpiTypespec:
      \_int_typespec: , line:1:19, endln:1:22
        |vpiSigned:1
      |vpiName:x
      |vpiFullName:work@top.u_dut2.x
      |vpiSigned:1
      |vpiVisibility:1
    |vpiParameter:
    \_parameter: (work@top.u_dut2.P), line:2:18, endln:2:19, parent:work@top.u_dut2
      |vpiSize:1
      |vpiTypespec:
      \_array_typespec: , parent:work@top.u_dut2.P
        |vpiRange:
        \_range: , line:2:21, endln:2:22
          |vpiLeftRange:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: 
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:2:21, endln:2:22
              |vpiDecompile:5
              |vpiSize:64
              |UINT:5
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiElemTypespec:
        \_int_typespec: , line:2:14, endln:2:17
          |vpiSigned:1
      |vpiSigned:1
      |vpiRange:
      \_range: , line:2:21, endln:2:22, parent:work@top.u_dut2.P
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiName:P
      |vpiFullName:work@top.u_dut2.P
    |vpiParamAssign:
    \_param_assign: , line:2:18, endln:2:42, parent:work@top.u_dut2
      |vpiRhs:
      \_operation: , line:2:26, endln:2:42
        |vpiTypespec:
        \_array_typespec: 
          |vpiRange:
          \_range: , line:2:21, endln:2:22
            |vpiLeftRange:
            \_constant: , line:2:21, endln:2:22
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiRightRange:
            \_operation: 
              |vpiOpType:11
              |vpiOperand:
              \_constant: , line:2:21, endln:2:22
                |vpiDecompile:5
                |vpiSize:64
                |UINT:5
                |vpiConstType:9
              |vpiOperand:
              \_constant: 
                |vpiSize:64
                |INT:1
                |vpiConstType:7
          |vpiElemTypespec:
          \_int_typespec: , line:2:14, endln:2:17
            |vpiSigned:1
        |vpiOpType:75
        |vpiOperand:
        \_constant: , line:2:28, endln:2:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:2:31, endln:2:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:2:34, endln:2:35
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:2:37, endln:2:38
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:2:40, endln:2:41
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_dut2.P), line:2:18, endln:2:19, parent:work@top.u_dut2
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:6:1: , endln:10:10
    |vpiPort:
    \_port: (x), line:1:23, endln:1:24, parent:work@top.u_dut2
      |vpiName:x
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:8:18, endln:8:19, parent:x
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_int_var: (work@top.o), line:6:23, endln:6:24, parent:work@top
      |vpiLowConn:
      \_ref_obj: (work@top.u_dut2.x), line:8:16, endln:8:17, parent:x
        |vpiName:x
        |vpiFullName:work@top.u_dut2.x
        |vpiActual:
        \_int_var: (work@top.u_dut2.x), line:1:23, endln:1:24, parent:work@top.u_dut2
      |vpiTypedef:
      \_int_typespec: , line:1:19, endln:1:22
        |vpiSigned:1
      |vpiInstance:
      \_module: work@dut (work@top.u_dut2) dut.sv:8:4: , endln:8:22, parent:work@top
    |vpiContAssign:
    \_cont_assign: , line:3:11, endln:3:19, parent:work@top.u_dut2
      |vpiRhs:
      \_bit_select: (work@dut.P), line:3:15, endln:3:19, parent:work@dut.P
        |vpiParent:
        \_ref_obj: (work@dut.P), parent:work@dut.P
          |vpiName:P
          |vpiFullName:work@dut.P
          |vpiActual:
          \_operation: , line:2:26, endln:2:42
        |vpiName:P
        |vpiFullName:work@dut.P
        |vpiIndex:
        \_constant: , line:3:17, endln:3:18, parent:work@dut.P
      |vpiLhs:
      \_ref_obj: (work@top.u_dut2.x), line:3:11, endln:3:12
        |vpiName:x
        |vpiFullName:work@top.u_dut2.x
        |vpiActual:
        \_int_var: (work@top.u_dut2.x), line:1:23, endln:1:24, parent:work@top.u_dut2
  |vpiModule:
  \_module: work@dut (work@top.u_dut3) dut.sv:9:4: , endln:9:34, parent:work@top
    |vpiName:u_dut3
    |vpiFullName:work@top.u_dut3
    |vpiVariables:
    \_int_var: (work@top.u_dut3.x), line:1:23, endln:1:24, parent:work@top.u_dut3
      |vpiTypespec:
      \_int_typespec: , line:1:19, endln:1:22
        |vpiSigned:1
      |vpiName:x
      |vpiFullName:work@top.u_dut3.x
      |vpiSigned:1
      |vpiVisibility:1
    |vpiParameter:
    \_parameter: (work@top.u_dut3.P), line:2:18, endln:2:19, parent:work@top.u_dut3
      |vpiSize:1
      |vpiTypespec:
      \_array_typespec: , parent:work@top.u_dut3.P
        |vpiRange:
        \_range: , line:2:21, endln:2:22
          |vpiLeftRange:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: 
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:2:21, endln:2:22
              |vpiDecompile:5
              |vpiSize:64
              |UINT:5
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiElemTypespec:
        \_int_typespec: , line:2:14, endln:2:17
          |vpiSigned:1
      |vpiSigned:1
      |vpiRange:
      \_range: , line:2:21, endln:2:22, parent:work@top.u_dut3.P
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiName:P
      |vpiFullName:work@top.u_dut3.P
    |vpiParamAssign:
    \_param_assign: , line:2:18, endln:2:42, parent:work@top.u_dut3
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:26, endln:2:42
        |vpiDecompile:3000
        |vpiSize:64
        |UINT:3000
        |vpiTypespec:
        \_array_typespec: , parent:work@dut.P
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_dut3.P), line:2:18, endln:2:19, parent:work@top.u_dut3
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:6:1: , endln:10:10
    |vpiPort:
    \_port: (x), line:1:23, endln:1:24, parent:work@top.u_dut3
      |vpiName:x
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:9:30, endln:9:31, parent:x
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_int_var: (work@top.o), line:6:23, endln:6:24, parent:work@top
      |vpiLowConn:
      \_ref_obj: (work@top.u_dut3.x), line:9:28, endln:9:29, parent:x
        |vpiName:x
        |vpiFullName:work@top.u_dut3.x
        |vpiActual:
        \_int_var: (work@top.u_dut3.x), line:1:23, endln:1:24, parent:work@top.u_dut3
      |vpiTypedef:
      \_int_typespec: , line:1:19, endln:1:22
        |vpiSigned:1
      |vpiInstance:
      \_module: work@dut (work@top.u_dut3) dut.sv:9:4: , endln:9:34, parent:work@top
    |vpiContAssign:
    \_cont_assign: , line:3:11, endln:3:19, parent:work@top.u_dut3
      |vpiRhs:
      \_bit_select: (work@dut.P), line:3:15, endln:3:19, parent:work@dut.P
        |vpiParent:
        \_ref_obj: (work@dut.P), parent:work@dut.P
          |vpiName:P
          |vpiFullName:work@dut.P
          |vpiActual:
          \_constant: , line:2:26, endln:2:42
        |vpiName:P
        |vpiFullName:work@dut.P
        |vpiIndex:
        \_constant: , line:3:17, endln:3:18, parent:work@dut.P
      |vpiLhs:
      \_ref_obj: (work@top.u_dut3.x), line:3:11, endln:3:12
        |vpiName:x
        |vpiFullName:work@top.u_dut3.x
        |vpiActual:
        \_int_var: (work@top.u_dut3.x), line:1:23, endln:1:24, parent:work@top.u_dut3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamOverload1/dut.sv | ${SURELOG_DIR}/build/regression/ParamOverload1/roundtrip/dut_000.sv | 6 | 10 | 

