// Seed: 2740885287
module module_0 ();
  logic id_1, id_2, id_3 = 1;
  assign id_1 = -1;
  assign id_1 = id_2(-1, id_3, 1'b0, -1);
  assign id_1 = id_1;
  assign id_2 = -1;
  assign id_1 = id_2;
  assign module_1.id_4 = 0;
  assign id_3 = -1'h0;
endmodule
module module_1 #(
    parameter id_4 = 32'd86,
    parameter id_7 = 32'd2,
    parameter id_9 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5[id_7 :-1],
    id_6,
    _id_7,
    id_8,
    _id_9[-1 : id_4.id_7],
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout logic [7:0] _id_9;
  inout wire id_8;
  output wire _id_7;
  input wire id_6;
  output logic [7:0] id_5;
  input wire _id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
  wire [1 : 1] id_12, id_13[id_9 : -1], id_14;
  always id_8 -= id_8;
  wire id_15 = id_3;
  rtran (-1);
endmodule
