<root><simulation><result_generated_time />2023-05-13 00:35:40<layer><layer_spec />{'B': 1, 'K': 512, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 65536, 'I': 100352, 'O': 401408}<total_data_reuse />{'W': 784, 'I': 512.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'K_8']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('OX', 7), ('K', 16), ('OX', 2)], [('K', 16), ('OY', 14)], []]<I />[[('OY', 2), ('OX', 2), ('OX', 7), ('K', 16), ('OX', 2), ('K', 16)], [('OY', 14)], []]<O />[[('OY', 2), ('OX', 2), ('OX', 7)], [('K', 16), ('OX', 2), ('K', 16), ('OY', 14)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 56, 14, 1], 'I': [2.0, 256.0, 1.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 2097152, 2097152], 'I': [448, 3211264, 3211264], 'O': [224, 3211264, 3211264], 'O_partial': [0, 0, 0], 'O_final': [224, 3211264, 3211264]}<actual_mem_utilization_individual />{'W': [0.25, 0.06, 0.0], 'I': [0.88, 0.1, 0.0], 'O': [0.44, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.25, 0.0], 'I': [0.88, 0.25, 0.0], 'O': [0.44, 0.25, 0.0]}<effective_mem_size_bit />{'W': [128, 2097152, 2097152], 'I': [448, 3211264, 3211264], 'O': [112, 200704, 3211264], 'O_partial': [0, 0, 0], 'O_final': [112, 200704, 3211264]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1835008, 917504], [917504, 65536], [65536, 0]]<I />[[25690112, 100352], [100352, 100352], [100352, 0]]<O />[[(0, 401408), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 401408), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[229376, 114688], [14336, 1024], [256, 0]]<I />[[3211264, 12544], [1568, 1568], [392, 0]]<O />[[(0, 50176), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 50176], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112324516.9<mem_energy_breakdown><W />[118.9, 1604.4, 341.0]<I />[1083.6, 310.8, 522.1]<O />[35.2, 1243.0, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9497<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9497<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />211328<latency_cycle_without_data_loading />200704<ideal_computing_cycle />200704<data_loading><load_cycle_total />10624<load_cycle_individual />{'W': [256, 4096, 0], 'I': [448, 6272, 0]}<load_cycle_combined />{'W': 4096, 'I': 6272}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-200703], [-199362, -142720], [-200704, -200704]], 'I': [[-200703], [-11557, -5824], [-200704, -200704]], 'O': [[-200704], [-172032, -193536], [-194432, -199136]]}<mem_stall_cycle_shared />{'W': [[-200703], [-199362, 0], [0, 0]], 'I': [[-200703], [-11557, 0], [0, 0]], 'O': [[-200704], [-172032, -193536], [-194432, -199136]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 2097152, 2097152], 'I': [448, 3211264, 3211264], 'O': [224, 3211264, 3211264], 'O_partial': [0, 0, 0], 'O_final': [224, 3211264, 3211264]}<data_size_each_level_total />{'W': [131072, 2097152, 2097152], 'I': [229376, 3211264, 3211264], 'O': [448, 3211264, 3211264]}<loop_cycles_each_level />{'W': [896, 200704, 200704], 'I': [14336, 200704, 200704], 'O': [28, 200704, 200704]}<top_ir_loop_size />{'W': [2, 14, 1], 'I': [16, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [146.3, 10.4], [10.4, 10.4]], 'I': [[8.0, 0.0], [16.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [292.6, 146.3], [146.3, 10.4]], 'I': [[8.0, 0.5], [256.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [146.3, 10.4], [10.4, 0]], 'I': [[8.0, 0.5], [256.0, 16.0], [16.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [418.3, 42.4], [26.4, 16.0]], 'I': [[8.0, 0.5], [418.3, 42.4], [26.4, 16.0]], 'O': [[8.0, 8.0], [418.3, 42.4], [26.4, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 200704], [896, 896, 224], [200704, 200704, 1]], 'I': [[1, 1, 200704], [896, 14336, 14], [200704, 200704, 1]], 'O': [[1, 1, 200704], [28, 28, 7168], [200704, 200704, 1]]}<trans_time_real />{'W': [[0, 1, 200704], [[2, 896, 224], [256, 896, 224]], [[4096, 200704, 1], [1024, 200704, 1]]], 'I': [[0, 1, 200704], [[7, 14336, 14], [448, 14336, 14]], [[6272, 200704, 1], [1568, 200704, 1]]], 'O': [[0, 1, 200704], [[4, 28, 7168], [1, 28, 7168]], [[6272, 200704, 1], [1568, 200704, 1]]]}<single_stall_cycle />{'W': [[-1], [-894, -640], [-196608, -199680]], 'I': [[-1], [-889, -448], [-194432, -199136]], 'O': [[-1], [-24, -27], [-194432, -199136]]}<single_stall_count />{'W': [200703, 223, 0], 'I': [200703, 13, 0], 'O': [200704, 7168, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [57088, 0], 'I': [5824, 0], 'O': [28672, 6272]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-137792, -200704], [-172032, -194432]], 1: [[-200704, -200704], [-194432, -200704]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.836</simulation></root>