Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 12 23:22:47 2025
| Host         : DESKTOP-9K3T8HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     71.956        0.000                      0                 2188        0.183        0.000                      0                 2188       48.750        0.000                       0                   743  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              71.956        0.000                      0                 2188        0.183        0.000                      0                 2188       48.750        0.000                       0                   743  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       71.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.956ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_score_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.927ns  (logic 8.614ns (30.845%)  route 19.313ns (69.155%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.542     5.126    btn_cond_right/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  btn_cond_right/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  btn_cond_right/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.833     6.415    btn_cond_right/D_ctr_q_reg[11]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.539 f  btn_cond_right/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.663     7.203    btn_cond_right/D_ctr_q[0]_i_5__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.327 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.356     8.682    btn_cond_left/D_game_fsm_q[3]_i_2
    SLICE_X42Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.806 f  btn_cond_left/out_sig0_i_196/O
                         net (fo=5, routed)           0.685     9.491    game_data_path/game_cu/out_sig0__1_23
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.615 r  game_data_path/game_cu/out_sig0_i_250/O
                         net (fo=1, routed)           0.264     9.879    game_data_path/game_cu/out_sig0_i_250_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.003 f  game_data_path/game_cu/out_sig0_i_184/O
                         net (fo=74, routed)          4.261    14.265    game_data_path/game_cu/D_stage_q_reg[3]_6
    SLICE_X59Y86         LUT4 (Prop_lut4_I0_O)        0.152    14.417 f  game_data_path/game_cu/out_sig0_i_152/O
                         net (fo=25, routed)          0.706    15.123    game_data_path/game_cu/D_stage_q_reg[3]_3
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.326    15.449 r  game_data_path/game_cu/out_sig0_i_136/O
                         net (fo=58, routed)          4.143    19.592    game_data_path/game_regfile/out_sig0_5
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.716 f  game_data_path/game_regfile/out_sig0__0_i_18/O
                         net (fo=1, routed)           1.192    20.908    game_data_path/game_cu/out_sig0__0_1
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  game_data_path/game_cu/out_sig0__0_i_1/O
                         net (fo=9, routed)           0.594    21.626    game_data_path/game_alu/out_sig0__0_1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    25.662 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.664    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    27.182 r  game_data_path/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.159    28.341    game_data_path/game_alu/out_sig0__1_n_104
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124    28.465 r  game_data_path/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.465    game_data_path/game_alu/i__carry_i_2__0_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.817 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.755    29.573    game_data_path/game_cu/D_score_q[19]_i_2_0[3]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.306    29.879 f  game_data_path/game_cu/D_score_q[19]_i_5/O
                         net (fo=1, routed)           1.023    30.902    game_data_path/game_cu/D_score_q[19]_i_5_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150    31.052 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.489    31.541    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.326    31.867 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          1.186    33.053    game_data_path/game_regfile/D_temp_reg1_q_reg[31]_1[19]
    SLICE_X53Y92         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.441   104.845    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[19]/C
                         clock pessimism              0.272   105.117    
                         clock uncertainty           -0.035   105.082    
    SLICE_X53Y92         FDRE (Setup_fdre_C_D)       -0.072   105.010    game_data_path/game_regfile/D_score_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.010    
                         arrival time                         -33.053    
  -------------------------------------------------------------------
                         slack                                 71.956    

Slack (MET) :             72.017ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_temp_reg1_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.892ns  (logic 8.614ns (30.884%)  route 19.278ns (69.116%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.542     5.126    btn_cond_right/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  btn_cond_right/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  btn_cond_right/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.833     6.415    btn_cond_right/D_ctr_q_reg[11]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.539 f  btn_cond_right/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.663     7.203    btn_cond_right/D_ctr_q[0]_i_5__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.327 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.356     8.682    btn_cond_left/D_game_fsm_q[3]_i_2
    SLICE_X42Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.806 f  btn_cond_left/out_sig0_i_196/O
                         net (fo=5, routed)           0.685     9.491    game_data_path/game_cu/out_sig0__1_23
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.615 r  game_data_path/game_cu/out_sig0_i_250/O
                         net (fo=1, routed)           0.264     9.879    game_data_path/game_cu/out_sig0_i_250_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.003 f  game_data_path/game_cu/out_sig0_i_184/O
                         net (fo=74, routed)          4.261    14.265    game_data_path/game_cu/D_stage_q_reg[3]_6
    SLICE_X59Y86         LUT4 (Prop_lut4_I0_O)        0.152    14.417 f  game_data_path/game_cu/out_sig0_i_152/O
                         net (fo=25, routed)          0.706    15.123    game_data_path/game_cu/D_stage_q_reg[3]_3
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.326    15.449 r  game_data_path/game_cu/out_sig0_i_136/O
                         net (fo=58, routed)          4.143    19.592    game_data_path/game_regfile/out_sig0_5
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.716 f  game_data_path/game_regfile/out_sig0__0_i_18/O
                         net (fo=1, routed)           1.192    20.908    game_data_path/game_cu/out_sig0__0_1
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  game_data_path/game_cu/out_sig0__0_i_1/O
                         net (fo=9, routed)           0.594    21.626    game_data_path/game_alu/out_sig0__0_1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    25.662 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.664    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    27.182 r  game_data_path/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.159    28.341    game_data_path/game_alu/out_sig0__1_n_104
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124    28.465 r  game_data_path/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.465    game_data_path/game_alu/i__carry_i_2__0_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.817 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.755    29.573    game_data_path/game_cu/D_score_q[19]_i_2_0[3]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.306    29.879 f  game_data_path/game_cu/D_score_q[19]_i_5/O
                         net (fo=1, routed)           1.023    30.902    game_data_path/game_cu/D_score_q[19]_i_5_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150    31.052 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.489    31.541    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.326    31.867 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          1.151    33.018    game_data_path/game_regfile/D_temp_reg1_q_reg[31]_1[19]
    SLICE_X46Y90         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.436   104.840    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y90         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[19]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)       -0.028   105.035    game_data_path/game_regfile/D_temp_reg1_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.035    
                         arrival time                         -33.018    
  -------------------------------------------------------------------
                         slack                                 72.017    

Slack (MET) :             72.026ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_enemy_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.829ns  (logic 8.614ns (30.953%)  route 19.215ns (69.047%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.542     5.126    btn_cond_right/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  btn_cond_right/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  btn_cond_right/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.833     6.415    btn_cond_right/D_ctr_q_reg[11]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.539 f  btn_cond_right/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.663     7.203    btn_cond_right/D_ctr_q[0]_i_5__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.327 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.356     8.682    btn_cond_left/D_game_fsm_q[3]_i_2
    SLICE_X42Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.806 f  btn_cond_left/out_sig0_i_196/O
                         net (fo=5, routed)           0.685     9.491    game_data_path/game_cu/out_sig0__1_23
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.615 r  game_data_path/game_cu/out_sig0_i_250/O
                         net (fo=1, routed)           0.264     9.879    game_data_path/game_cu/out_sig0_i_250_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.003 f  game_data_path/game_cu/out_sig0_i_184/O
                         net (fo=74, routed)          4.261    14.265    game_data_path/game_cu/D_stage_q_reg[3]_6
    SLICE_X59Y86         LUT4 (Prop_lut4_I0_O)        0.152    14.417 f  game_data_path/game_cu/out_sig0_i_152/O
                         net (fo=25, routed)          0.706    15.123    game_data_path/game_cu/D_stage_q_reg[3]_3
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.326    15.449 r  game_data_path/game_cu/out_sig0_i_136/O
                         net (fo=58, routed)          4.143    19.592    game_data_path/game_regfile/out_sig0_5
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.716 f  game_data_path/game_regfile/out_sig0__0_i_18/O
                         net (fo=1, routed)           1.192    20.908    game_data_path/game_cu/out_sig0__0_1
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  game_data_path/game_cu/out_sig0__0_i_1/O
                         net (fo=9, routed)           0.594    21.626    game_data_path/game_alu/out_sig0__0_1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    25.662 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.664    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    27.182 r  game_data_path/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.159    28.341    game_data_path/game_alu/out_sig0__1_n_104
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124    28.465 r  game_data_path/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.465    game_data_path/game_alu/i__carry_i_2__0_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.817 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.755    29.573    game_data_path/game_cu/D_score_q[19]_i_2_0[3]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.306    29.879 f  game_data_path/game_cu/D_score_q[19]_i_5/O
                         net (fo=1, routed)           1.023    30.902    game_data_path/game_cu/D_score_q[19]_i_5_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150    31.052 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.489    31.541    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.326    31.867 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          1.088    32.955    game_data_path/game_regfile/D_temp_reg1_q_reg[31]_1[19]
    SLICE_X45Y90         FDRE                                         r  game_data_path/game_regfile/D_check_enemy_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.436   104.840    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X45Y90         FDRE                                         r  game_data_path/game_regfile/D_check_enemy_q_reg[19]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)       -0.081   104.982    game_data_path/game_regfile/D_check_enemy_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.982    
                         arrival time                         -32.955    
  -------------------------------------------------------------------
                         slack                                 72.026    

Slack (MET) :             72.161ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.729ns  (logic 8.614ns (31.065%)  route 19.115ns (68.935%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.542     5.126    btn_cond_right/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  btn_cond_right/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  btn_cond_right/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.833     6.415    btn_cond_right/D_ctr_q_reg[11]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.539 f  btn_cond_right/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.663     7.203    btn_cond_right/D_ctr_q[0]_i_5__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.327 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.356     8.682    btn_cond_left/D_game_fsm_q[3]_i_2
    SLICE_X42Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.806 f  btn_cond_left/out_sig0_i_196/O
                         net (fo=5, routed)           0.685     9.491    game_data_path/game_cu/out_sig0__1_23
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.615 r  game_data_path/game_cu/out_sig0_i_250/O
                         net (fo=1, routed)           0.264     9.879    game_data_path/game_cu/out_sig0_i_250_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.003 f  game_data_path/game_cu/out_sig0_i_184/O
                         net (fo=74, routed)          4.261    14.265    game_data_path/game_cu/D_stage_q_reg[3]_6
    SLICE_X59Y86         LUT4 (Prop_lut4_I0_O)        0.152    14.417 f  game_data_path/game_cu/out_sig0_i_152/O
                         net (fo=25, routed)          0.706    15.123    game_data_path/game_cu/D_stage_q_reg[3]_3
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.326    15.449 r  game_data_path/game_cu/out_sig0_i_136/O
                         net (fo=58, routed)          4.143    19.592    game_data_path/game_regfile/out_sig0_5
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.716 f  game_data_path/game_regfile/out_sig0__0_i_18/O
                         net (fo=1, routed)           1.192    20.908    game_data_path/game_cu/out_sig0__0_1
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  game_data_path/game_cu/out_sig0__0_i_1/O
                         net (fo=9, routed)           0.594    21.626    game_data_path/game_alu/out_sig0__0_1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    25.662 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.664    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    27.182 r  game_data_path/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.159    28.341    game_data_path/game_alu/out_sig0__1_n_104
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124    28.465 r  game_data_path/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.465    game_data_path/game_alu/i__carry_i_2__0_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.817 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.755    29.573    game_data_path/game_cu/D_score_q[19]_i_2_0[3]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.306    29.879 f  game_data_path/game_cu/D_score_q[19]_i_5/O
                         net (fo=1, routed)           1.023    30.902    game_data_path/game_cu/D_score_q[19]_i_5_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150    31.052 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.489    31.541    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.326    31.867 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          0.988    32.855    game_data_path/game_regfile/D_temp_reg1_q_reg[31]_1[19]
    SLICE_X45Y89         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.436   104.840    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)       -0.047   105.016    game_data_path/game_regfile/D_enemy_C_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.016    
                         arrival time                         -32.855    
  -------------------------------------------------------------------
                         slack                                 72.161    

Slack (MET) :             72.167ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_A_active_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.757ns  (logic 8.614ns (31.033%)  route 19.143ns (68.967%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.542     5.126    btn_cond_right/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  btn_cond_right/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  btn_cond_right/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.833     6.415    btn_cond_right/D_ctr_q_reg[11]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.539 f  btn_cond_right/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.663     7.203    btn_cond_right/D_ctr_q[0]_i_5__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.327 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.356     8.682    btn_cond_left/D_game_fsm_q[3]_i_2
    SLICE_X42Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.806 f  btn_cond_left/out_sig0_i_196/O
                         net (fo=5, routed)           0.685     9.491    game_data_path/game_cu/out_sig0__1_23
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.615 r  game_data_path/game_cu/out_sig0_i_250/O
                         net (fo=1, routed)           0.264     9.879    game_data_path/game_cu/out_sig0_i_250_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.003 f  game_data_path/game_cu/out_sig0_i_184/O
                         net (fo=74, routed)          4.261    14.265    game_data_path/game_cu/D_stage_q_reg[3]_6
    SLICE_X59Y86         LUT4 (Prop_lut4_I0_O)        0.152    14.417 f  game_data_path/game_cu/out_sig0_i_152/O
                         net (fo=25, routed)          0.706    15.123    game_data_path/game_cu/D_stage_q_reg[3]_3
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.326    15.449 r  game_data_path/game_cu/out_sig0_i_136/O
                         net (fo=58, routed)          4.143    19.592    game_data_path/game_regfile/out_sig0_5
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.716 f  game_data_path/game_regfile/out_sig0__0_i_18/O
                         net (fo=1, routed)           1.192    20.908    game_data_path/game_cu/out_sig0__0_1
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  game_data_path/game_cu/out_sig0__0_i_1/O
                         net (fo=9, routed)           0.594    21.626    game_data_path/game_alu/out_sig0__0_1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    25.662 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.664    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    27.182 r  game_data_path/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.159    28.341    game_data_path/game_alu/out_sig0__1_n_104
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124    28.465 r  game_data_path/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.465    game_data_path/game_alu/i__carry_i_2__0_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.817 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.755    29.573    game_data_path/game_cu/D_score_q[19]_i_2_0[3]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.306    29.879 f  game_data_path/game_cu/D_score_q[19]_i_5/O
                         net (fo=1, routed)           1.023    30.902    game_data_path/game_cu/D_score_q[19]_i_5_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150    31.052 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.489    31.541    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.326    31.867 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          1.017    32.883    game_data_path/game_regfile/D_temp_reg1_q_reg[31]_1[19]
    SLICE_X50Y92         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.441   104.845    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[19]/C
                         clock pessimism              0.272   105.117    
                         clock uncertainty           -0.035   105.082    
    SLICE_X50Y92         FDRE (Setup_fdre_C_D)       -0.031   105.051    game_data_path/game_regfile/D_enemy_A_active_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -32.883    
  -------------------------------------------------------------------
                         slack                                 72.167    

Slack (MET) :             72.230ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_C_active_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.649ns  (logic 8.614ns (31.155%)  route 19.035ns (68.845%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.542     5.126    btn_cond_right/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  btn_cond_right/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  btn_cond_right/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.833     6.415    btn_cond_right/D_ctr_q_reg[11]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.539 f  btn_cond_right/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.663     7.203    btn_cond_right/D_ctr_q[0]_i_5__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.327 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.356     8.682    btn_cond_left/D_game_fsm_q[3]_i_2
    SLICE_X42Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.806 f  btn_cond_left/out_sig0_i_196/O
                         net (fo=5, routed)           0.685     9.491    game_data_path/game_cu/out_sig0__1_23
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.615 r  game_data_path/game_cu/out_sig0_i_250/O
                         net (fo=1, routed)           0.264     9.879    game_data_path/game_cu/out_sig0_i_250_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.003 f  game_data_path/game_cu/out_sig0_i_184/O
                         net (fo=74, routed)          4.261    14.265    game_data_path/game_cu/D_stage_q_reg[3]_6
    SLICE_X59Y86         LUT4 (Prop_lut4_I0_O)        0.152    14.417 f  game_data_path/game_cu/out_sig0_i_152/O
                         net (fo=25, routed)          0.706    15.123    game_data_path/game_cu/D_stage_q_reg[3]_3
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.326    15.449 r  game_data_path/game_cu/out_sig0_i_136/O
                         net (fo=58, routed)          4.143    19.592    game_data_path/game_regfile/out_sig0_5
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.716 f  game_data_path/game_regfile/out_sig0__0_i_18/O
                         net (fo=1, routed)           1.192    20.908    game_data_path/game_cu/out_sig0__0_1
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  game_data_path/game_cu/out_sig0__0_i_1/O
                         net (fo=9, routed)           0.594    21.626    game_data_path/game_alu/out_sig0__0_1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    25.662 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.664    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    27.182 r  game_data_path/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.159    28.341    game_data_path/game_alu/out_sig0__1_n_104
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124    28.465 r  game_data_path/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.465    game_data_path/game_alu/i__carry_i_2__0_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.817 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.755    29.573    game_data_path/game_cu/D_score_q[19]_i_2_0[3]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.306    29.879 f  game_data_path/game_cu/D_score_q[19]_i_5/O
                         net (fo=1, routed)           1.023    30.902    game_data_path/game_cu/D_score_q[19]_i_5_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150    31.052 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.489    31.541    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.326    31.867 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          0.908    32.775    game_data_path/game_regfile/D_temp_reg1_q_reg[31]_1[19]
    SLICE_X49Y90         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_active_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.439   104.843    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_active_q_reg[19]/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X49Y90         FDRE (Setup_fdre_C_D)       -0.061   105.005    game_data_path/game_regfile/D_enemy_C_active_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.005    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                 72.230    

Slack (MET) :             72.256ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.671ns  (logic 8.614ns (31.130%)  route 19.057ns (68.870%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.542     5.126    btn_cond_right/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  btn_cond_right/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  btn_cond_right/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.833     6.415    btn_cond_right/D_ctr_q_reg[11]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.539 f  btn_cond_right/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.663     7.203    btn_cond_right/D_ctr_q[0]_i_5__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.327 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.356     8.682    btn_cond_left/D_game_fsm_q[3]_i_2
    SLICE_X42Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.806 f  btn_cond_left/out_sig0_i_196/O
                         net (fo=5, routed)           0.685     9.491    game_data_path/game_cu/out_sig0__1_23
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.615 r  game_data_path/game_cu/out_sig0_i_250/O
                         net (fo=1, routed)           0.264     9.879    game_data_path/game_cu/out_sig0_i_250_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.003 f  game_data_path/game_cu/out_sig0_i_184/O
                         net (fo=74, routed)          4.261    14.265    game_data_path/game_cu/D_stage_q_reg[3]_6
    SLICE_X59Y86         LUT4 (Prop_lut4_I0_O)        0.152    14.417 f  game_data_path/game_cu/out_sig0_i_152/O
                         net (fo=25, routed)          0.706    15.123    game_data_path/game_cu/D_stage_q_reg[3]_3
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.326    15.449 r  game_data_path/game_cu/out_sig0_i_136/O
                         net (fo=58, routed)          4.143    19.592    game_data_path/game_regfile/out_sig0_5
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.716 f  game_data_path/game_regfile/out_sig0__0_i_18/O
                         net (fo=1, routed)           1.192    20.908    game_data_path/game_cu/out_sig0__0_1
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  game_data_path/game_cu/out_sig0__0_i_1/O
                         net (fo=9, routed)           0.594    21.626    game_data_path/game_alu/out_sig0__0_1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    25.662 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.664    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    27.182 r  game_data_path/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.159    28.341    game_data_path/game_alu/out_sig0__1_n_104
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124    28.465 r  game_data_path/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.465    game_data_path/game_alu/i__carry_i_2__0_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.817 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.755    29.573    game_data_path/game_cu/D_score_q[19]_i_2_0[3]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.306    29.879 f  game_data_path/game_cu/D_score_q[19]_i_5/O
                         net (fo=1, routed)           1.023    30.902    game_data_path/game_cu/D_score_q[19]_i_5_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150    31.052 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.489    31.541    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.326    31.867 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          0.931    32.798    game_data_path/game_regfile/D_temp_reg1_q_reg[31]_1[19]
    SLICE_X50Y91         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.441   104.845    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]/C
                         clock pessimism              0.272   105.117    
                         clock uncertainty           -0.035   105.082    
    SLICE_X50Y91         FDRE (Setup_fdre_C_D)       -0.028   105.054    game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.054    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 72.256    

Slack (MET) :             72.265ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_encode_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.614ns  (logic 8.614ns (31.194%)  route 19.000ns (68.806%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.542     5.126    btn_cond_right/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  btn_cond_right/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  btn_cond_right/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.833     6.415    btn_cond_right/D_ctr_q_reg[11]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.539 f  btn_cond_right/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.663     7.203    btn_cond_right/D_ctr_q[0]_i_5__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.327 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.356     8.682    btn_cond_left/D_game_fsm_q[3]_i_2
    SLICE_X42Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.806 f  btn_cond_left/out_sig0_i_196/O
                         net (fo=5, routed)           0.685     9.491    game_data_path/game_cu/out_sig0__1_23
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.615 r  game_data_path/game_cu/out_sig0_i_250/O
                         net (fo=1, routed)           0.264     9.879    game_data_path/game_cu/out_sig0_i_250_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.003 f  game_data_path/game_cu/out_sig0_i_184/O
                         net (fo=74, routed)          4.261    14.265    game_data_path/game_cu/D_stage_q_reg[3]_6
    SLICE_X59Y86         LUT4 (Prop_lut4_I0_O)        0.152    14.417 f  game_data_path/game_cu/out_sig0_i_152/O
                         net (fo=25, routed)          0.706    15.123    game_data_path/game_cu/D_stage_q_reg[3]_3
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.326    15.449 r  game_data_path/game_cu/out_sig0_i_136/O
                         net (fo=58, routed)          4.143    19.592    game_data_path/game_regfile/out_sig0_5
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.716 f  game_data_path/game_regfile/out_sig0__0_i_18/O
                         net (fo=1, routed)           1.192    20.908    game_data_path/game_cu/out_sig0__0_1
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  game_data_path/game_cu/out_sig0__0_i_1/O
                         net (fo=9, routed)           0.594    21.626    game_data_path/game_alu/out_sig0__0_1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    25.662 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.664    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    27.182 r  game_data_path/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.159    28.341    game_data_path/game_alu/out_sig0__1_n_104
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124    28.465 r  game_data_path/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.465    game_data_path/game_alu/i__carry_i_2__0_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.817 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.755    29.573    game_data_path/game_cu/D_score_q[19]_i_2_0[3]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.306    29.879 f  game_data_path/game_cu/D_score_q[19]_i_5/O
                         net (fo=1, routed)           1.023    30.902    game_data_path/game_cu/D_score_q[19]_i_5_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150    31.052 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.489    31.541    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.326    31.867 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          0.874    32.740    game_data_path/game_regfile/D_temp_reg1_q_reg[31]_1[19]
    SLICE_X49Y91         FDRE                                         r  game_data_path/game_regfile/D_bullet_encode_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.440   104.844    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y91         FDRE                                         r  game_data_path/game_regfile/D_bullet_encode_q_reg[19]/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X49Y91         FDRE (Setup_fdre_C_D)       -0.061   105.006    game_data_path/game_regfile/D_bullet_encode_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.006    
                         arrival time                         -32.740    
  -------------------------------------------------------------------
                         slack                                 72.265    

Slack (MET) :             72.269ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.613ns  (logic 8.614ns (31.195%)  route 18.999ns (68.805%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.542     5.126    btn_cond_right/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  btn_cond_right/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  btn_cond_right/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.833     6.415    btn_cond_right/D_ctr_q_reg[11]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.539 f  btn_cond_right/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.663     7.203    btn_cond_right/D_ctr_q[0]_i_5__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.327 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.356     8.682    btn_cond_left/D_game_fsm_q[3]_i_2
    SLICE_X42Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.806 f  btn_cond_left/out_sig0_i_196/O
                         net (fo=5, routed)           0.685     9.491    game_data_path/game_cu/out_sig0__1_23
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.615 r  game_data_path/game_cu/out_sig0_i_250/O
                         net (fo=1, routed)           0.264     9.879    game_data_path/game_cu/out_sig0_i_250_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.003 f  game_data_path/game_cu/out_sig0_i_184/O
                         net (fo=74, routed)          4.261    14.265    game_data_path/game_cu/D_stage_q_reg[3]_6
    SLICE_X59Y86         LUT4 (Prop_lut4_I0_O)        0.152    14.417 f  game_data_path/game_cu/out_sig0_i_152/O
                         net (fo=25, routed)          0.706    15.123    game_data_path/game_cu/D_stage_q_reg[3]_3
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.326    15.449 r  game_data_path/game_cu/out_sig0_i_136/O
                         net (fo=58, routed)          4.143    19.592    game_data_path/game_regfile/out_sig0_5
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.716 f  game_data_path/game_regfile/out_sig0__0_i_18/O
                         net (fo=1, routed)           1.192    20.908    game_data_path/game_cu/out_sig0__0_1
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  game_data_path/game_cu/out_sig0__0_i_1/O
                         net (fo=9, routed)           0.594    21.626    game_data_path/game_alu/out_sig0__0_1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    25.662 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.664    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    27.182 r  game_data_path/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.159    28.341    game_data_path/game_alu/out_sig0__1_n_104
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124    28.465 r  game_data_path/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.465    game_data_path/game_alu/i__carry_i_2__0_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.817 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.755    29.573    game_data_path/game_cu/D_score_q[19]_i_2_0[3]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.306    29.879 f  game_data_path/game_cu/D_score_q[19]_i_5/O
                         net (fo=1, routed)           1.023    30.902    game_data_path/game_cu/D_score_q[19]_i_5_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150    31.052 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.489    31.541    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.326    31.867 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          0.872    32.739    game_data_path/game_regfile/D_temp_reg1_q_reg[31]_1[19]
    SLICE_X48Y92         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.440   104.844    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[19]/C
                         clock pessimism              0.258   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)       -0.058   105.009    game_data_path/game_regfile/D_check_boundary_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.009    
                         arrival time                         -32.739    
  -------------------------------------------------------------------
                         slack                                 72.269    

Slack (MET) :             72.321ns  (required time - arrival time)
  Source:                 btn_cond_right/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_color_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.568ns  (logic 8.614ns (31.246%)  route 18.954ns (68.754%))
  Logic Levels:           16  (CARRY4=1 DSP48E1=2 LUT2=2 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.542     5.126    btn_cond_right/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  btn_cond_right/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  btn_cond_right/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.833     6.415    btn_cond_right/D_ctr_q_reg[11]
    SLICE_X50Y76         LUT4 (Prop_lut4_I2_O)        0.124     6.539 f  btn_cond_right/D_ctr_q[0]_i_5__0/O
                         net (fo=1, routed)           0.663     7.203    btn_cond_right/D_ctr_q[0]_i_5__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.327 f  btn_cond_right/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          1.356     8.682    btn_cond_left/D_game_fsm_q[3]_i_2
    SLICE_X42Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.806 f  btn_cond_left/out_sig0_i_196/O
                         net (fo=5, routed)           0.685     9.491    game_data_path/game_cu/out_sig0__1_23
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.615 r  game_data_path/game_cu/out_sig0_i_250/O
                         net (fo=1, routed)           0.264     9.879    game_data_path/game_cu/out_sig0_i_250_n_0
    SLICE_X47Y89         LUT3 (Prop_lut3_I2_O)        0.124    10.003 f  game_data_path/game_cu/out_sig0_i_184/O
                         net (fo=74, routed)          4.261    14.265    game_data_path/game_cu/D_stage_q_reg[3]_6
    SLICE_X59Y86         LUT4 (Prop_lut4_I0_O)        0.152    14.417 f  game_data_path/game_cu/out_sig0_i_152/O
                         net (fo=25, routed)          0.706    15.123    game_data_path/game_cu/D_stage_q_reg[3]_3
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.326    15.449 r  game_data_path/game_cu/out_sig0_i_136/O
                         net (fo=58, routed)          4.143    19.592    game_data_path/game_regfile/out_sig0_5
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    19.716 f  game_data_path/game_regfile/out_sig0__0_i_18/O
                         net (fo=1, routed)           1.192    20.908    game_data_path/game_cu/out_sig0__0_1
    SLICE_X51Y90         LUT6 (Prop_lut6_I1_O)        0.124    21.032 r  game_data_path/game_cu/out_sig0__0_i_1/O
                         net (fo=9, routed)           0.594    21.626    game_data_path/game_alu/out_sig0__0_1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    25.662 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.664    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    27.182 r  game_data_path/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.159    28.341    game_data_path/game_alu/out_sig0__1_n_104
    SLICE_X53Y91         LUT2 (Prop_lut2_I0_O)        0.124    28.465 r  game_data_path/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.465    game_data_path/game_alu/i__carry_i_2__0_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.817 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.755    29.573    game_data_path/game_cu/D_score_q[19]_i_2_0[3]
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.306    29.879 f  game_data_path/game_cu/D_score_q[19]_i_5/O
                         net (fo=1, routed)           1.023    30.902    game_data_path/game_cu/D_score_q[19]_i_5_n_0
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150    31.052 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.489    31.541    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.326    31.867 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          0.827    32.694    game_data_path/game_regfile/D_temp_reg1_q_reg[31]_1[19]
    SLICE_X51Y92         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.441   104.845    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[19]/C
                         clock pessimism              0.272   105.117    
                         clock uncertainty           -0.035   105.082    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)       -0.067   105.015    game_data_path/game_regfile/D_bullet_color_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.015    
                         arrival time                         -32.694    
  -------------------------------------------------------------------
                         slack                                 72.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.559     1.503    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game_data_path/game_regfile/D_enemy_B_data_q_reg[11]/Q
                         net (fo=3, routed)           0.128     1.772    game_data_path/ram_mode/ram/D[7]
    SLICE_X44Y86         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.826     2.016    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[7]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.072     1.589    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.206%)  route 0.104ns (35.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.554     1.498    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_data_path/ram_mode/driver/D_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.104     1.742    game_data_path/ram_mode/driver/D_ctr_q[0]
    SLICE_X48Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  game_data_path/ram_mode/driver/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    game_data_path/ram_mode/driver/D_ctr_q[1]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.822     2.011    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[1]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.092     1.603    game_data_path/ram_mode/driver/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_data_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.057%)  route 0.125ns (46.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.559     1.503    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X45Y87         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game_data_path/game_regfile/D_enemy_B_data_q_reg[16]/Q
                         net (fo=4, routed)           0.125     1.769    game_data_path/ram_mode/ram/D[0]
    SLICE_X44Y86         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.826     2.016    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X44Y86         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.046     1.563    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.554     1.498    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_data_path/ram_mode/driver/D_ctr_q_reg[3]/Q
                         net (fo=9, routed)           0.132     1.771    game_data_path/ram_mode/driver/D_ctr_q[3]
    SLICE_X49Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  game_data_path/ram_mode/driver/D_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    game_data_path/ram_mode/driver/D_ctr_q[4]_i_1_n_0
    SLICE_X49Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.822     2.011    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.091     1.602    game_data_path/ram_mode/driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.437%)  route 0.091ns (28.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.556     1.500    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X48Y80         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.091     1.719    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]_0[2]
    SLICE_X48Y80         LUT6 (Prop_lut6_I1_O)        0.099     1.818 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[4]
    SLICE_X48Y80         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.823     2.013    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X48Y80         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)         0.092     1.592    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.554     1.498    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/Q
                         net (fo=9, routed)           0.152     1.791    game_data_path/ram_mode/driver/D_ctr_q[4]
    SLICE_X48Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  game_data_path/ram_mode/driver/D_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    game_data_path/ram_mode/driver/D_ctr_q[5]_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.820     2.010    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X48Y77         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[5]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092     1.603    game_data_path/ram_mode/driver/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.681%)  route 0.174ns (48.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.560     1.504    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y84         FDSE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  game_data_path/game_regfile/D_bullet_y_q_reg[0]/Q
                         net (fo=3, routed)           0.174     1.819    game_data_path/game_regfile/M_game_regfile_player_bullet_y_out[0]
    SLICE_X48Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.864 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[4]
    SLICE_X48Y83         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.826     2.016    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[4]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.092     1.629    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.790%)  route 0.153ns (45.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.554     1.498    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/Q
                         net (fo=9, routed)           0.153     1.792    game_data_path/ram_mode/driver/D_ctr_q[4]
    SLICE_X48Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.837 r  game_data_path/ram_mode/driver/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    game_data_path/ram_mode/driver/D_ctr_q[2]_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.820     2.010    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X48Y77         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[2]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.091     1.602    game_data_path/ram_mode/driver/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.599%)  route 0.175ns (55.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.556     1.500    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[0]/Q
                         net (fo=3, routed)           0.175     1.816    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[0]
    SLICE_X44Y82         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.823     2.013    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.066     1.580    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.989%)  route 0.168ns (47.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.556     1.500    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X49Y80         FDRE                                         r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=16, routed)          0.168     1.808    game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]_0[0]
    SLICE_X48Y80         LUT5 (Prop_lut5_I1_O)        0.048     1.856 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[2]
    SLICE_X48Y80         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.823     2.013    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X48Y80         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)         0.107     1.620    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y94   btn_cond_greenshoot/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y96   btn_cond_greenshoot/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y96   btn_cond_greenshoot/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y97   btn_cond_greenshoot/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y97   btn_cond_greenshoot/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y94   btn_cond_greenshoot/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y94   btn_cond_greenshoot/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y94   btn_cond_greenshoot/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X36Y95   btn_cond_greenshoot/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y81   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y81   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y83   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y81   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y81   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/ram/read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.678ns  (logic 4.714ns (44.148%)  route 5.964ns (55.852%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.544     5.128    game_data_path/ram_mode/ram/ram/clk_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  game_data_path/ram_mode/ram/ram/read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  game_data_path/ram_mode/ram/ram/read_data_reg[0]/Q
                         net (fo=2, routed)           1.153     6.737    game_data_path/ram_mode/ram/ram/read_data_reg_n_0_[0]
    SLICE_X47Y79         LUT5 (Prop_lut5_I0_O)        0.152     6.889 f  game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.693     7.582    game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_5_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.326     7.908 f  game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.151     8.059    game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_4_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.621     8.804    game_data_path/ram_mode/driver/data
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.346    12.274    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    15.806 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    15.806    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 4.031ns (49.339%)  route 4.139ns (50.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.546     5.130    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y79         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.139     9.787    lopt_18
    K13                  OBUF (Prop_obuf_I_O)         3.513    13.300 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.300    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 4.033ns (49.764%)  route 4.072ns (50.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.546     5.130    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y79         FDRE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.072     9.720    lopt_21
    L13                  OBUF (Prop_obuf_I_O)         3.515    13.235 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.235    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.049ns  (logic 4.023ns (49.984%)  route 4.026ns (50.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.546     5.130    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y79         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.026     9.674    lopt_19
    K12                  OBUF (Prop_obuf_I_O)         3.505    13.179 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.179    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.814ns  (logic 4.056ns (51.901%)  route 3.759ns (48.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.546     5.130    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y79         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDSE (Prop_fdse_C_Q)         0.518     5.648 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.759     9.407    lopt_20
    L14                  OBUF (Prop_obuf_I_O)         3.538    12.944 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.944    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_C_active_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.845ns  (logic 3.985ns (58.220%)  route 2.860ns (41.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.621     5.205    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y85         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_active_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  game_data_path/game_regfile/D_enemy_C_active_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.860     8.521    lopt_16
    L3                   OBUF (Prop_obuf_I_O)         3.529    12.050 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    12.050    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.679ns  (logic 3.957ns (59.243%)  route 2.722ns (40.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.615     5.199    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.722     8.377    lopt_9
    K5                   OBUF (Prop_obuf_I_O)         3.501    11.878 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    11.878    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_C_active_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 3.987ns (60.080%)  route 2.649ns (39.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.613     5.197    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_active_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  game_data_path/game_regfile/D_enemy_C_active_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.649     8.302    lopt_17
    L2                   OBUF (Prop_obuf_I_O)         3.531    11.834 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    11.834    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_C_active_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.548ns  (logic 4.047ns (61.799%)  route 2.501ns (38.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.613     5.197    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_active_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  game_data_path/game_regfile/D_enemy_C_active_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.501     8.216    lopt_15
    J1                   OBUF (Prop_obuf_I_O)         3.529    11.745 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    11.745    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_C_active_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.506ns  (logic 4.040ns (62.096%)  route 2.466ns (37.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.613     5.197    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_active_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  game_data_path/game_regfile/D_enemy_C_active_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.466     8.181    lopt_13
    H1                   OBUF (Prop_obuf_I_O)         3.522    11.703 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    11.703    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.386ns (80.545%)  route 0.335ns (19.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.586     1.530    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y81         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.335     2.006    lopt_6
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.250 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.250    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.414ns (79.909%)  route 0.356ns (20.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.586     1.530    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.356     2.049    lopt_4
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.300 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.300    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.414ns (79.816%)  route 0.358ns (20.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/game_regfile/D_score_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.358     2.056    lopt_3
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.307 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.307    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.345ns (75.158%)  route 0.445ns (24.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.592     1.536    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.445     2.121    lopt_8
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.325 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.325    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.415ns (78.953%)  route 0.377ns (21.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/game_regfile/D_score_q_reg[4]/Q
                         net (fo=3, routed)           0.377     2.076    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.327 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000     3.327    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.418ns (78.174%)  route 0.396ns (21.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.586     1.530    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.396     2.090    lopt_7
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.344 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.344    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.423ns (78.429%)  route 0.391ns (21.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.586     1.530    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  game_data_path/game_regfile/D_enemy_stage_pointer_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.391     2.085    lopt_5
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.344 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.344    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.415ns (77.328%)  route 0.415ns (22.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/game_regfile/D_score_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.415     2.114    lopt_2
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.365 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.365    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.413ns (76.846%)  route 0.426ns (23.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/game_regfile/D_score_q_reg[5]/Q
                         net (fo=3, routed)           0.426     2.124    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.373 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     3.373    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.410ns (74.318%)  route 0.487ns (25.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  game_data_path/game_regfile/D_score_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.487     2.184    lopt_1
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.431 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.431    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.059ns  (logic 1.634ns (23.145%)  route 5.425ns (76.855%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.437     5.947    reset_cond/rst_n_IBUF
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.071 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.988     7.059    reset_cond/M_reset_cond_in
    SLICE_X52Y85         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.437     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y85         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 1.634ns (24.723%)  route 4.975ns (75.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.437     5.947    reset_cond/rst_n_IBUF
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.071 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.537     6.609    reset_cond/M_reset_cond_in
    SLICE_X49Y77         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.427     4.831    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 1.634ns (24.723%)  route 4.975ns (75.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.437     5.947    reset_cond/rst_n_IBUF
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.071 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.537     6.609    reset_cond/M_reset_cond_in
    SLICE_X49Y77         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.427     4.831    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 1.634ns (24.723%)  route 4.975ns (75.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.437     5.947    reset_cond/rst_n_IBUF
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124     6.071 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.537     6.609    reset_cond/M_reset_cond_in
    SLICE_X49Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.427     4.831    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.292ns  (logic 1.529ns (28.894%)  route 3.763ns (71.106%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.763     5.292    btn_cond_right/sync/D[0]
    SLICE_X48Y74         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.424     4.828    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.501ns (41.049%)  route 2.155ns (58.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.155     3.656    btn_cond_start_btn/sync/D[0]
    SLICE_X39Y90         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.433     4.837    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.623ns  (logic 1.492ns (41.182%)  route 2.131ns (58.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.131     3.623    btn_cond_greenshoot/sync/D[0]
    SLICE_X36Y91         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.434     4.838    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.367ns  (logic 1.502ns (44.605%)  route 1.865ns (55.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.865     3.367    btn_cond_left/sync/D[0]
    SLICE_X38Y90         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.433     4.837    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X38Y90         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.265ns  (logic 1.489ns (45.605%)  route 1.776ns (54.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.776     3.265    btn_cond_redshoot/sync/D[0]
    SLICE_X39Y90         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         1.433     4.837    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.257ns (24.524%)  route 0.790ns (75.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.790     1.047    btn_cond_redshoot/sync/D[0]
    SLICE_X39Y90         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.828     2.018    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.270ns (24.071%)  route 0.850ns (75.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.850     1.120    btn_cond_left/sync/D[0]
    SLICE_X38Y90         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.828     2.018    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X38Y90         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.260ns (21.511%)  route 0.948ns (78.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.948     1.208    btn_cond_greenshoot/sync/D[0]
    SLICE_X36Y91         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.828     2.018    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X36Y91         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.268ns (22.096%)  route 0.946ns (77.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.946     1.215    btn_cond_start_btn/sync/D[0]
    SLICE_X39Y90         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.828     2.018    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X39Y90         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.021ns  (logic 0.296ns (14.664%)  route 1.725ns (85.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           1.725     2.021    btn_cond_right/sync/D[0]
    SLICE_X48Y74         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.817     2.007    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.577ns  (logic 0.322ns (12.510%)  route 2.255ns (87.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.072     2.350    reset_cond/rst_n_IBUF
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.395 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.182     2.577    reset_cond/M_reset_cond_in
    SLICE_X49Y77         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.577ns  (logic 0.322ns (12.510%)  route 2.255ns (87.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.072     2.350    reset_cond/rst_n_IBUF
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.395 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.182     2.577    reset_cond/M_reset_cond_in
    SLICE_X49Y77         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.577ns  (logic 0.322ns (12.510%)  route 2.255ns (87.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.072     2.350    reset_cond/rst_n_IBUF
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.395 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.182     2.577    reset_cond/M_reset_cond_in
    SLICE_X49Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.763ns  (logic 0.322ns (11.670%)  route 2.440ns (88.330%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.072     2.350    reset_cond/rst_n_IBUF
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.395 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.368     2.763    reset_cond/M_reset_cond_in
    SLICE_X52Y85         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=742, routed)         0.829     2.019    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y85         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





