# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.6

# Delete rule output on recipe failure.
.DELETE_ON_ERROR:


#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:


# Remove some rules from gmake that .SUFFIXES does not remove.
SUFFIXES =

.SUFFIXES: .hpux_make_needs_suffix_list


# Suppress display of executed commands.
$(VERBOSE).SILENT:


# A target that is always out of date.
cmake_force:

.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake

# The command to remove a file.
RM = /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E remove -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /project/ollvm-src

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /project/ollvm-bin

# Utility rule file for ARMCommonTableGen.

# Include the progress variables for this target.
include lib/Target/ARM/CMakeFiles/ARMCommonTableGen.dir/progress.make

lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenRegisterBank.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenGlobalISel.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenRegisterInfo.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenInstrInfo.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenMCCodeEmitter.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenMCPseudoLowering.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenAsmWriter.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenAsmMatcher.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenDAGISel.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenFastISel.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenCallingConv.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenSubtargetInfo.inc
lib/Target/ARM/CMakeFiles/ARMCommonTableGen: lib/Target/ARM/ARMGenDisassemblerTables.inc


lib/Target/ARM/ARMGenRegisterBank.inc: lib/Target/ARM/ARMGenRegisterBank.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Updating ARMGenRegisterBank.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenRegisterBank.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenRegisterBank.inc

lib/Target/ARM/ARMGenGlobalISel.inc: lib/Target/ARM/ARMGenGlobalISel.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Updating ARMGenGlobalISel.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenGlobalISel.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenGlobalISel.inc

lib/Target/ARM/ARMGenRegisterInfo.inc: lib/Target/ARM/ARMGenRegisterInfo.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Updating ARMGenRegisterInfo.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenRegisterInfo.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenRegisterInfo.inc

lib/Target/ARM/ARMGenInstrInfo.inc: lib/Target/ARM/ARMGenInstrInfo.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Updating ARMGenInstrInfo.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenInstrInfo.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenInstrInfo.inc

lib/Target/ARM/ARMGenMCCodeEmitter.inc: lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_5) "Updating ARMGenMCCodeEmitter.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenMCCodeEmitter.inc

lib/Target/ARM/ARMGenMCPseudoLowering.inc: lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_6) "Updating ARMGenMCPseudoLowering.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenMCPseudoLowering.inc

lib/Target/ARM/ARMGenAsmWriter.inc: lib/Target/ARM/ARMGenAsmWriter.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_7) "Updating ARMGenAsmWriter.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenAsmWriter.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenAsmWriter.inc

lib/Target/ARM/ARMGenAsmMatcher.inc: lib/Target/ARM/ARMGenAsmMatcher.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_8) "Updating ARMGenAsmMatcher.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenAsmMatcher.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenAsmMatcher.inc

lib/Target/ARM/ARMGenDAGISel.inc: lib/Target/ARM/ARMGenDAGISel.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_9) "Updating ARMGenDAGISel.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenDAGISel.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenDAGISel.inc

lib/Target/ARM/ARMGenFastISel.inc: lib/Target/ARM/ARMGenFastISel.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_10) "Updating ARMGenFastISel.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenFastISel.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenFastISel.inc

lib/Target/ARM/ARMGenCallingConv.inc: lib/Target/ARM/ARMGenCallingConv.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_11) "Updating ARMGenCallingConv.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenCallingConv.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenCallingConv.inc

lib/Target/ARM/ARMGenSubtargetInfo.inc: lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_12) "Updating ARMGenSubtargetInfo.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenSubtargetInfo.inc

lib/Target/ARM/ARMGenDisassemblerTables.inc: lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_13) "Updating ARMGenDisassemblerTables.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && /opt/android-sdk-linux/cmake/3.6.4111459/bin/cmake -E copy_if_different /project/ollvm-bin/lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp /project/ollvm-bin/lib/Target/ARM/ARMGenDisassemblerTables.inc

lib/Target/ARM/ARMGenRegisterBank.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenRegisterBank.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_14) "Building ARMGenRegisterBank.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-register-bank -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenRegisterBank.inc.tmp

lib/Target/ARM/ARMGenGlobalISel.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenGlobalISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_15) "Building ARMGenGlobalISel.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-global-isel -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenGlobalISel.inc.tmp

lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_16) "Building ARMGenRegisterInfo.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-register-info -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenRegisterInfo.inc.tmp

lib/Target/ARM/ARMGenInstrInfo.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenInstrInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_17) "Building ARMGenInstrInfo.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-instr-info -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenInstrInfo.inc.tmp

lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_18) "Building ARMGenMCCodeEmitter.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-emitter -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp

lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_19) "Building ARMGenMCPseudoLowering.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-pseudo-lowering -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp

lib/Target/ARM/ARMGenAsmWriter.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenAsmWriter.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_20) "Building ARMGenAsmWriter.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-asm-writer -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenAsmWriter.inc.tmp

lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_21) "Building ARMGenAsmMatcher.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-asm-matcher -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenAsmMatcher.inc.tmp

lib/Target/ARM/ARMGenDAGISel.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenDAGISel.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenDAGISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_22) "Building ARMGenDAGISel.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-dag-isel -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenDAGISel.inc.tmp

lib/Target/ARM/ARMGenFastISel.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenFastISel.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenFastISel.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_23) "Building ARMGenFastISel.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-fast-isel -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenFastISel.inc.tmp

lib/Target/ARM/ARMGenCallingConv.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenCallingConv.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenCallingConv.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_24) "Building ARMGenCallingConv.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-callingconv -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenCallingConv.inc.tmp

lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_25) "Building ARMGenSubtargetInfo.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-subtarget -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp

lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: bin/llvm-tblgen
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMCallingConv.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrFormats.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrInfo.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrNEON.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrThumb2.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMInstrVFP.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterBanks.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMRegisterInfo.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMSchedule.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA57WriteRes.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA8.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleA9.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleM3.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleR52.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleSwift.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARMScheduleV6.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/CodeGen/ValueTypes.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/Attributes.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/Intrinsics.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsARM.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsBPF.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsMips.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsX86.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/IR/IntrinsicsXCore.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Option/OptParser.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/TableGen/SearchableTable.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/GenericOpcodes.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/GlobalISel/Target.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/Target.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetCallingConv.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetItinerary.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSchedule.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/include/llvm/Target/TargetSelectionDAG.td
lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: /project/ollvm-src/lib/Target/ARM/ARM.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/project/ollvm-bin/CMakeFiles --progress-num=$(CMAKE_PROGRESS_26) "Building ARMGenDisassemblerTables.inc..."
	cd /project/ollvm-bin/lib/Target/ARM && ../../../bin/llvm-tblgen -gen-disassembler -I /project/ollvm-src/lib/Target/ARM -I /project/ollvm-src/include -I /project/ollvm-src/lib/Target /project/ollvm-src/lib/Target/ARM/ARM.td -o /project/ollvm-bin/lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp

ARMCommonTableGen: lib/Target/ARM/CMakeFiles/ARMCommonTableGen
ARMCommonTableGen: lib/Target/ARM/ARMGenRegisterBank.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenGlobalISel.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenRegisterInfo.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenInstrInfo.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenMCCodeEmitter.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenMCPseudoLowering.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenAsmWriter.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenAsmMatcher.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenDAGISel.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenFastISel.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenCallingConv.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenSubtargetInfo.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenDisassemblerTables.inc
ARMCommonTableGen: lib/Target/ARM/ARMGenRegisterBank.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenGlobalISel.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenRegisterInfo.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenInstrInfo.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenAsmWriter.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenAsmMatcher.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenDAGISel.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenFastISel.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenCallingConv.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp
ARMCommonTableGen: lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp
ARMCommonTableGen: lib/Target/ARM/CMakeFiles/ARMCommonTableGen.dir/build.make

.PHONY : ARMCommonTableGen

# Rule to build all files generated by this target.
lib/Target/ARM/CMakeFiles/ARMCommonTableGen.dir/build: ARMCommonTableGen

.PHONY : lib/Target/ARM/CMakeFiles/ARMCommonTableGen.dir/build

lib/Target/ARM/CMakeFiles/ARMCommonTableGen.dir/clean:
	cd /project/ollvm-bin/lib/Target/ARM && $(CMAKE_COMMAND) -P CMakeFiles/ARMCommonTableGen.dir/cmake_clean.cmake
.PHONY : lib/Target/ARM/CMakeFiles/ARMCommonTableGen.dir/clean

lib/Target/ARM/CMakeFiles/ARMCommonTableGen.dir/depend:
	cd /project/ollvm-bin && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /project/ollvm-src /project/ollvm-src/lib/Target/ARM /project/ollvm-bin /project/ollvm-bin/lib/Target/ARM /project/ollvm-bin/lib/Target/ARM/CMakeFiles/ARMCommonTableGen.dir/DependInfo.cmake --color=$(COLOR)
.PHONY : lib/Target/ARM/CMakeFiles/ARMCommonTableGen.dir/depend

