// Seed: 3791886787
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output uwire id_2,
    output tri id_3,
    input wor id_4,
    input tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    output logic id_8,
    output supply1 id_9
);
  reg id_11;
  always @(posedge id_6) id_8 <= id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2
    , id_11,
    input uwire id_3,
    output wire id_4,
    inout tri id_5,
    input tri id_6,
    output tri0 id_7,
    input supply1 id_8,
    output logic id_9
);
  initial begin
    begin
      $display(1'd0 - id_1, 1 == 1 << id_6);
      id_9 <= 1;
    end
    $display(id_6, id_2);
    assert ({id_11, 1'd0, id_1, id_8 - 1});
  end
  module_0(
      id_2, id_3, id_7, id_7, id_8, id_1, id_11, id_4, id_9, id_11
  );
endmodule
