/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6855";
	interrupt-parent = <0x1>;
	model = "MT6855";

	__symbols__ {
		ET5904LDO17 = "/i2c@11db2000/et5904@28/regulators/ET5904LDO17";
		ET5904LDO20 = "/i2c@11ed0000/et5904@28/regulators/ET5904LDO20";
		ET5904LDO27 = "/i2c@11db2000/et5904@28/regulators/ET5904LDO27";
		ET5904LDO37 = "/i2c@11db2000/et5904@28/regulators/ET5904LDO37";
		ET5904LDO40 = "/i2c@11ed0000/et5904@28/regulators/ET5904LDO40";
		ET5904LDO47 = "/i2c@11db2000/et5904@28/regulators/ET5904LDO47";
		ET5904LDO4EN = "/odm/LDO4EN";
		ET5904LDO7EN = "/odm/LDO7EN";
		accdet = "/soc/spmi@1c804000/second_pmic@5/accdet";
		afe = "/soc/mt6855-afe-pcm@11050000";
		afe_clk = "/syscon@11050000";
		ant_det = "/ant_det";
		ap_ntc = "/thermal-zones/ap_ntc";
		apccci_mdo1 = "/soc/md_power_o1";
		apdma = "/soc/dma-controller@11300900";
		apmixedsys_clk = "/syscon@1000C000";
		atf_logger = "/atf_logger";
		aud_clk_mosi_off = "/soc/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/soc/pinctrl/aud_clk_mosi_on";
		aud_dat_miso0_off = "/soc/pinctrl/aud_dat_miso0_off";
		aud_dat_miso0_on = "/soc/pinctrl/aud_dat_miso0_on";
		aud_dat_miso1_off = "/soc/pinctrl/aud_dat_miso1_off";
		aud_dat_miso1_on = "/soc/pinctrl/aud_dat_miso1_on";
		aud_dat_miso2_off = "/soc/pinctrl/aud_dat_miso2_off";
		aud_dat_miso2_on = "/soc/pinctrl/aud_dat_miso2_on";
		aud_dat_mosi_off = "/soc/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/soc/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/soc/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/soc/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s3_off = "/soc/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/soc/pinctrl/aud_gpio_i2s3_on";
		aud_nle_mosi_off = "/soc/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/soc/pinctrl/aud_nle_mosi_on";
		aw36515 = "/soc/aw36515";
		aw36515_pins_default = "/soc/pinctrl/aw36515default";
		aw36515_pins_hwen_high = "/soc/pinctrl/aw36515hwen_high";
		aw36515_pins_hwen_low = "/soc/pinctrl/aw36515hwen_low";
		backlight_cooler = "/backlight-cooler";
		bp_thl = "/bp_thl";
		btcvsd_snd = "/soc/mtk-btcvsd-snd@18050000";
		btif = "/soc/btif@1100c000";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		cam1_legacy = "/soc/cam1_legacy@1a030000";
		cam2_legacy = "/soc/cam2_legacy@1a050000";
		cam3_legacy = "/soc/cam3_legacy@1a070000";
		camera_af_hw_node = "/soc/camera_af_hw_node";
		camera_main = "/thermal-zones/camera_main";
		camera_main_af_mtk = "/i2c@11ed2000/camera_main_af@62";
		camera_main_mtk = "/i2c@11ed2000/camera_main@10";
		camera_main_three_mtk = "/i2c@11ed3000/camera_main_three@20";
		camera_main_two = "/thermal-zones/camera_main_two";
		camera_main_two_mtk = "/i2c@11db3000/camera_main_two@5a";
		camera_pins_cam0_mclk_2ma = "/soc/pinctrl/camera_pins_cam0_mclk_2ma";
		camera_pins_cam0_mclk_4ma = "/soc/pinctrl/camera_pins_cam0_mclk_4ma";
		camera_pins_cam0_mclk_6ma = "/soc/pinctrl/camera_pins_cam0_mclk_6ma";
		camera_pins_cam0_mclk_8ma = "/soc/pinctrl/camera_pins_cam0_mclk_8ma";
		camera_pins_cam0_mclk_off = "/soc/pinctrl/camera_pins_cam0_mclk_off";
		camera_pins_cam0_rst_0 = "/soc/pinctrl/cam0@0";
		camera_pins_cam0_rst_1 = "/soc/pinctrl/cam0@1";
		camera_pins_cam0_vcamio_0 = "/soc/pinctrl/cam0@vcam0";
		camera_pins_cam0_vcamio_1 = "/soc/pinctrl/cam0@vcam1";
		camera_pins_cam1_mclk_2ma = "/soc/pinctrl/camera_pins_cam1_mclk_2ma";
		camera_pins_cam1_mclk_4ma = "/soc/pinctrl/camera_pins_cam1_mclk_4ma";
		camera_pins_cam1_mclk_6ma = "/soc/pinctrl/camera_pins_cam1_mclk_6ma";
		camera_pins_cam1_mclk_8ma = "/soc/pinctrl/camera_pins_cam1_mclk_8ma";
		camera_pins_cam1_mclk_off = "/soc/pinctrl/camera_pins_cam1_mclk_off";
		camera_pins_cam1_rst_0 = "/soc/pinctrl/cam1@0";
		camera_pins_cam1_rst_1 = "/soc/pinctrl/cam1@1";
		camera_pins_cam1_vcamio_0 = "/soc/pinctrl/cam1@vcam0";
		camera_pins_cam1_vcamio_1 = "/soc/pinctrl/cam1@vcam1";
		camera_pins_cam2_mclk_2ma = "/soc/pinctrl/camera_pins_cam2_mclk_2ma";
		camera_pins_cam2_mclk_4ma = "/soc/pinctrl/camera_pins_cam2_mclk_4ma";
		camera_pins_cam2_mclk_6ma = "/soc/pinctrl/camera_pins_cam2_mclk_6ma";
		camera_pins_cam2_mclk_8ma = "/soc/pinctrl/camera_pins_cam2_mclk_8ma";
		camera_pins_cam2_mclk_off = "/soc/pinctrl/camera_pins_cam2_mclk_off";
		camera_pins_cam2_rst_0 = "/soc/pinctrl/cam2@0";
		camera_pins_cam2_rst_1 = "/soc/pinctrl/cam2@1";
		camera_pins_cam2_vcamio_0 = "/soc/pinctrl/cam2@vcam0";
		camera_pins_cam2_vcamio_1 = "/soc/pinctrl/cam2@vcam1";
		camera_pins_cam4_mclk_2ma = "/soc/pinctrl/camera_pins_cam4_mclk_2ma";
		camera_pins_cam4_mclk_4ma = "/soc/pinctrl/camera_pins_cam4_mclk_4ma";
		camera_pins_cam4_mclk_6ma = "/soc/pinctrl/camera_pins_cam4_mclk_6ma";
		camera_pins_cam4_mclk_8ma = "/soc/pinctrl/camera_pins_cam4_mclk_8ma";
		camera_pins_cam4_mclk_off = "/soc/pinctrl/camera_pins_cam4_mclk_off";
		camera_pins_cam4_rst_0 = "/soc/pinctrl/cam4@0";
		camera_pins_cam4_rst_1 = "/soc/pinctrl/cam4@1";
		camera_pins_cam4_vcamio_0 = "/soc/pinctrl/cam4@vcam0";
		camera_pins_cam4_vcamio_1 = "/soc/pinctrl/cam4@vcam1";
		camera_pins_default = "/soc/pinctrl/camdefault";
		camera_sub = "/thermal-zones/camera_sub";
		camera_sub_mtk = "/i2c@11ed3000/camera_sub@22";
		camisp_legacy = "/soc/camisp_legacy@1a000000";
		camsv2_legacy = "/soc/camsv2_legacy@1a092000";
		camsv3_legacy = "/soc/camsv3_legacy@1a093000";
		camsv4_legacy = "/soc/camsv4_legacy@1a094000";
		camsv5_legacy = "/soc/camsv5_legacy@1a095000";
		camsv6_legacy = "/soc/camsv6_legacy@1a096000";
		camsv7_legacy = "/soc/camsv7_legacy@1a097000";
		camsys_main_clk = "/syscon@1a000000";
		camsys_rawa_clk = "/syscon@1a04f000";
		camsys_rawa_legacy = "/soc/camsys_rawa_legacy@1a04f000";
		camsys_rawb_clk = "/syscon@1a06f000";
		camsys_rawb_legacy = "/soc/camsys_rawb_legacy@1a06f000";
		camsys_rawc_legacy = "/soc/camsys_rawc_legacy@1a08f000";
		ccci_scp = "/soc/ccci_scp";
		ccifdriver = "/soc/ccifdriver@10209000";
		charger = "/charger";
		charger_cooler = "/charger-cooler";
		chosen = "/chosen";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clkitg = "/clkitg";
		clock_buffer_ctrl = "/soc/clock_buffer_ctrl";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		cm_mgr = "/cm_mgr@0c530000";
		consys = "/soc/consys@18002000";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@004";
		cpu5 = "/cpus/cpu@005";
		cpu6 = "/cpus/cpu@100";
		cpu7 = "/cpus/cpu@101";
		cpu_mcucfg = "/soc/mcusys_ao_cfg@0c530000";
		cpu_pll = "/soc/mcusys_pll1u_top@1000c000";
		cpu_power_throttling = "/cpu_power_throttling";
		cpuhvfs = "/soc/cpuhvfs@00114400";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		cqdma = "/soc/cq_dma@10212000";
		csi_efuse0 = "/soc/efuse@11c10000/csi_data0";
		csi_efuse1 = "/soc/efuse@11c10000/csi_data1";
		csi_efuse2 = "/soc/efuse@11c10000/csi_data2";
		csi_efuse3 = "/soc/efuse@11c10000/csi_data3";
		dcm = "/dcm@10001000";
		dfd_cache = "/soc/dfd_mcu@0c530000/dfd_cache";
		dfd_mcu = "/soc/dfd_mcu@0c530000";
		disable_unused = "/disable_unused";
		disp_aal0 = "/soc/disp_aal0@1400d000";
		disp_ccorr0 = "/soc/disp_ccorr0@1400a000";
		disp_color0 = "/soc/disp_color0@14009000";
		disp_dither0 = "/soc/disp_dither0@14010000";
		disp_dsc_wrap0 = "/soc/disp_dsc_wrap0@14015000";
		disp_gamma0 = "/soc/disp_gamma0@1400e000";
		disp_iommu = "/soc/iommu@1e802000";
		disp_iommu_bank1 = "/soc/iommu@1e803000";
		disp_iommu_bank2 = "/soc/iommu@1e804000";
		disp_iommu_bank3 = "/soc/iommu@1e805000";
		disp_iommu_bank4 = "/soc/iommu@1e806000";
		disp_mutex0 = "/soc/disp_mutex0@14001000";
		disp_ovl0 = "/soc/disp_ovl0@14002000";
		disp_ovl1_2l = "/soc/disp_ovl1_2l@14004000";
		disp_postmask0 = "/soc/disp_postmask0@1400f000";
		disp_pwm = "/soc/disp_pwm0@1100e000";
		disp_rdma0 = "/soc/disp_rdma0@14006000";
		disp_rsz0 = "/soc/disp_rsz0@14005000";
		disp_tdshp0 = "/soc/disp_tdshp@14007000";
		disp_ufbc_wdma = "/soc/disp_ufbc_wdma@14019000";
		disp_wdma0 = "/soc/disp_wdma0@14018000";
		dispsys_config = "/soc/dispsys_config@14000000";
		dispsys_config_clk = "/syscon@14000000";
		dpmaif = "/soc/dpmaif@10014000";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		dramc = "/soc/dramc@10230000";
		drm = "/soc/drm@1000d000";
		drm_wv = "/drm_wv";
		dsi0 = "/soc/dsi@14017000";
		dsi_te = "/soc/dsi_te";
		dvfsrc = "/soc/dvfsrc@1c00f000";
		dvfsrc_freq_opp0 = "/soc/dvfsrc@1c00f000/opp0";
		dvfsrc_freq_opp1 = "/soc/dvfsrc@1c00f000/opp1";
		dvfsrc_freq_opp2 = "/soc/dvfsrc@1c00f000/opp2";
		dvfsrc_freq_opp3 = "/soc/dvfsrc@1c00f000/opp3";
		dvfsrc_freq_opp4 = "/soc/dvfsrc@1c00f000/opp4";
		dvfsrc_freq_opp5 = "/soc/dvfsrc@1c00f000/opp5";
		dvfsrc_freq_opp6 = "/soc/dvfsrc@1c00f000/opp6";
		dvfsrc_freq_opp7 = "/soc/dvfsrc@1c00f000/opp7";
		dvfsrc_vcore = "/soc/dvfsrc@1c00f000/dvfsrc-vcore";
		eas_info = "/soc/eas_info";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		efuse = "/soc/efuse@11c10000";
		eint = "/soc/apirq@11e60000";
		emicen = "/soc/emicen@10219000";
		emichn = "/soc/emichn@10235000";
		emimpu = "/soc/emimpu@10226000";
		ext_32k = "/soc/spmi@1c804000/mt6685_mfd/mt6685_rtc/ext_32k";
		extcon_usb = "/extcon_usb";
		fg_init = "/soc/spmi@1c804000/mt6685_mfd/mt6685_rtc/fg_init";
		fg_soc = "/soc/spmi@1c804000/mt6685_mfd/mt6685_rtc/fg_soc";
		fhctl = "/soc/fhctl@1000ce00";
		firmware = "/firmware";
		flashlight_core = "/soc/flashlight_core";
		fpsgo = "/fpsgo";
		gate_ic = "/i2c@11db1000/gate_ic@11";
		gateic0 = "/soc/gateic@0";
		gce = "/soc/gce@1e980000";
		gce_m = "/soc/gce@1e990000";
		gce_m_sec = "/soc/gce_mbox_m_sec@1e990000";
		gce_sec = "/soc/gce_mbox_sec@1e980000";
		ged = "/soc/ged";
		gic = "/interrupt-controller";
		goodix_fp = "/soc/fingerprint";
		gpio = "/soc/gpio@10005000";
		gpio_usage_mapping = "/soc/gpio";
		gps = "/gps@18c00000";
		gpueb = "/soc/gpueb@13c00000";
		gpufreq = "/soc/gpufreq";
		gpufreq_wrapper = "/soc/gpufreq_wrapper";
		hvdcp20 = "/hvdcp20";
		hwrng = "/hwrng";
		i2c0 = "/i2c@11ed0000";
		i2c1 = "/i2c@11ed1000";
		i2c10 = "/i2c@11db4000";
		i2c11 = "/i2c@11280000";
		i2c2 = "/i2c@11ed2000";
		i2c3 = "/i2c@11db0000";
		i2c4 = "/i2c@11ed3000";
		i2c5 = "/i2c@11b20000";
		i2c6 = "/i2c@11db1000";
		i2c7 = "/i2c@11db2000";
		i2c8 = "/i2c@11db3000";
		i2c9 = "/i2c@11ed4000";
		imgsys1_clk = "/syscon@15020000";
		imgsys2_clk = "/syscon@15820000";
		imgsys_config = "/soc/imgsys_config@15020000";
		imp_iic_wrap0_clk = "/syscon@11281000";
		imp_iic_wrap1_clk = "/syscon@11ED5000";
		imp_iic_wrap2_clk = "/syscon@11DB5000";
		imp_iic_wrap3_clk = "/syscon@11B21000";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		infracfg_ao_clk = "/syscon@10001000";
		infracfg_rst = "/soc/infracfg@1020e000/reset-controller";
		iocfg_bl = "/soc/iocfg_bl@11d10000";
		iocfg_bm = "/soc/iocfg_bm@11d30000";
		iocfg_lb = "/soc/iocfg_lb@11b00000";
		iocfg_lm = "/soc/iocfg_lm@11b10000";
		iocfg_lt = "/soc/iocfg_lt@11e30000";
		iocfg_rb = "/soc/iocfg_rb@11c40000";
		iocfg_rm = "/soc/iocfg_rm@11eb0000";
		iocfg_rt = "/soc/iocfg_rt@11ec0000";
		ipesys_clk = "/syscon@1b000000";
		irtx_pwm = "/soc/irtx_pwm";
		kd_camera_hw1 = "/soc/kd_camera_hw1@1a004000";
		keypad = "/soc/kp@1c00e000";
		lastbus = "/lastbus";
		level_btif_rx = "/mtk_lpm/irq-remain-list/level_btif_rx";
		level_btif_tx = "/mtk_lpm/irq-remain-list/level_btif_tx";
		level_usb = "/mtk_lpm/irq-remain-list/level_usb";
		lk_charger = "/lk_charger";
		lkg = "/soc/lkg@00114400";
		lkginfo = "/soc/efuse@11c10000/lkg";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		ltepa_ntc = "/thermal-zones/ltepa_ntc";
		lvts = "/soc/lvts@10315000";
		lvts_e_data1 = "/soc/efuse@11c10000/data1";
		lvts_e_data2 = "/soc/efuse@11c10000/data2";
		main_pmic = "/soc/spmi@1c804000/pmic@4";
		masp = "/soc/masp@1c009000";
		mcupm = "/mcupm@c540000";
		mcupm_rts_header = "/met/mcupm-rts-header";
		mcusys_ctrl = "/mtk_lpm/mcusys-ctrl@0c53a000";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		md1_sim1_hot_plug_eint = "/soc/MD1_SIM1_HOT_PLUG_EINT";
		md1_sim2_hot_plug_eint = "/soc/MD1_SIM2_HOT_PLUG_EINT";
		md_auxadc = "/soc/md_auxadc";
		md_cooler = "/md-cooler";
		md_power_throttling = "/md_power_throttling";
		mddriver = "/soc/mddriver";
		mdp = "/soc/mdp@1f000000";
		mdp_aal0 = "/soc/mdp_aal0@1f007000";
		mdp_hdr0 = "/soc/mdp_hdr0@1f005000";
		mdp_mutex0 = "/soc/mdp_mutex0@1f001000";
		mdp_rdma0 = "/soc/mdp_rdma0@1f003000";
		mdp_rsz0 = "/soc/mdp_rsz0@1f009000";
		mdp_rsz2 = "/soc/mdp_rsz2@1f013000";
		mdp_tdshp0 = "/soc/mdp_tdshp0@1f00b000";
		mdp_wrot0 = "/soc/mdp_wrot0@1f00f000";
		mdp_wrot2 = "/soc/mdp_wrot2@1f015000";
		mdpm = "/mdpm";
		mdpsys1_config_clk = "/syscon@1f800000";
		mdpsys_config = "/soc/mdpsys_config@1f000000";
		mdpsys_config_clk = "/syscon@1f000000";
		memory_ssmr_features = "/memory-ssmr-features";
		met_emi = "/met/met_emi";
		mfg_pll_ctrl_clk = "/syscon@13fa0000";
		mipi_tx_config0 = "/soc/mipi_tx_config@11e50000";
		miu_kp = "/soc/miu_kp@10350000";
		miu_mpu = "/soc/miu_mpu@10352000";
		mmc0 = "/soc/mmc@11230000";
		mmc0_pins_default = "/soc/pinctrl/mmc0default";
		mmc0_pins_uhs = "/soc/pinctrl/mmc0@0";
		mmc1 = "/soc/mmc@11240000";
		mmc1_pins_default = "/soc/pinctrl/mmc1default";
		mmc1_pins_uhs = "/soc/pinctrl/mmc1@0";
		mminfra_config_clk = "/syscon@1e800000";
		mmqos = "/soc/interconnect";
		mobicore = "/mobicore";
		mrdump_ext_rst = "/mrdump_ext_rst";
		mt6363_dynamic_loading_throttling = "/soc/spmi@1c804000/pmic@4/mtk_dynamic_loading_throttling";
		mt6363_isink_load = "/soc/spmi@1c804000/pmic@4/regulators/ISINK_LOAD";
		mt6363_temp = "/mt6363_temp";
		mt6363_thermal_efuse = "/soc/spmi@1c804000/pmic@4/mt6363-efuse/mt6363_e_data";
		mt6363_va12_1 = "/soc/spmi@1c804000/pmic@4/regulators/VA12_1";
		mt6363_va12_2 = "/soc/spmi@1c804000/pmic@4/regulators/VA12_2";
		mt6363_va15 = "/soc/spmi@1c804000/pmic@4/regulators/VA15";
		mt6363_vaux18 = "/soc/spmi@1c804000/pmic@4/regulators/VAUX18";
		mt6363_vbuck1 = "/soc/spmi@1c804000/pmic@4/regulators/VBUCK1";
		mt6363_vbuck2 = "/soc/spmi@1c804000/pmic@4/regulators/VBUCK2";
		mt6363_vbuck3 = "/soc/spmi@1c804000/pmic@4/regulators/VBUCK3";
		mt6363_vbuck4 = "/soc/spmi@1c804000/pmic@4/regulators/VBUCK4";
		mt6363_vbuck5 = "/soc/spmi@1c804000/pmic@4/regulators/VBUCK5";
		mt6363_vbuck6 = "/soc/spmi@1c804000/pmic@4/regulators/VBUCK6";
		mt6363_vbuck7 = "/soc/spmi@1c804000/pmic@4/regulators/VBUCK7";
		mt6363_vcn13 = "/soc/spmi@1c804000/pmic@4/regulators/VCN13";
		mt6363_vcn15 = "/soc/spmi@1c804000/pmic@4/regulators/VCN15";
		mt6363_vemc = "/soc/spmi@1c804000/pmic@4/regulators/VEMC";
		mt6363_vio075 = "/soc/spmi@1c804000/pmic@4/regulators/VIO075";
		mt6363_vio18 = "/soc/spmi@1c804000/pmic@4/regulators/VIO18";
		mt6363_vm18 = "/soc/spmi@1c804000/pmic@4/regulators/VM18";
		mt6363_vrf09 = "/soc/spmi@1c804000/pmic@4/regulators/VRF09";
		mt6363_vrf12 = "/soc/spmi@1c804000/pmic@4/regulators/VRF12";
		mt6363_vrf13 = "/soc/spmi@1c804000/pmic@4/regulators/VRF13";
		mt6363_vrf18 = "/soc/spmi@1c804000/pmic@4/regulators/VRF18";
		mt6363_vrfio18 = "/soc/spmi@1c804000/pmic@4/regulators/VRFIO18";
		mt6363_vs1 = "/soc/spmi@1c804000/pmic@4/regulators/VS1";
		mt6363_vs2 = "/soc/spmi@1c804000/pmic@4/regulators/VS2";
		mt6363_vs3 = "/soc/spmi@1c804000/pmic@4/regulators/VS3";
		mt6363_vsram_apu = "/soc/spmi@1c804000/pmic@4/regulators/VSRAM_APU";
		mt6363_vsram_cpub = "/soc/spmi@1c804000/pmic@4/regulators/VSRAM_CPUB";
		mt6363_vsram_cpul = "/soc/spmi@1c804000/pmic@4/regulators/VSRAM_CPUL";
		mt6363_vsram_cpum = "/soc/spmi@1c804000/pmic@4/regulators/VSRAM_CPUM";
		mt6363_vsram_digrf = "/soc/spmi@1c804000/pmic@4/regulators/VSRAM_DIGRF";
		mt6363_vsram_mdfe = "/soc/spmi@1c804000/pmic@4/regulators/VSRAM_MDFE";
		mt6363_vsram_modem = "/soc/spmi@1c804000/pmic@4/regulators/VSRAM_MODEM";
		mt6363_vtref18 = "/soc/spmi@1c804000/pmic@4/regulators/VTREF18";
		mt6363_vufs12 = "/soc/spmi@1c804000/pmic@4/regulators/VUFS12";
		mt6363_vufs18 = "/soc/spmi@1c804000/pmic@4/regulators/VUFS18";
		mt6363keys = "/soc/spmi@1c804000/pmic@4/mt6363keys";
		mt6369_adc = "/soc/spmi@1c804000/second_pmic@5/mt6369-auxadc";
		mt6369_consys = "/soc/spmi@1c804000/second_pmic@5/mt6369-consys";
		mt6369_efuse = "/soc/spmi@1c804000/second_pmic@5/mt6369-efuse";
		mt6369_temp = "/mt6369_temp";
		mt6369_thermal_efuse = "/soc/spmi@1c804000/second_pmic@5/mt6369-efuse/mt6369_e_data";
		mt6369_vant18 = "/soc/spmi@1c804000/second_pmic@5/regulators/VANT18";
		mt6369_vaud28 = "/soc/spmi@1c804000/second_pmic@5/regulators/VAUD28";
		mt6369_vaux18 = "/soc/spmi@1c804000/second_pmic@5/regulators/VAUX18";
		mt6369_vbuck1 = "/soc/spmi@1c804000/second_pmic@5/regulators/VBUCK1";
		mt6369_vcn33_1 = "/soc/spmi@1c804000/second_pmic@5/regulators/VCN33_1";
		mt6369_vcn33_2 = "/soc/spmi@1c804000/second_pmic@5/regulators/VCN33_2";
		mt6369_vdigrf = "/soc/spmi@1c804000/second_pmic@5/regulators/VDIGRF";
		mt6369_vefuse = "/soc/spmi@1c804000/second_pmic@5/regulators/VEFUSE";
		mt6369_vfp = "/soc/spmi@1c804000/second_pmic@5/regulators/VFP";
		mt6369_vibr = "/soc/spmi@1c804000/second_pmic@5/regulators/VIBR";
		mt6369_vio28 = "/soc/spmi@1c804000/second_pmic@5/regulators/VIO28";
		mt6369_vmc = "/soc/spmi@1c804000/second_pmic@5/regulators/VMC";
		mt6369_vmch = "/soc/spmi@1c804000/second_pmic@5/regulators/VMCH";
		mt6369_vmch_eint_high = "/soc/spmi@1c804000/second_pmic@5/regulators/VMCH_EINT_HIGH";
		mt6369_vmch_eint_low = "/soc/spmi@1c804000/second_pmic@5/regulators/VMCH_EINT_LOW";
		mt6369_vsram_core = "/soc/spmi@1c804000/second_pmic@5/regulators/VSRAM_CORE";
		mt6369_vtp = "/soc/spmi@1c804000/second_pmic@5/regulators/VTP";
		mt6369_vusb = "/soc/spmi@1c804000/second_pmic@5/regulators/VUSB";
		mt6369codec = "/soc/spmi@1c804000/second_pmic@5/mt6369codec";
		mt6375 = "/i2c@11b20000/mt6375@34";
		mt6375_adc = "/i2c@11b20000/mt6375@34/adc";
		mt6375_auxadc = "/i2c@11b20000/mt6375@34/auxadc";
		mt6375_batoc_throttle = "/i2c@11b20000/mt6375@34/mtk_battery_oc_throttling";
		mt6375_chg = "/i2c@11b20000/mt6375@34/chg";
		mt6375_otg_vbus = "/i2c@11b20000/mt6375@34/chg/otg";
		mt6375_typec = "/i2c@11b20000/mt6375@34/tcpc";
		mt6685 = "/soc/spmi@1c804000/mt6685_mfd";
		mt6685_audclk = "/soc/spmi@1c804000/mt6685_mfd/mt6685_audclk";
		mt6685_clock_buffer = "/soc/spmi@1c804000/mt6685_mfd/mt6685_clock_buffer";
		mt6685_consys = "/soc/spmi@1c804000/mt6685_mfd/mt6685_consys";
		mt6685_rtc = "/soc/spmi@1c804000/mt6685_mfd/mt6685_rtc";
		mtee = "/mtee_svp/MTEE";
		mtee_svp = "/mtee_svp";
		mtk_camera_eeprom0 = "/i2c@11ed2000/camera_eeprom0@50";
		mtk_camera_eeprom1 = "/i2c@11ed3000/camera_eeprom1@31";
		mtk_composite_v4l2_1 = "/soc/mtk_composite_v4l2_1";
		mtk_ctd = "/soc/mtk_ctd";
		mtk_dmabufheap_debug0 = "/soc/dmaheap_test0";
		mtk_dmabufheap_debug1 = "/soc/dmaheap_test1";
		mtk_gauge = "/i2c@11b20000/mt6375@34/mtk_gauge";
		mtk_leds = "/soc/mtk_leds";
		mtk_lpm = "/mtk_lpm";
		mtk_ssc = "/mtk_ssc@1c01f000";
		mtkfb = "/soc/mtkfb@0";
		musb_drd_switch = "/soc/usb0@11210000/port/endpoint@0";
		mutt_pa1 = "/md-cooler/pa1/mutt-pa1";
		mutt_pa2 = "/md-cooler/pa2/mutt-pa2";
		nrpa_ntc = "/thermal-zones/nrpa_ntc";
		odm = "/odm";
		opp_table_cam = "/soc/opp-table-cam";
		opp_table_disp0 = "/soc/opp-table-disp0";
		opp_table_img = "/soc/opp-table-img";
		opp_table_ipe = "/soc/opp-table-ipe";
		opp_table_mdp0 = "/soc/opp-table-mdp0";
		opp_table_mminfra = "/soc/opp-table-mminfra";
		opp_table_vdec = "/soc/opp-table-vdec";
		opp_table_venc = "/soc/opp-table-venc";
		pa1 = "/md-cooler/pa1";
		pa2 = "/md-cooler/pa2";
		pbm = "/pbm";
		pd_adapter = "/soc/pd_adapter";
		pda = "/pda@1a0b0000";
		pdc = "/pdc";
		pe = "/pe";
		pe2 = "/pe2";
		pe45 = "/pe45";
		pe5 = "/pe5";
		performance = "/soc/performance-controller@0011bc00";
		pericfg_ao_clk = "/syscon@11036000";
		pio = "/soc/pinctrl";
		pmic_adc = "/soc/spmi@1c804000/pmic@4/mt6363-auxadc";
		qos = "/qos@0011bb00";
		radio_md_cfg = "/soc/radio_md_cfg";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_cpu_buck_ldo = "/mtk_lpm/constraint-list/rc_cpu_buck_ldo";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		regulator_vibrator = "/soc/regulator_vibrator";
		reserved_memory = "/reserved-memory";
		rgx = "/soc/rgx@13000000";
		rt5133 = "/i2c@11b20000/rt5133@18";
		rt5133_eint = "/odm/rt5133_eint";
		rt5133_gpio1 = "/odm/rt5133-gpio1";
		rt5133_gpio2 = "/odm/rt5133-gpio2";
		rt5133_gpio3 = "/odm/rt5133-gpio3";
		rt5133_ldo1 = "/i2c@11b20000/rt5133@18/regulators/LDO1";
		rt5133_ldo2 = "/i2c@11b20000/rt5133@18/regulators/LDO2";
		rt5133_ldo3 = "/i2c@11b20000/rt5133@18/regulators/LDO3";
		rt5133_ldo4 = "/i2c@11b20000/rt5133@18/regulators/LDO4";
		rt5133_ldo5 = "/i2c@11b20000/rt5133@18/regulators/LDO5";
		rt5133_ldo6 = "/i2c@11b20000/rt5133@18/regulators/LDO6";
		rt5133_ldo7 = "/i2c@11b20000/rt5133@18/regulators/LDO7";
		rt5133_ldo8 = "/i2c@11b20000/rt5133@18/regulators/LDO8";
		s2idle = "/cpus/idle-states/s2idle";
		scg_off_pa2 = "/md-cooler/pa2/scg-off-pa2";
		scmi = "/firmware/scmi";
		scmi_rx_shmem = "/ssram2@1c360000/tiny_mbox@1";
		scmi_tinysys = "/firmware/scmi/protocol@80";
		scmi_tx_shmem = "/ssram1@1c350000/tiny_mbox@0";
		scp = "/soc/scp@1c700000";
		scp_audio_mbox = "/soc/scp_audio_mbox";
		scp_clk_ctrl = "/soc/scp_clk_ctrl@1c721000";
		scp_gpio = "/soc/scp_gpio@10005000";
		scp_infra = "/soc/scp_infra@10001000";
		scpsys = "/power-controller@1C001000";
		seninf_n3d_top = "/soc/seninf_n3d_top@1a004000";
		seninf_top = "/soc/seninf_top@1a004000";
		smart_pa = "/soc/smart_pa";
		smi_cam_mm_subcommon0 = "/soc/smi_cam_sub_comm0@1a00d000";
		smi_cam_mm_subcommon2 = "/soc/smi_cam_sub_comm2@1a00c000";
		smi_disp_common = "/soc/smi_disp_comm@1e801000";
		smi_img_subcommon = "/soc/smi_img_subcommon@1502f000";
		smi_infra_disp_subcommon0 = "/soc/smi_infra_disp_subcomm0@1e807000";
		smi_infra_disp_subcommon1 = "/soc/smi_infra_disp_subcomm1@1e808000";
		smi_ipe_subcommon = "/soc/smi_ipe_subcommon@1b00e000";
		smi_larb0 = "/soc/smi_larb0@14021000";
		smi_larb1 = "/soc/smi_larb1@14022000";
		smi_larb11 = "/soc/smi_larb11@1582e000";
		smi_larb13 = "/soc/smi_larb13@1a001000";
		smi_larb14 = "/soc/smi_larb14@1a002000";
		smi_larb16 = "/soc/smi_larb16@1a00f000";
		smi_larb17 = "/soc/smi_larb17@1a010000";
		smi_larb2 = "/soc/smi_larb2@1f002000";
		smi_larb20 = "/soc/smi_larb20@1b00f000";
		smi_larb4 = "/soc/smi_larb4@1602e000";
		smi_larb7 = "/soc/smi_larb7@17010000";
		smi_larb9 = "/soc/smi_larb9@1502e000";
		smi_mdp_subcommon0 = "/soc/smi_mdp_sub_comm0@1e809000";
		smi_mdp_subcommon1 = "/soc/smi_mdp_sub_comm1@1e80a000";
		smi_pd_cam_main = "/soc/smi_pd_cam_main";
		smi_pd_cam_suba = "/soc/smi_pd_cam_suba";
		smi_pd_cam_subb = "/soc/smi_pd_cam_subb";
		smi_pd_dip1 = "/soc/smi_pd_dip1";
		smi_pd_disp = "/soc/smi_pd_disp";
		smi_pd_isp_main = "/soc/smi_pd_isp_main";
		snd_scp_audio = "/soc/snd_scp_audio";
		snd_scp_ultra = "/soc/snd_scp_ultra";
		soc_max_crit = "/thermal-zones/soc_max/trips/soc_max_crit@0";
		sound = "/soc/sound";
		spi0 = "/soc/spi0@11010000";
		spi1 = "/soc/spi1@11011000";
		spi2 = "/soc/spi2@11012000";
		spi3 = "/soc/spi3@11013000";
		spi4 = "/soc/spi4@11014000";
		spi5 = "/soc/spi5@11015000";
		spi6 = "/soc/spi6@11016000";
		spi7 = "/soc/spi7@11017000";
		spm_cond_cg = "/mtk_lpm/spm-cond-list/spm_cond_cg";
		spm_cond_pll = "/mtk_lpm/spm-cond-list/spm_cond_pll";
		spmi = "/soc/spmi@1c804000";
		spmi_pmif_mpu = "/soc/spmi_pmif_mpu@1c804900";
		srclken_rc = "/soc/srclken-rc@1c00d000";
		ssheap_cma_mem = "/reserved-memory/ssheap-reserved-cma_memory";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		sspm = "/sspm@1c340000";
		sspm_rts_header = "/met/sspm-rts-header";
		subpmic_pmu_eint = "/soc/subpmic_pmu_eint";
		svp = "/mtee_svp/SecureVideoPath";
		swpm = "/swpm";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		system_bus = "/cpus/idle-states/system_bus";
		system_mem = "/cpus/idle-states/system_mem";
		system_pll = "/cpus/idle-states/system_pll";
		systimer = "/soc/systimer@1c011000";
		tboard_thermistor1 = "/thermal-ntc1";
		tboard_thermistor2 = "/thermal-ntc2";
		tboard_thermistor3 = "/thermal-ntc3";
		tboard_thermistor4 = "/thermal-ntc4";
		tboard_thermistor5 = "/thermal-ntc5";
		tboard_thermistor6 = "/thermal-ntc6";
		tc30 = "/tc30";
		therm_intf = "/therm_intf@00114000";
		thermal_zones = "/thermal-zones";
		timer = "/timer";
		tinysys_mbox = "/tinysys_mbox@1c351000";
		topckgen_clk = "/syscon@10000000";
		touch = "/touch";
		tran_sensor_cust = "/soc/tran_sensor_cust";
		tscharger_ntc = "/thermal-zones/tscharger_ntc";
		tx_pwr_pa1 = "/md-cooler/pa1/tx-pwr-pa1";
		tx_pwr_pa2 = "/md-cooler/pa2/tx-pwr-pa2";
		u2_phy_data = "/soc/efuse@11c10000/u2_phy_data";
		u2phy0 = "/soc/usb-phy@11e40000";
		u2port0 = "/soc/usb-phy@11e40000/usb-phy@11e40000";
		u3_phy_data = "/soc/efuse@11c10000/u3_phy_data";
		u3fpgaphy = "/soc/usb-phy";
		u3fpgaport0 = "/soc/usb-phy/usb-phy@0";
		uart0 = "/soc/serial@11001000";
		uart1 = "/soc/serial@11002000";
		ufs_ao_cfg = "/soc/ufs_ao_cfg@112b8000";
		ufs_pdn_cfg = "/soc/ufs_pdn_cfg@112bc000";
		ufsaocfg_rst = "/soc/ufs_ao_cfg@112b8000/reset-controller";
		ufshci = "/soc/ufshci@112b0000";
		ufspdncfg_rst = "/soc/ufs_pdn_cfg@112bc000/reset-controller";
		ulposc = "/clocks/ulposc";
		usb = "/soc/usb0@11210000";
		usb_boost = "/soc/usb_boost_manager";
		usb_meta = "/soc/usb_meta";
		usb_role = "/extcon_usb/port/endpoint@0";
		utos = "/utos";
		vcp = "/soc/vcp@1ec00000";
		vcu = "/soc/vcu@16000000";
		vdec_fmt = "/soc/vdec_fmt@16080000";
		vdec_gcon_base_clk = "/syscon@1602f000";
		venc_gcon_clk = "/syscon@17000000";
		vlp_cksys_clk = "/syscon@1C013000";
		vlpcfg_bus_clk = "/syscon@1C00C000";
		vow_clk_miso_off = "/soc/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/soc/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/soc/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/soc/pinctrl/vow_dat_miso_on";
		vs1pmic = "/odm/vs1pmic";
		vs2pmu = "/odm/vs2pmu";
		watchdog = "/soc/watchdog@1c007000";
		wifi = "/soc/wifi@18000000";
	};

	aliases {
		aal0 = "/soc/disp_aal0@1400d000";
		ccorr0 = "/soc/disp_ccorr0@1400a000";
		color0 = "/soc/disp_color0@14009000";
		dither0 = "/soc/disp_dither0@14010000";
		dsc0 = "/soc/disp_dsc_wrap0@14015000";
		dsi0 = "/soc/dsi@14017000";
		gamma0 = "/soc/disp_gamma0@1400e000";
		i2c0 = "/i2c@11ed0000";
		i2c1 = "/i2c@11ed1000";
		i2c10 = "/i2c@11db4000";
		i2c11 = "/i2c@11280000";
		i2c2 = "/i2c@11ed2000";
		i2c3 = "/i2c@11db0000";
		i2c4 = "/i2c@11ed3000";
		i2c5 = "/i2c@11b20000";
		i2c6 = "/i2c@11db1000";
		i2c7 = "/i2c@11db2000";
		i2c8 = "/i2c@11db3000";
		i2c9 = "/i2c@11ed4000";
		mtksmmu0 = "/soc/iommu@1e802000";
		ovl0 = "/soc/disp_ovl0@14002000";
		ovl4 = "/soc/disp_ovl1_2l@14004000";
		postmask0 = "/soc/disp_postmask0@1400f000";
		rdma0 = "/soc/disp_rdma0@14006000";
		rsz0 = "/soc/disp_rsz0@14005000";
		tdshp0 = "/soc/disp_tdshp@14007000";
		wdma0 = "/soc/disp_wdma0@14018000";
	};

	ant_det {
		compatible = "tinno,ant_det";
		phandle = <0x11a>;
		status = "okay";
		tinno,ant-det-gpio = <0x17 0x39 0x0>;
	};

	atf_logger {
		compatible = "mediatek,tfa_debug";
		phandle = <0x115>;
	};

	backlight-cooler {
		#cooling-cells = <0x2>;
		backlight-names = "lcd-backlight";
		compatible = "mediatek,backlight-cooler";
		phandle = <0x14c>;
	};

	bp_thl {
		compatible = "mediatek,mtk-bp-thl";
		phandle = <0x15b>;
		soc_limit = <0xf>;
		soc_limit_ext = <0x14>;
		soc_limit_ext_release = <0x19>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		algorithm_name = "Basic";
		battery_cv = <0x426030>;
		bootmode = <0x24>;
		charger = <0x27>;
		charger_configuration = <0x0>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		enable_dynamic_mivr;
		enable_fast_charging_indicator;
		enable_min_charge_temp;
		enable_vbat_mon = <0x1>;
		gauge = <0x2b>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0x632ea0>;
		max_dmivr_charger_current = <0x1b7740>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		phandle = <0x228>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
	};

	charger-cooler {
		#cooling-cells = <0x2>;
		compatible = "mediatek,mt6375-charger-cooler";
		phandle = <0x14b>;
	};

	chosen {
		bootargs = "console=tty0  root=/dev/ram \t\t\t    loglevel=8 \t\t\t    8250.nr_uarts=4 \t\t\t    androidboot.hardware=mt6855 \t\t\t    initcall_debug=1 transparent_hugepage=never \t\t\t    vmalloc=400M swiotlb=noforce allow_file_spec_access \t\t\t    firmware_class.path=/vendor/firmware pelt=8 \t\t\t    loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		mkp,policy = <0x1fff5>;
		phandle = <0x24>;
	};

	clkchk {
		compatible = "mediatek,mt6855-clkchk";
	};

	clkitg {
		compatible = "simple-bus";
		phandle = <0x111>;
		status = "okay";

		bring-up {
			clocks = <0x2 0x0 0x2 0x1 0x2 0x2 0x2 0x3 0x2 0x18 0x2 0x19 0x2 0x21 0x2 0x29 0x2 0x2e 0x2 0x2f 0x2 0x30 0x2 0x31 0x2 0x32 0x2 0x34 0x3 0x0 0x3 0x1 0x3 0x2 0x3 0x4 0x3 0x5 0x3 0x6 0x3 0x7 0x3 0x8 0x3 0xa 0x3 0xb 0x3 0xc 0x3 0xd 0x3 0xe 0x3 0xf 0x3 0x10 0x3 0x11 0x3 0x12 0x3 0x13 0x3 0x15 0x3 0x16 0x3 0x17 0x3 0x18 0x3 0x19 0x3 0x1a 0x4 0x0 0x4 0x1 0x4 0x2 0x4 0x3 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x7 0x4 0x8 0x4 0x9 0x4 0xa 0x4 0xb 0x4 0xc 0x4 0xd>;
			compatible = "mediatek,clk-bring-up";
		};
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x92>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x6f>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0x113>;
		};

		ulposc {
			#clock-cells = <0x0>;
			clock-frequency = <0xf7f4900>;
			compatible = "fixed-clock";
			phandle = <0x114>;
		};
	};

	cm_mgr@0c530000 {
		cm_mgr,cp_down = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm_mgr,cp_up = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm_mgr,dt_down = <0x3 0x0 0x0 0x0 0x0 0x0 0x0>;
		cm_mgr,dt_up = <0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		cm_mgr,vp_down = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		cm_mgr,vp_up = <0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		compatible = "mediatek,mt6855-cm_mgr";
		cpu_power_bcpu_weight_max = <0x64>;
		cpu_power_bcpu_weight_min = <0x64>;
		interconnect-names = "cm-perf-bw";
		interconnects = <0xc 0x1 0xc 0x0>;
		phandle = <0x15f>;
		reg = <0x0 0xc530000 0x0 0x9000>;
		reg-names = "cm_mgr_base";
		required-opps = <0xd 0x55 0x56 0x57 0x58 0x59 0x5a 0x5b>;
		use_bcpu_weight = "enable";
	};

	cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat_cpu_limit = <0xdbba0 0xdbba0 0x13d620>;
		oc_cpu_limit = <0xdbba0 0xdbba0 0x13d620>;
		phandle = <0x159>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x37>;
				};

				core1 {
					cpu = <0x38>;
				};

				core2 {
					cpu = <0x39>;
				};

				core3 {
					cpu = <0x3a>;
				};

				core4 {
					cpu = <0x3b>;
				};

				core5 {
					cpu = <0x3c>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x3d>;
				};

				core1 {
					cpu = <0x3e>;
				};
			};
		};

		cpu@000 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x197>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x30 0x31 0x32 0x33 0x34 0x35>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2f 0x0>;
			phandle = <0x37>;
			reg = <0x0>;
		};

		cpu@001 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x197>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x30 0x31 0x32 0x33 0x34 0x35>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2f 0x0>;
			phandle = <0x38>;
			reg = <0x100>;
		};

		cpu@002 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x197>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x30 0x31 0x32 0x33 0x34 0x35>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2f 0x0>;
			phandle = <0x39>;
			reg = <0x200>;
		};

		cpu@003 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x197>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x30 0x31 0x32 0x33 0x34 0x35>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2f 0x0>;
			phandle = <0x3a>;
			reg = <0x300>;
		};

		cpu@004 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x197>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x30 0x31 0x32 0x33 0x34 0x35>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2f 0x0>;
			phandle = <0x3b>;
			reg = <0x400>;
		};

		cpu@005 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x197>;
			clock-frequency = <0x77359400>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x30 0x31 0x32 0x33 0x34 0x35>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2f 0x0>;
			phandle = <0x3c>;
			reg = <0x500>;
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0x83215600>;
			compatible = "arm,cortex-a78";
			cpu-idle-states = <0x36 0x31 0x32 0x33 0x34 0x35>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2f 0x1>;
			phandle = <0x3d>;
			reg = <0x600>;
		};

		cpu@101 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			clock-frequency = <0x83215600>;
			compatible = "arm,cortex-a78";
			cpu-idle-states = <0x36 0x31 0x32 0x33 0x34 0x35>;
			device_type = "cpu";
			enable-method = "psci";
			performance-domains = <0x2f 0x1>;
			phandle = <0x3e>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff_b {
				arm,psci-suspend-param = <0x1010102>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x76c>;
				phandle = <0x13b>;
			};

			clusteroff_l {
				arm,psci-suspend-param = <0x1010101>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x834>;
				phandle = <0x13a>;
			};

			cpuoff_b {
				arm,psci-suspend-param = <0x10002>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x578>;
				phandle = <0x36>;
			};

			cpuoff_l {
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x640>;
				phandle = <0x30>;
			};

			mcusysoff {
				arm,psci-suspend-param = <0x1010701>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x1c2>;
				exit-latency-us = <0x258>;
				local-timer-stop;
				min-residency-us = <0xfa0>;
				phandle = <0x31>;
			};

			s2idle {
				arm,psci-suspend-param = <0x1011f01>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2710>;
				exit-latency-us = <0x2710>;
				local-timer-stop;
				min-residency-us = <0xffffffff>;
				phandle = <0x35>;
			};

			system_bus {
				arm,psci-suspend-param = <0x1010f03>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x514>;
				exit-latency-us = <0xaf0>;
				local-timer-stop;
				min-residency-us = <0xfa0>;
				phandle = <0x34>;
			};

			system_mem {
				arm,psci-suspend-param = <0x1010f01>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x2bc>;
				exit-latency-us = <0x352>;
				local-timer-stop;
				min-residency-us = <0xfa0>;
				phandle = <0x32>;
			};

			system_pll {
				arm,psci-suspend-param = <0x1010f02>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3b6>;
				local-timer-stop;
				min-residency-us = <0xfa0>;
				phandle = <0x33>;
			};
		};
	};

	dcm@10001000 {
		compatible = "mediatek,mt6855-dcm";
		phandle = <0x116>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10022000 0x0 0x1000 0x0 0x10270000 0x0 0x1000 0x0 0x11035000 0x0 0x1000 0x0 0x1c017000 0x0 0x1000 0x0 0xc538000 0x0 0x5000 0x0 0xc53a800 0x0 0x1000>;
		reg-names = "infracfg_ao", "infra_ao_bcrm", "infracfg_ao_mem", "peri_ao_bcrm", "vlp_ao_bcrm", "mp_cpusys_top", "cpccfg_reg";
	};

	disable_unused {
		compatible = "simple-bus";
		phandle = <0x112>;
		status = "okay";

		disable-unused-clk-apmixedsys {
			clocks = <0xa 0x0 0xa 0x1 0xa 0x2 0xa 0x3 0xa 0x4 0xa 0x5 0xa 0x6 0xa 0x7 0xa 0x8 0xa 0x9 0xa 0xa 0xa 0xb 0xa 0xc>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-imp_iic_wrap {
			clocks = <0x6 0x0 0x7 0x4 0x7 0x0 0x7 0x1 0x7 0x2 0x7 0x3 0x8 0x0 0x8 0x1 0x8 0x2 0x8 0x3 0x8 0x4 0x9 0x0>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-infracfg_ao {
			clocks = <0x3 0x0 0x3 0x3 0x3 0x4 0x3 0x5 0x3 0x6 0x3 0x8 0x3 0x9 0x3 0xc 0x3 0xd 0x3 0xf 0x3 0x10 0x3 0x11 0x3 0x14 0x3 0x16 0x3 0x18 0x3 0x19>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-pericfg_ao {
			clocks = <0x5 0x0 0x5 0x1 0x5 0x2 0x5 0x3 0x5 0x4 0x5 0x5 0x5 0x6 0x5 0x7 0x5 0x8 0x5 0x9 0x5 0xa 0x5 0xb 0x5 0xc 0x5 0xd 0x5 0xe 0x5 0xf 0x5 0x10 0x5 0x11 0x5 0x12 0x5 0x13 0x5 0x14 0x5 0x15 0x5 0x16 0x5 0x17 0x5 0x18 0x5 0x19 0x5 0x1a 0x5 0x1b 0x5 0x1c 0x5 0x1d 0x5 0x1e 0x5 0x1f 0x5 0x20>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-topckgen {
			clocks = <0x2 0x45 0x2 0x46 0x2 0x47 0x2 0x48 0x2 0x49 0x2 0x4a 0x2 0x4b 0x2 0x4c 0x2 0x4d 0x2 0x4e 0x2 0x4f 0x2 0x4 0x2 0x5 0x2 0x6 0x2 0x7 0x2 0x8 0x2 0x9 0x2 0xa 0x2 0xb 0x2 0xc 0x2 0xd 0x2 0xf 0x2 0x10 0x2 0x11 0x2 0x12 0x2 0x13 0x2 0x14 0x2 0x15 0x2 0x16 0x2 0x17 0x2 0x19 0x2 0x1a 0x2 0x1b 0x2 0x1c 0x2 0x1d 0x2 0x1e 0x2 0x1f 0x2 0x20 0x2 0x22 0x2 0x23 0x2 0x24 0x2 0x25 0x2 0x26 0x2 0x27 0x2 0x28 0x2 0x2a 0x2 0x2b 0x2 0x2c 0x2 0x2d 0x2 0x33 0x2 0x36 0x2 0x37 0x2 0x38 0x2 0x39 0x2 0x3a 0x2 0x3b 0x2 0x3c 0x2 0x3d 0x2 0x3e 0x2 0x3f 0x2 0x40 0x2 0x41 0x2 0x42 0x2 0x43 0x2 0x44>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-clk-vlp_cksys {
			clocks = <0x4 0x0>;
			compatible = "mediatek,clk-disable-unused";
		};

		disable-unused-pd-audio {
			#set-syscore-device;
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0x3>;
		};

		disable-unused-pd-cam_main {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0x9>;
		};

		disable-unused-pd-cam_suba {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0xa>;
		};

		disable-unused-pd-cam_subb {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0xb>;
		};

		disable-unused-pd-csi_rx {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0xf>;
		};

		disable-unused-pd-disp {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0xc>;
		};

		disable-unused-pd-isp_dip1 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0x5>;
		};

		disable-unused-pd-isp_ipe {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0x6>;
		};

		disable-unused-pd-isp_main {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0x4>;
		};

		disable-unused-pd-mm_infra {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0xd>;
		};

		disable-unused-pd-mm_proc_dormant {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0xe>;
		};

		disable-unused-pd-ufs0_shutdown {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0x2>;
		};

		disable-unused-pd-vde0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0x7>;
		};

		disable-unused-pd-ven0 {
			compatible = "mediatek,scpsys-disable-unused";
			power-domains = <0xb 0x8>;
		};
	};

	drm_wv {
		compatible = "mediatek,drm_wv";
		phandle = <0x231>;
		status = "okay";
	};

	extcon_usb {
		charger = <0x27>;
		compatible = "mediatek,extcon-usb";
		mediatek,bypss-typec-sink = <0x1>;
		mediatek,u2;
		phandle = <0x16c>;
		tcpc = "type_c_port0";
		vbus-current = <0x1b7740>;
		vbus-supply = <0x5e>;
		vbus-voltage = <0x4c4b40>;

		port {

			endpoint@0 {
				phandle = <0xfb>;
				remote-endpoint = <0x5f>;
			};
		};
	};

	firmware {
		phandle = <0x13e>;

		scmi {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "arm,scmi";
			mbox-names = "tx", "rx";
			mboxes = <0x3f 0x0 0x3f 0x1>;
			phandle = <0x13f>;
			shmem = <0x40 0x41>;

			protocol@80 {
				phandle = <0x140>;
				reg = <0x80>;
				scmi_apmcupm = <0xc>;
				scmi_cm = <0x9>;
				scmi_gpupm = <0x6>;
				scmi_met = <0x3>;
				scmi_mminfra = <0xd>;
				scmi_plt = <0x7>;
				scmi_pmic = <0x2>;
				scmi_qos = <0x1>;
				scmi_slbc = <0xa>;
				scmi_smi = <0x8>;
				scmi_ssc = <0xb>;
			};
		};
	};

	fpsgo {
		compatible = "mediatek,fpsgo";
		fbt_cpu_mask = <0xff 0xc0 0x3f 0x3f>;
		gcc_enable = <0x1>;
		interconnect-names = "fpsgo-perf-bw";
		interconnects = <0xc 0x1 0xc 0x0>;
		phandle = <0x117>;
		required-opps = <0xd>;
		sbe_resceue_enable = <0x1>;
	};

	gps@18c00000 {
		compatible = "mediatek,gps";
		emi-domain-ap = <0x0>;
		emi-domain-conn = <0x2>;
		emi-offset = <0x400000>;
		emi-region = <0x1d>;
		emi-size = <0xfffff>;
		phandle = <0x229>;
	};

	hvdcp20 {
		compatible = "mediatek,charger,hvdcp20";
		gauge = <0x2b>;
		phandle = <0x224>;
	};

	hwrng {
		compatible = "arm,sec-rng";
		method-fid = [02 6a];
		methods = "smc";
		phandle = <0x15d>;
		quality = [03 84];
	};

	i2c@11280000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x6 0x0 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x19b 0x4 0x0>;
		phandle = <0x138>;
		reg = <0x0 0x11280000 0x0 0x1000 0x0 0x11300880 0x0 0x80>;
	};

	i2c@11b20000 {
		clock-div = <0x1>;
		clock-frequency = <0xf4240>;
		clock-names = "main", "dma";
		clocks = <0x9 0x0 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x195 0x4 0x0>;
		phandle = <0x128>;
		reg = <0x0 0x11b20000 0x0 0x1000 0x0 0x11300400 0x0 0x80>;

		mt6375@34 {
			#interrupt-cells = <0x1>;
			compatible = "mediatek,mt6375";
			interrupt-controller;
			interrupt-parent = <0x17>;
			interrupts = <0x7 0x8>;
			phandle = <0x2a>;
			reg = <0x34>;
			status = "okay";
			wakeup-source;

			adc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6375-adc";
				interrupt-names = "adc_donei";
				interrupts = <0x2c>;
				phandle = <0x22>;
			};

			auxadc {
				#interrupt-cells = <0x1>;
				#io-channel-cells = <0x1>;
				charger = <0x27>;
				compatible = "mediatek,pmic-auxadc", "mediatek,mt6375-auxadc";
				interrupt-controller;
				interrupts = <0x68>;
				io-channel-names = "chg_vbat", "auxadc_vbat";
				io-channels = <0x22 0x4 0x28 0x5>;
				isink_load-supply = <0x29>;
				phandle = <0x28>;

				imix_r {
					val = <0x5a>;
				};
			};

			chg {
				aicr = <0x1f4>;
				bc12_sel = <0x23>;
				boot_mode = <0x24>;
				chg_name = "primary_chg";
				chg_tmr = <0xa>;
				chg_tmr_en;
				compatible = "mediatek,mt6375-chg";
				cv = <0x1068>;
				dcdt_sel = <0x258>;
				ichg = <0x7d0>;
				ieoc = <0x96>;
				interrupt-names = "fl_pwr_rdy", "fl_detach", "fl_vbus_ov", "fl_chg_tout", "fl_wdt", "fl_bc12_dn", "fl_aicc_done", "fl_pe_done", "fl_batpro_done", "adc_vbat_mon_ov";
				interrupts = <0x0 0x1 0x8 0xb 0x17 0x1f 0x12 0x13 0x1b 0x2b>;
				io-channels = <0x22 0x1 0x22 0x3 0x22 0x4 0x22 0x5 0x22 0x6 0x22 0x8 0x22 0x2 0x22 0x7 0x22 0xf 0x22 0x9 0x22 0xa>;
				ircmp_r = <0x0>;
				ircmp_v = <0x0>;
				mivr = <0x1130>;
				otg_lbp = <0xaf0>;
				phandle = <0x27>;
				phy-names = "usb2-phy";
				phys = <0x25 0x3>;
				te_en;
				usb = <0x26>;
				vbus_ov = <0x38a4>;
				vrec = <0x64>;
				wdt = <0x9c40>;

				otg {
					phandle = <0x5e>;
					regulator-compatible = "mt6375,otg-vbus";
					regulator-max-microamp = <0x249f00>;
					regulator-max-microvolt = <0x53ec60>;
					regulator-min-microamp = <0x7a120>;
					regulator-min-microvolt = <0x4a0150>;
					regulator-name = "usb-otg-vbus";
				};
			};

			dbg {
				compatible = "mediatek,mt6375-dbg";
			};

			lbat_service {
				compatible = "mediatek,mt6375-lbat-service";
				interrupt-names = "bat_h", "bat_l";
				interrupts-extended = <0x28 0x0 0x28 0x1>;
				resistance-ratio = <0x4 0x1>;
			};

			mtk_battery_oc_throttling {
				compatible = "mediatek,mt6375-battery_oc_throttling";
				interrupt-names = "fg_cur_h", "fg_cur_l";
				interrupts-extended = <0x2b 0x2 0x2b 0x3>;
				oc-thd-h = <0x173e>;
				oc-thd-l = <0x1b58>;
				phandle = <0x131>;
			};

			mtk_gauge {
				#interrupt-cells = <0x1>;
				ACTIVE_TABLE = <0x6>;
				CAR_TUNE_VALUE = <0x65>;
				COM_FG_METER_RESISTANCE = <0x28>;
				COM_R_FG_VALUE = <0x0>;
				CURR_MEASURE_20A = <0x0>;
				DIFFERENCE_FULLOCV_ITH = <0xc8>;
				DISABLE_MTKBATTERY = <0x1>;
				EMBEDDED_SEL = <0x1>;
				FG_METER_RESISTANCE = <0x46>;
				KEEP_100_PERCENT = <0x1>;
				MULTI_TEMP_GAUGE0 = <0x1>;
				PMIC_MIN_VOL = <0x82dc>;
				PMIC_SHUTDOWN_CURRENT = <0x14>;
				POWERON_SYSTEM_IBOOT = <0x1f4>;
				Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
				Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
				Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
				Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
				RBAT_PULL_UP_VOLT = <0x730>;
				R_FG_VALUE = <0x5>;
				SHUTDOWN_1_TIME = <0x1e>;
				SHUTDOWN_GAUGE0_VOLTAGE = <0x83d6>;
				TEMPERATURE_T0 = <0x32>;
				TEMPERATURE_T1 = <0x19>;
				TEMPERATURE_T2 = <0xa>;
				TEMPERATURE_T3 = <0x0>;
				TEMPERATURE_T4 = <0xfffffff6>;
				TEMPERATURE_T5 = <0xffffffec>;
				UNIT_MULTIPLE = <0x1>;
				battery0_profile_t0 = <0x0 0xae7e 0x1f4 0x1a9 0x1ff 0xada8 0x1f4 0x1a9 0x3fe 0xad06 0x1f4 0x1a9 0x5fd 0xac81 0x1f3 0x1a8 0x7fc 0xabfe 0x1eb 0x1a1 0x9fc 0xab8e 0x1f4 0x1a9 0xbfb 0xab1d 0x1f3 0x1a8 0xdfa 0xaaad 0x1ea 0x1a1 0xff9 0xaa3e 0x1ea 0x1a1 0x11f8 0xa9d4 0x1ec 0x1a2 0x13f7 0xa95c 0x1f0 0x1a6 0x15f6 0xa8e9 0x1e0 0x198 0x17f5 0xa871 0x1e5 0x19c 0x19f4 0xa7fd 0x1f4 0x1a9 0x1bf4 0xa783 0x1f1 0x1a6 0x1df3 0xa705 0x1ed 0x1a3 0x1ff2 0xa683 0x1f0 0x1a6 0x21f1 0xa609 0x1ee 0x1a4 0x23f0 0xa58a 0x1f0 0x1a6 0x25ef 0xa509 0x1ee 0x1a4 0x27ee 0xa48a 0x1f4 0x1a9 0x29ed 0xa40a 0x1ef 0x1a5 0x2bec 0xa38f 0x1ef 0x1a5 0x2dec 0xa315 0x1f4 0x1a9 0x2feb 0xa295 0x1f4 0x1a9 0x31ea 0xa21b 0x1f4 0x1a9 0x33e9 0xa1a5 0x1f4 0x1a9 0x35e8 0xa12a 0x1f4 0x1a9 0x37e7 0xa0b6 0x1fa 0x1ae 0x39e6 0xa03f 0x1f8 0x1ac 0x3be5 0x9fcb 0x1fb 0x1af 0x3de4 0x9f5a 0x205 0x1b7 0x3fe4 0x9ef1 0x208 0x1ba 0x41e3 0x9e83 0x208 0x1ba 0x43e2 0x9e1a 0x208 0x1ba 0x45e1 0x9db4 0x210 0x1c1 0x47e0 0x9d4e 0x21a 0x1c9 0x49df 0x9ce8 0x224 0x1d2 0x4bde 0x9c8a 0x226 0x1d4 0x4ddd 0x9c25 0x22f 0x1db 0x4fdc 0x9bc8 0x239 0x1e4 0x51dc 0x9b6c 0x24c 0x1f4 0x53db 0x9b10 0x261 0x206 0x55da 0x9aa1 0x26c 0x20f 0x57d9 0x9a1d 0x24f 0x1f6 0x59d8 0x997a 0x212 0x1c3 0x5bd7 0x98f6 0x1f4 0x1a9 0x5dd6 0x9890 0x1f4 0x1a9 0x5fd5 0x983f 0x1f3 0x1a8 0x61d4 0x97ee 0x1ea 0x1a1 0x63d4 0x97a6 0x1ea 0x1a1 0x65d3 0x9760 0x1ea 0x1a1 0x67d2 0x9723 0x1e8 0x19f 0x69d1 0x96e7 0x1e2 0x19a 0x6bd0 0x96b2 0x1ea 0x1a1 0x6dcf 0x9677 0x1ea 0x1a1 0x6fce 0x9644 0x1ea 0x1a1 0x71cd 0x9611 0x1ed 0x1a3 0x73cc 0x95de 0x1f4 0x1a9 0x75cc 0x95ae 0x1f4 0x1a9 0x77cb 0x9581 0x1f4 0x1a9 0x79ca 0x9552 0x1f4 0x1a9 0x7bc9 0x9529 0x1f4 0x1a9 0x7dc8 0x9500 0x1f8 0x1ac 0x7fc7 0x94db 0x1fe 0x1b2 0x81c6 0x94b8 0x207 0x1b9 0x83c5 0x948f 0x20d 0x1be 0x85c4 0x946b 0x212 0x1c3 0x87c4 0x9448 0x21c 0x1cb 0x89c3 0x941f 0x21c 0x1cb 0x8bc2 0x93da 0x206 0x1b8 0x8dc1 0x9384 0x1ee 0x1a4 0x8fc0 0x9338 0x1ea 0x1a1 0x91bf 0x92fd 0x1ea 0x1a1 0x93be 0x92d0 0x1f0 0x1a6 0x95bd 0x929a 0x1f4 0x1a9 0x97bc 0x9264 0x1ed 0x1a3 0x99bc 0x9230 0x1ea 0x1a1 0x9bbb 0x9205 0x1ea 0x1a1 0x9dba 0x91dc 0x1ea 0x1a1 0x9fb9 0x91ab 0x1f2 0x1a7 0xa1b8 0x9170 0x1ec 0x1a2 0xa3b7 0x9122 0x1ea 0x1a1 0xa5b6 0x90e1 0x1ea 0x1a1 0xa7b5 0x90a4 0x1f3 0x1a8 0xa9b4 0x9043 0x1f4 0x1a9 0xabb4 0x9001 0x1e2 0x19a 0xadb3 0x8ff3 0x1e9 0x1a0 0xafb2 0x8fdf 0x1f4 0x1a9 0xb1b1 0x8fd4 0x1f4 0x1a9 0xb3b0 0x8fc0 0x212 0x1c3 0xb5af 0x8fa0 0x23a 0x1e5 0xb7ae 0x8f25 0x24c 0x1f4 0xb9ad 0x8dbe 0x21d 0x1cc 0xbbac 0x8ba8 0x235 0x1e0 0xbdac 0x88f2 0x276 0x218 0xbfab 0x84f4 0x2ee 0x27e 0xc1aa 0x7fc6 0x3f2 0x35b 0xc3a9 0x7fc6 0x3f2 0x35b 0xc5a8 0x7fc6 0x3f2 0x35b>;
				battery0_profile_t0_col = <0x4>;
				battery0_profile_t0_num = <0x64>;
				battery0_profile_t1 = <0x0 0xaf0a 0x2a8 0x242 0x1ff 0xae2a 0x2a8 0x242 0x3fe 0xad7e 0x2a8 0x242 0x5fd 0xacfa 0x2a6 0x240 0x7fc 0xac80 0x28a 0x229 0x9fc 0xac11 0x289 0x228 0xbfb 0xaba9 0x27f 0x21f 0xdfa 0xab3a 0x278 0x219 0xff9 0xaad2 0x280 0x220 0x11f8 0xaa64 0x280 0x220 0x13f7 0xa9fc 0x27e 0x21e 0x15f6 0xa989 0x274 0x216 0x17f5 0xa911 0x26c 0x20f 0x19f4 0xa89d 0x269 0x20c 0x1bf4 0xa823 0x265 0x209 0x1df3 0xa7a8 0x273 0x215 0x1ff2 0xa72d 0x279 0x21a 0x21f1 0xa6af 0x26c 0x20f 0x23f0 0xa62e 0x268 0x20c 0x25ef 0xa5af 0x262 0x207 0x27ee 0xa52a 0x266 0x20a 0x29ed 0xa4aa 0x27a 0x21b 0x2bec 0xa42a 0x28f 0x22d 0x2dec 0xa3ab 0x294 0x231 0x2feb 0xa330 0x299 0x235 0x31ea 0xa2b5 0x2a4 0x23f 0x33e9 0xa23b 0x2a2 0x23d 0x35e8 0xa1c0 0x2a4 0x23f 0x37e7 0xa145 0x2a2 0x23d 0x39e6 0xa0cb 0x2ab 0x245 0x3be5 0xa057 0x2ab 0x245 0x3de4 0x9fe6 0x2b6 0x24e 0x3fe4 0x9f76 0x2b5 0x24d 0x41e3 0x9f05 0x2b9 0x250 0x43e2 0x9e9c 0x2cb 0x260 0x45e1 0x9e2e 0x2d8 0x26b 0x47e0 0x9dc6 0x2e2 0x273 0x49df 0x9d60 0x2ec 0x27c 0x4bde 0x9d02 0x307 0x293 0x4ddd 0x9c9d 0x30c 0x297 0x4fdc 0x9c37 0x31e 0x2a6 0x51dc 0x9bda 0x344 0x2c7 0x53db 0x9b7e 0x364 0x2e2 0x55da 0x9b18 0x370 0x2ec 0x57d9 0x9a9f 0x366 0x2e4 0x59d8 0x9a10 0x32a 0x2b1 0x5bd7 0x996d 0x2c5 0x25b 0x5dd6 0x98ea 0x2a7 0x241 0x5fd5 0x9884 0x293 0x230 0x61d4 0x982a 0x289 0x228 0x63d4 0x97e1 0x280 0x220 0x65d3 0x9792 0x280 0x220 0x67d2 0x9755 0x27e 0x21e 0x69d1 0x9717 0x278 0x219 0x6bd0 0x96da 0x27e 0x21e 0x6dcf 0x969f 0x27a 0x21b 0x6fce 0x966c 0x288 0x227 0x71cd 0x9639 0x280 0x220 0x73cc 0x9606 0x283 0x223 0x75cc 0x95d2 0x287 0x226 0x77cb 0x95a3 0x28a 0x229 0x79ca 0x957a 0x29a 0x236 0x7bc9 0x9551 0x294 0x231 0x7dc8 0x9528 0x294 0x231 0x7fc7 0x9503 0x29c 0x238 0x81c6 0x94e0 0x29f 0x23a 0x83c5 0x94bc 0x29d 0x239 0x85c4 0x949d 0x2ad 0x246 0x87c4 0x947f 0x2ad 0x246 0x89c3 0x9460 0x2ad 0x246 0x8bc2 0x943c 0x2b2 0x24b 0x8dc1 0x9413 0x2ac 0x245 0x8fc0 0x93de 0x290 0x22e 0x91bf 0x93a7 0x27a 0x21b 0x93be 0x9374 0x276 0x218 0x95bd 0x9341 0x26f 0x212 0x97bc 0x930e 0x26c 0x20f 0x99bc 0x92e2 0x26c 0x20f 0x9bbb 0x92b1 0x265 0x209 0x9dba 0x928d 0x26a 0x20d 0x9fb9 0x9267 0x274 0x216 0xa1b8 0x9236 0x26e 0x211 0xa3b7 0x9203 0x27c 0x21d 0xa5b6 0x91bf 0x280 0x220 0xa7b5 0x9177 0x280 0x220 0xa9b4 0x9142 0x289 0x228 0xabb4 0x90f3 0x293 0x230 0xadb3 0x9098 0x281 0x221 0xafb2 0x906c 0x280 0x220 0xb1b1 0x9056 0x280 0x220 0xb3b0 0x904c 0x294 0x231 0xb5af 0x9038 0x28b 0x229 0xb7ae 0x9022 0x2a9 0x243 0xb9ad 0x8ff2 0x2bc 0x253 0xbbac 0x8f43 0x2bd 0x254 0xbdac 0x8da2 0x2c8 0x25d 0xbfab 0x8b4c 0x2e3 0x274 0xc1aa 0x8817 0x336 0x2bb 0xc3a9 0x82ef 0x4aa 0x3f7 0xc5a8 0x7bde 0x942 0x7df>;
				battery0_profile_t1_col = <0x4>;
				battery0_profile_t1_num = <0x64>;
				battery0_profile_t2 = <0x0 0xaf6e 0x53c 0x3ff 0x1ff 0xae70 0x53c 0x3ff 0x3fe 0xadc4 0x531 0x3f7 0x5fd 0xad41 0x514 0x3e0 0x7fc 0xacda 0x511 0x3de 0x9fc 0xac6d 0x4f5 0x3c9 0xbfb 0xac08 0x4ea 0x3c0 0xdfa 0xabaa 0x4d8 0x3b3 0xff9 0xab44 0x4d6 0x3b1 0x11f8 0xaade 0x4ce 0x3ab 0x13f7 0xaa76 0x4ca 0x3a8 0x15f6 0xaa05 0x4b8 0x39a 0x17f5 0xa995 0x4ae 0x393 0x19f4 0xa924 0x4a6 0x38c 0x1bf4 0xa8b2 0x4a3 0x38a 0x1df3 0xa839 0x499 0x382 0x1ff2 0xa7be 0x492 0x37d 0x21f1 0xa740 0x48f 0x37b 0x23f0 0xa6bf 0x484 0x372 0x25ef 0xa644 0x482 0x371 0x27ee 0xa5c5 0x484 0x372 0x29ed 0xa541 0x47a 0x36b 0x2bec 0xa4c0 0x474 0x366 0x2dec 0xa441 0x474 0x366 0x2feb 0xa3c2 0x474 0x366 0x31ea 0xa344 0x474 0x366 0x33e9 0xa2c4 0x479 0x36a 0x35e8 0xa249 0x479 0x36a 0x37e7 0xa1cf 0x47a 0x36b 0x39e6 0xa154 0x484 0x372 0x3be5 0xa0df 0x488 0x375 0x3de4 0xa069 0x495 0x37f 0x3fe4 0x9ff4 0x49c 0x385 0x41e3 0x9f84 0x4a3 0x38a 0x43e2 0x9f15 0x4ad 0x392 0x45e1 0x9ea5 0x4be 0x39f 0x47e0 0x9e3c 0x4da 0x3b4 0x49df 0x9dce 0x4e2 0x3ba 0x4bde 0x9d66 0x4f1 0x3c6 0x4ddd 0x9cff 0x4fe 0x3d0 0x4fdc 0x9ca1 0x518 0x3e3 0x51dc 0x9c3d 0x52f 0x3f5 0x53db 0x9bd7 0x54c 0x40b 0x55da 0x9b68 0x550 0x40e 0x57d9 0x9af0 0x53e 0x400 0x59d8 0x9a64 0x4fd 0x3cf 0x5bd7 0x99cc 0x49a 0x383 0x5dd6 0x9945 0x463 0x359 0x5fd5 0x98ca 0x430 0x332 0x61d4 0x986d 0x424 0x329 0x63d4 0x981b 0x410 0x31a 0x65d3 0x97d3 0x419 0x321 0x67d2 0x9783 0x407 0x313 0x69d1 0x9745 0x418 0x320 0x6bd0 0x9709 0x407 0x313 0x6dcf 0x96cc 0x410 0x31a 0x6fce 0x9690 0x411 0x31b 0x71cd 0x965d 0x41a 0x322 0x73cc 0x962a 0x41a 0x322 0x75cc 0x95f6 0x41c 0x323 0x77cb 0x95c3 0x426 0x32b 0x79ca 0x9593 0x42c 0x32f 0x7bc9 0x9567 0x429 0x32d 0x7dc8 0x953a 0x43b 0x33b 0x7fc7 0x9519 0x442 0x340 0x81c6 0x94f0 0x448 0x345 0x83c5 0x94c7 0x456 0x34f 0x85c4 0x94a2 0x45d 0x355 0x87c4 0x9483 0x46a 0x35f 0x89c3 0x9464 0x46a 0x35f 0x8bc2 0x9441 0x46e 0x362 0x8dc1 0x9421 0x478 0x369 0x8fc0 0x9408 0x483 0x372 0x91bf 0x93ea 0x488 0x375 0x93be 0x93c7 0x483 0x372 0x95bd 0x939e 0x46f 0x362 0x97bc 0x9375 0x460 0x357 0x99bc 0x9346 0x455 0x34f 0x9bbb 0x9313 0x44c 0x348 0x9dba 0x92e6 0x44c 0x348 0x9fb9 0x92bd 0x452 0x34c 0xa1b8 0x9294 0x45c 0x354 0xa3b7 0x9265 0x467 0x35c 0xa5b6 0x9225 0x46a 0x35f 0xa7b5 0x91de 0x471 0x364 0xa9b4 0x919d 0x482 0x371 0xabb4 0x9160 0x48f 0x37b 0xadb3 0x910c 0x49a 0x383 0xafb2 0x90b0 0x4a4 0x38b 0xb1b1 0x907c 0x4be 0x39f 0xb3b0 0x905b 0x4d4 0x3b0 0xb5af 0x9045 0x502 0x3d3 0xb7ae 0x9028 0x535 0x3fa 0xb9ad 0x900a 0x582 0x434 0xbbac 0x8fd1 0x5f7 0x48e 0xbdac 0x8f2f 0x69f 0x50e 0xbfab 0x8d8f 0x7aa 0x5da 0xc1aa 0x8b22 0xa4f 0x7df 0xc3a9 0x87c7 0x135e 0xec9 0xc5a8 0x828c 0x5230 0x3ebd>;
				battery0_profile_t2_col = <0x4>;
				battery0_profile_t2_num = <0x64>;
				battery0_profile_t3 = <0x0 0xaf8c 0xa3c 0x7d0 0x1ff 0xae52 0xa3c 0x7d0 0x3fe 0xad87 0xa30 0x7c7 0x5fd 0xace6 0x9ff 0x7a1 0x7fc 0xac6c 0x9e8 0x790 0x9fc 0xabff 0x9b7 0x76a 0xbfb 0xab98 0x997 0x752 0xdfa 0xab28 0x971 0x735 0xff9 0xaac2 0x95b 0x724 0x11f8 0xaa5c 0x93e 0x70e 0x13f7 0xa9f4 0x926 0x6fc 0x15f6 0xa983 0x8ff 0x6de 0x17f5 0xa913 0x8e1 0x6c7 0x19f4 0xa8a0 0x8c5 0x6b2 0x1bf4 0xa826 0x8b3 0x6a4 0x1df3 0xa7ad 0x8a3 0x698 0x1ff2 0xa732 0x888 0x683 0x21f1 0xa6b4 0x877 0x676 0x23f0 0xa633 0x86c 0x66e 0x25ef 0xa5b8 0x85b 0x661 0x27ee 0xa539 0x83c 0x649 0x29ed 0xa4b9 0x82a 0x63b 0x2bec 0xa43a 0x826 0x638 0x2dec 0xa3b9 0x817 0x62d 0x2feb 0xa33f 0x807 0x621 0x31ea 0xa2c4 0x811 0x628 0x33e9 0xa244 0x820 0x634 0x35e8 0xa1ca 0x82b 0x63c 0x37e7 0xa154 0x82e 0x63e 0x39e6 0xa0d9 0x82a 0x63b 0x3be5 0xa065 0x837 0x645 0x3de4 0x9fee 0x838 0x646 0x3fe4 0x9f7a 0x834 0x643 0x41e3 0x9f0a 0x83b 0x648 0x43e2 0x9e9b 0x845 0x650 0x45e1 0x9e2b 0x84f 0x658 0x47e0 0x9dc2 0x859 0x65f 0x49df 0x9d54 0x86b 0x66d 0x4bde 0x9cec 0x880 0x67d 0x4ddd 0x9c85 0x88c 0x686 0x4fdc 0x9c17 0x896 0x68e 0x51dc 0x9ba6 0x88f 0x689 0x53db 0x9b36 0x885 0x681 0x55da 0x9abd 0x860 0x665 0x57d9 0x9a3b 0x82f 0x63f 0x59d8 0x99b6 0x7ea 0x60b 0x5bd7 0x9932 0x7ab 0x5da 0x5dd6 0x98c0 0x781 0x5ba 0x5fd5 0x9859 0x762 0x5a3 0x61d4 0x9807 0x758 0x59b 0x63d4 0x97ac 0x74e 0x593 0x65d3 0x9764 0x758 0x59b 0x67d2 0x971d 0x758 0x59b 0x69d1 0x96e0 0x759 0x59c 0x6bd0 0x96a4 0x764 0x5a4 0x6dcf 0x9667 0x776 0x5b2 0x6fce 0x962b 0x777 0x5b3 0x71cd 0x95f9 0x785 0x5bd 0x73cc 0x95cd 0x79c 0x5cf 0x75cc 0x9594 0x79c 0x5cf 0x77cb 0x9568 0x7c3 0x5ed 0x79ca 0x9538 0x7dd 0x601 0x7bc9 0x950f 0x7e7 0x608 0x7dc8 0x94e6 0x7f7 0x614 0x7fc7 0x94bd 0x812 0x629 0x81c6 0x9495 0x826 0x638 0x83c5 0x9470 0x83b 0x648 0x85c4 0x9451 0x84c 0x655 0x87c4 0x9432 0x85e 0x663 0x89c3 0x9418 0x870 0x671 0x8bc2 0x93ff 0x874 0x674 0x8dc1 0x93e5 0x888 0x683 0x8fc0 0x93d0 0x8a6 0x69a 0x91bf 0x93b7 0x8c5 0x6b2 0x93be 0x9398 0x8d9 0x6c1 0x95bd 0x937a 0x8e9 0x6cd 0x97bc 0x9356 0x8fd 0x6dc 0x99bc 0x932d 0x917 0x6f0 0x9bbb 0x92fe 0x936 0x708 0x9dba 0x92cb 0x954 0x71f 0x9fb9 0x9298 0x980 0x740 0xa1b8 0x9265 0x9c7 0x777 0xa3b7 0x9224 0xa12 0x7b0 0xa5b6 0x91d6 0xa67 0x7f1 0xa7b5 0x918b 0xad2 0x843 0xa9b4 0x9144 0xb51 0x8a3 0xabb4 0x90ee 0xbf3 0x91f 0xadb3 0x9083 0xca7 0x9a9 0xafb2 0x9032 0xdaf 0xa72 0xb1b1 0x9003 0xf0e 0xb7e 0xb3b0 0x8fd2 0x10db 0xcde 0xb5af 0x8fa8 0x1382 0xee4 0xb7ae 0x8f64 0x179d 0x1207 0xb9ad 0x8f0a 0x1e95 0x1758 0xbbac 0x8e5b 0x2f1b 0x23f5 0xbdac 0x8cd2 0x6c52 0x52b0 0xbfab 0x8cbe 0x6f68 0x550b 0xc1aa 0x8cbe 0x6f68 0x550b 0xc3a9 0x8cbe 0x6f68 0x550b 0xc5a8 0x8cbe 0x6f68 0x550b>;
				battery0_profile_t3_col = <0x4>;
				battery0_profile_t3_num = <0x64>;
				battery0_profile_t4 = <0x0 0xaf78 0x18d8 0x18d8 0x1ff 0xae33 0x18d8 0x18d8 0x3fe 0xad54 0x18d7 0x18d7 0x5fd 0xaca9 0x18b7 0x18b7 0x7fc 0xac1b 0x1884 0x1884 0x9fc 0xaba0 0x184e 0x184e 0xbfb 0xab1d 0x180b 0x180b 0xdfa 0xaaad 0x17e2 0x17e2 0xff9 0xaa3c 0x17b5 0x17b5 0x11f8 0xa9ca 0x177c 0x177c 0x13f7 0xa952 0x1751 0x1751 0x15f6 0xa8e1 0x1719 0x1719 0x17f5 0xa86e 0x16d9 0x16d9 0x19f4 0xa7f6 0x16ae 0x16ae 0x1bf4 0xa783 0x167a 0x167a 0x1df3 0xa708 0x164b 0x164b 0x1ff2 0xa68d 0x1625 0x1625 0x21f1 0xa613 0x15ff 0x15ff 0x23f0 0xa598 0x15d4 0x15d4 0x25ef 0xa51d 0x15a9 0x15a9 0x27ee 0xa4a3 0x1579 0x1579 0x29ed 0xa428 0x1551 0x1551 0x2bec 0xa3ad 0x1519 0x1519 0x2dec 0xa333 0x14e6 0x14e6 0x2feb 0xa2b8 0x14cd 0x14cd 0x31ea 0xa23d 0x14b7 0x14b7 0x33e9 0xa1c8 0x1499 0x1499 0x35e8 0xa152 0x148c 0x148c 0x37e7 0xa0d7 0x1479 0x1479 0x39e6 0xa063 0x146e 0x146e 0x3be5 0x9fec 0x146e 0x146e 0x3de4 0x9f78 0x1459 0x1459 0x3fe4 0x9f01 0x1457 0x1457 0x41e3 0x9e8d 0x144b 0x144b 0x43e2 0x9e1d 0x145d 0x145d 0x45e1 0x9da5 0x144d 0x144d 0x47e0 0x9d32 0x143e 0x143e 0x49df 0x9cc2 0x1434 0x1434 0x4bde 0x9c49 0x1419 0x1419 0x4ddd 0x9bce 0x140b 0x140b 0x4fdc 0x9b53 0x13f8 0x13f8 0x51dc 0x9ad0 0x13e4 0x13e4 0x53db 0x9a54 0x13b3 0x13b3 0x55da 0x99d9 0x1380 0x1380 0x57d9 0x995f 0x1357 0x1357 0x59d8 0x98f8 0x1338 0x1338 0x5bd7 0x9888 0x131a 0x131a 0x5dd6 0x982c 0x130f 0x130f 0x5fd5 0x97d1 0x12fd 0x12fd 0x61d4 0x9780 0x1307 0x1307 0x63d4 0x9737 0x1310 0x1310 0x65d3 0x96e8 0x1314 0x1314 0x67d2 0x96a9 0x1330 0x1330 0x69d1 0x9663 0x133c 0x133c 0x6bd0 0x9628 0x1352 0x1352 0x6dcf 0x95f3 0x1375 0x1375 0x6fce 0x95b8 0x13a3 0x13a3 0x71cd 0x9585 0x13c2 0x13c2 0x73cc 0x9552 0x13de 0x13de 0x75cc 0x951e 0x13f2 0x13f2 0x77cb 0x94ef 0x1411 0x1411 0x79ca 0x94c6 0x1440 0x1440 0x7bc9 0x94a1 0x1484 0x1484 0x7dc8 0x9482 0x14e4 0x14e4 0x7fc7 0x9463 0x152c 0x152c 0x81c6 0x9445 0x1580 0x1580 0x83c5 0x942b 0x15dd 0x15dd 0x85c4 0x9411 0x162a 0x162a 0x87c4 0x93fd 0x1686 0x1686 0x89c3 0x93e8 0x16f7 0x16f7 0x8bc2 0x93cf 0x175c 0x175c 0x8dc1 0x93b5 0x17ac 0x17ac 0x8fc0 0x939c 0x181e 0x181e 0x91bf 0x9381 0x18b3 0x18b3 0x93be 0x9363 0x195a 0x195a 0x95bd 0x9344 0x1a0e 0x1a0e 0x97bc 0x931e 0x1acd 0x1acd 0x99bc 0x92f6 0x1b9d 0x1b9d 0x9bbb 0x92cd 0x1c8a 0x1c8a 0x9dba 0x929c 0x1d8e 0x1d8e 0x9fb9 0x9261 0x1ea0 0x1ea0 0xa1b8 0x9224 0x1fdc 0x1fdc 0xa3b7 0x91de 0x2154 0x2154 0xa5b6 0x9197 0x22fb 0x22fb 0xa7b5 0x9147 0x24d3 0x24d3 0xa9b4 0x90f5 0x2704 0x2704 0xabb4 0x909a 0x29ae 0x29ae 0xadb3 0x903e 0x2cfa 0x2cfa 0xafb2 0x8fec 0x3157 0x3157 0xb1b1 0x8fad 0x3739 0x3739 0xb3b0 0x8f70 0x3f98 0x3f98 0xb5af 0x8f47 0x4d30 0x4d30 0xb7ae 0x8f16 0x6536 0x6536 0xb9ad 0x8f16 0x6536 0x6536 0xbbac 0x8f16 0x6536 0x6536 0xbdac 0x8f16 0x6536 0x6536 0xbfab 0x8f16 0x6536 0x6536 0xc1aa 0x8f16 0x6536 0x6536 0xc3a9 0x8f16 0x6536 0x6536 0xc5a8 0x8f16 0x6536 0x6536>;
				battery0_profile_t4_col = <0x4>;
				battery0_profile_t4_num = <0x64>;
				battery0_profile_t5 = <0x0 0xafaa 0x3322 0x2708 0x1ff 0xadf5 0x3326 0x270b 0x3fe 0xacc5 0x33e9 0x27a0 0x5fd 0xabd3 0x33c7 0x2786 0x7fc 0xab07 0x3372 0x2745 0x9fc 0xaa4a 0x32f7 0x26e8 0xbfb 0xa993 0x3268 0x267a 0xdfa 0xa8e6 0x31dc 0x2610 0xff9 0xa843 0x315f 0x25b0 0x11f8 0xa7a1 0x30dc 0x254c 0x13f7 0xa708 0x3064 0x24f0 0x15f6 0xa66e 0x2ff6 0x249d 0x17f5 0xa5d7 0x2f8a 0x244a 0x19f4 0xa54b 0x2f1a 0x23f5 0x1bf4 0xa4c6 0x2ebd 0x23ae 0x1df3 0xa43e 0x2e46 0x2353 0x1ff2 0xa3b6 0x2dd8 0x22ff 0x21f1 0xa338 0x2d8b 0x22c4 0x23f0 0xa2b9 0x2d5f 0x22a2 0x25ef 0xa23e 0x2d13 0x2268 0x27ee 0xa1c3 0x2cca 0x2231 0x29ed 0xa149 0x2c91 0x2205 0x2bec 0xa0d3 0x2c6b 0x21e8 0x2dec 0xa05d 0x2c44 0x21ca 0x2feb 0x9fe8 0x2c1a 0x21aa 0x31ea 0x9f77 0x2bf6 0x218f 0x33e9 0x9f07 0x2bc3 0x2168 0x35e8 0x9e91 0x2b90 0x2141 0x37e7 0x9e22 0x2b6e 0x2127 0x39e6 0x9db6 0x2b4e 0x210f 0x3be5 0x9d45 0x2b31 0x20f8 0x3de4 0x9cd5 0x2b2a 0x20f3 0x3fe4 0x9c64 0x2b0f 0x20df 0x41e3 0x9bfb 0x2b09 0x20da 0x43e2 0x9b86 0x2afe 0x20d2 0x45e1 0x9b13 0x2aff 0x20d2 0x47e0 0x9aaa 0x2af3 0x20c9 0x49df 0x9a3c 0x2ae6 0x20bf 0x4bde 0x99d4 0x2ae4 0x20be 0x4ddd 0x9965 0x2acb 0x20ab 0x4fdc 0x98fd 0x2ace 0x20ad 0x51dc 0x98a0 0x2ad0 0x20ae 0x53db 0x983b 0x2ae2 0x20bc 0x55da 0x97de 0x2ad2 0x20b0 0x57d9 0x978c 0x2afe 0x20d2 0x59d8 0x973b 0x2b0b 0x20db 0x5bd7 0x96f3 0x2b32 0x20f9 0x5dd6 0x96ab 0x2b65 0x2120 0x5fd5 0x9664 0x2b8e 0x213f 0x61d4 0x9630 0x2bcc 0x216f 0x63d4 0x95f3 0x2c1d 0x21ad 0x65d3 0x95c1 0x2c55 0x21d7 0x67d2 0x9598 0x2ccc 0x2232 0x69d1 0x956f 0x2d21 0x2273 0x6bd0 0x9547 0x2d8d 0x22c6 0x6dcf 0x9520 0x2dee 0x2310 0x6fce 0x9501 0x2e73 0x2375 0x71cd 0x94e4 0x2ef6 0x23d9 0x73cc 0x94ce 0x2f7c 0x243f 0x75cc 0x94af 0x3022 0x24be 0x77cb 0x9490 0x30b9 0x2531 0x79ca 0x9474 0x316f 0x25bc 0x7bc9 0x945d 0x323c 0x2659 0x7dc8 0x9442 0x3304 0x26f1 0x7fc7 0x942a 0x33d0 0x278d 0x81c6 0x940f 0x34b1 0x2839 0x83c5 0x93f7 0x3581 0x28d8 0x85c4 0x93dc 0x366f 0x298d 0x87c4 0x93c4 0x374e 0x2a38 0x89c3 0x93a9 0x37ea 0x2aaf 0x8bc2 0x9390 0x38c0 0x2b52 0x8dc1 0x9372 0x39d4 0x2c25 0x8fc0 0x9353 0x3b01 0x2d0b 0x91bf 0x932f 0x3c33 0x2df4 0x93be 0x930c 0x3d72 0x2ee8 0x95bd 0x92e7 0x3ec9 0x2fed 0x97bc 0x92be 0x402a 0x30fb 0x99bc 0x9296 0x4190 0x320c 0x9bbb 0x9266 0x4335 0x334e 0x9dba 0x9233 0x4528 0x34cb 0x9fb9 0x9200 0x4724 0x364e 0xa1b8 0x91c6 0x4958 0x37fd 0xa3b7 0x9189 0x4c56 0x3a46 0xa5b6 0x914b 0x4fc9 0x3ce8 0xa7b5 0x9107 0x53b0 0x3fe2 0xa9b4 0x90c0 0x5898 0x43a1 0xabb4 0x9079 0x5f64 0x48d1 0xadb3 0x9039 0x697c 0x5086 0xafb2 0x9004 0x7b21 0x5dfe 0xb1b1 0x8fde 0xf8a2 0xbdcc 0xb3b0 0x8fde 0xf8a2 0xbdcc 0xb5af 0x8fde 0xf8a2 0xbdcc 0xb7ae 0x8fde 0xf8a2 0xbdcc 0xb9ad 0x8fde 0xf8a2 0xbdcc 0xbbac 0x8fde 0xf8a2 0xbdcc 0xbdac 0x8fde 0xf8a2 0xbdcc 0xbfab 0x8fde 0xf8a2 0xbdcc 0xc1aa 0x8fde 0xf8a2 0xbdcc 0xc3a9 0x8fde 0xf8a2 0xbdcc 0xc5a8 0x8fde 0xf8a2 0xbdcc>;
				battery0_profile_t5_col = <0x4>;
				battery0_profile_t5_num = <0x64>;
				bootmode = <0x24>;
				charger = <0x27>;
				compatible = "mediatek,mt6375-gauge";
				enable_tmp_intr_suspend = <0x0>;
				g_FG_PSEUDO100 = <0x61 0x61 0x61 0x64 0x61 0x61 0x61 0x64 0x61 0x61 0x61 0x64 0x58 0x58 0x58 0x64 0x55 0x55 0x55 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
				g_FG_PSEUDO100_T0 = <0x64>;
				g_FG_PSEUDO100_T1 = <0x64>;
				g_FG_PSEUDO100_T2 = <0x64>;
				g_FG_PSEUDO100_T3 = <0x64>;
				g_FG_PSEUDO100_T4 = <0x64>;
				g_FG_PSEUDO100_T5 = <0x64>;
				g_FG_PSEUDO100_col = <0xa>;
				g_FG_PSEUDO100_row = <0x4>;
				g_FG_charge_PSEUDO100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
				g_FG_charge_PSEUDO100_col = <0xa>;
				g_FG_charge_PSEUDO100_row = <0x4>;
				g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x7d00 0x7d00 0x7d00 0x7d00 0x80e8 0x80e8 0x80e8 0x80e8 0x7dc8 0x7dc8 0x7dc8 0x7dc8 0x7a80 0x7a80 0x7a80 0x7a80 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
				g_PMIC_MIN_VOL_col = <0xa>;
				g_PMIC_MIN_VOL_row = <0x4>;
				g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
				g_PON_SYS_IBOOT_col = <0xa>;
				g_PON_SYS_IBOOT_row = <0x4>;
				g_QMAX_SYS_VOL = <0x85fc 0x85fc 0x85fc 0x85fc 0x7d00 0x7d00 0x7d00 0x7d00 0x8534 0x8534 0x8534 0x8534 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
				g_QMAX_SYS_VOL_col = <0xa>;
				g_QMAX_SYS_VOL_row = <0x4>;
				interrupt-controller;
				interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L", "VBAT2_H", "VBAT2_L", "NAFG", "BAT_OUT", "ZCV", "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H", "BAT_TMP_L";
				interrupts-extended = <0x2a 0x68 0x2b 0x0 0x2b 0x1 0x28 0x2 0x28 0x3 0x28 0x9 0x2b 0x13 0x2b 0x4 0x2b 0x7 0x2b 0x8 0x2b 0x9 0x28 0x4 0x28 0x5>;
				io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt", "ptim_r", "vref";
				io-channels = <0x28 0x0 0x28 0x1 0x28 0x2 0x28 0x3 0x28 0x4>;
				nvmem-cell-names = "initialization", "state-of-charge";
				nvmem-cells = <0x2c 0x2d>;
				phandle = <0x2b>;
				tran_Q_diff = <0x1388 0x1388 0x1388 0x1388>;
			};

			tcpc {
				boot_mode = <0x24>;
				charger = <0x27>;
				compatible = "mediatek,mt6375-tcpc";
				interrupt-names = "pd_evt";
				interrupts = <0x78>;
				io-channels = <0x22 0xe 0x22 0xf>;
				phandle = <0x130>;
				tcpc,en_ctd;
				tcpc,en_wd;
				tcpc,en_wd_polling_only;
				tcpc,en_wd_sbu_polling;
				tcpc,name = "type_c_port0";
				tcpc,notifier_supply_num = <0x3>;
				tcpc,role_def = <0x5>;
				tcpc,rp_level = <0x0>;
				tcpc,vconn_supply = <0x1>;
				wd,sbu_aud_ubound = <0x640>;
				wd,sbu_calib_init = <0x4b0>;
				wd,sbu_ph_auddev = <0x64>;
				wd,sbu_ph_lbound = <0x378>;
				wd,sbu_ph_lbound1_c2c = <0xb22>;
				wd,sbu_ph_ubound1_c2c = <0xc4e>;
				wd,sbu_ph_ubound2_c2c = <0xed8>;
				wd,sbu_pl_bound = <0xc8>;
				wd,sbu_pl_lbound_c2c = <0x44c>;
				wd,sbu_pl_ubound_c2c = <0xa28>;

				displayport {
					1st_connection = "dfp_d";
					2nd_connection = "dfp_d";
					signal,dp_v13;
					typec,receptacle;
					usbr20_not_used;

					dfp_d {
						pin_assignment,mode_c;
						pin_assignment,mode_d;
						pin_assignment,mode_e;
						pin_assignment,mode_f;
					};

					ufp_d {
					};
				};

				dpm_caps {
					attempt_discover_cable;
					attempt_discover_id;
					attempt_enter_dp_mode;
					dr_check = <0x0>;
					local_dr_data;
					local_dr_power;
					local_no_suspend;
					local_usb_comm;
					local_vconn_supply;
					pr_check = <0x0>;
				};

				pd-data {
					bat,nr = <0x1>;
					pd,charging_policy = <0x21>;
					pd,country_nr = <0x0>;
					pd,id-vdo-data = <0xec0029cf 0x0 0x10000 0x11000001>;
					pd,id-vdo-size = <0x4>;
					pd,mfrs = "RichtekTCPC";
					pd,pid = <0x6375>;
					pd,sink-pdo-data = <0x190c8 0x190c8>;
					pd,sink-pdo-size = <0x2>;
					pd,source-cap-ext = <0x637529cf 0x0 0x0 0x0 0x0 0x7010000>;
					pd,source-pdo-data = <0x19032 0x190c8>;
					pd,source-pdo-size = <0x2>;
					pd,vid = <0x29cf>;

					bat-info0 {
						bat,design_cap = <0xbb8>;
						bat,mfrs = "bat1";
						bat,pid = <0x6375>;
						bat,vid = <0x29cf>;
					};
				};
			};
		};

		rt5133@18 {
			#gpio-cells = <0x2>;
			compatible = "richtek,rt5133";
			enable-gpio = <0x17 0x9e 0x0>;
			gpio-controller;
			gpio-supply = <0x21>;
			interrupts-extended = <0x17 0x17 0x0>;
			phandle = <0x5d>;
			reg = <0x18>;
			regulator_nb = "rt5133-ldo1", "rt5133-ldo2", "rt5133-ldo3", "rt5133-ldo4", "rt5133-ldo5", "rt5133-ldo6", "rt5133-ldo7", "rt5133-ldo8";
			status = "ok";
			wakeup-source;

			regulators {

				BASE {
					oc_shutdown_all = <0x0>;
					pgb_shutdown_all = <0x0>;
					regulator-name = "rt5133,base";
				};

				LDO1 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x21>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "rt5133-ldo1";
					soft_start_time_sel = <0x1>;
				};

				LDO2 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x129>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x30d400>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "rt5133-ldo2";
					soft_start_time_sel = <0x1>;
				};

				LDO3 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x12a>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo3";
					soft_start_time_sel = <0x1>;
				};

				LDO4 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x12b>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo4";
					soft_start_time_sel = <0x1>;
				};

				LDO5 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x12c>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo5";
					soft_start_time_sel = <0x1>;
				};

				LDO6 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x12d>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "rt5133-ldo6";
					soft_start_time_sel = <0x1>;
				};

				LDO7 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x12e>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "rt5133-ldo7";
					soft_start_time_sel = <0x1>;
				};

				LDO8 {
					oc_ptsel = <0x1>;
					pgb_ptsel = <0x1>;
					phandle = <0x12f>;
					regulator-active-discharge;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "rt5133-ldo8";
					soft_start_time_sel = <0x1>;
				};
			};
		};

		rt6160@75 {
			compatible = "richtek,rt6160";
			reg = <0x75>;
			regulator-always-on;
			regulator-max-microvolt = <0x4f5880>;
			regulator-min-microvolt = <0x1ee628>;
			regulator-name = "rt6160-buckboost";
		};
	};

	i2c@11db0000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x8 0x0 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x193 0x4 0x0>;
		phandle = <0x124>;
		reg = <0x0 0x11db0000 0x0 0x1000 0x0 0x11300280 0x0 0x80>;
	};

	i2c@11db1000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x8 0x1 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x196 0x4 0x0>;
		phandle = <0x132>;
		reg = <0x0 0x11db1000 0x0 0x1000 0x0 0x11300480 0x0 0x80>;

		gate_ic@11 {
			compatible = "mediatek,gate-ic-i2c";
			gate-power-gpios = <0x17 0xa1 0x0>;
			id = <0x6>;
			phandle = <0x133>;
			reg = <0x11>;
			status = "okay";
		};
	};

	i2c@11db2000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x8 0x2 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x197 0x4 0x0>;
		phandle = <0x134>;
		reg = <0x0 0x11db2000 0x0 0x1000 0x0 0x11300500 0x0 0x100>;

		et5904@28 {
			VIND-supply = <0x2e>;
			compatible = "tran,et5904";
			reg = <0x28>;

			regulators {

				ET5904LDO17 {
					phandle = <0xe1>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "ET5904LDO17";
				};

				ET5904LDO27 {
					phandle = <0xdf>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "ET5904LDO27";
				};

				ET5904LDO37 {
					phandle = <0xe0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "ET5904LDO37";
				};

				ET5904LDO47 {
					phandle = <0xde>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "ET5904LDO47";
				};
			};
		};
	};

	i2c@11db3000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-div = <0x1>;
		clock-frequency = <0x61a80>;
		clock-names = "main", "dma";
		clocks = <0x8 0x3 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x198 0x4 0x0>;
		phandle = <0x135>;
		reg = <0x0 0x11db3000 0x0 0x1000 0x0 0x11300600 0x0 0x100>;
		status = "okay";

		camera_main_two@5a {
			#thermal-sensor-cells = <0x0>;
			compatible = "mediatek,camera_main_two";
			phandle = <0x54>;
			reg = <0x5a>;
			status = "okay";
		};
	};

	i2c@11db4000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x8 0x4 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x19a 0x4 0x0>;
		phandle = <0x137>;
		reg = <0x0 0x11db4000 0x0 0x1000 0x0 0x11300800 0x0 0x80>;
	};

	i2c@11ed0000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x7 0x4 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x190 0x4 0x0>;
		phandle = <0x11e>;
		reg = <0x0 0x11ed0000 0x0 0x1000 0x0 0x11300080 0x0 0x80>;

		aw36515@63 {
			compatible = "mediatek,strobe_main";
			reg = <0x63>;
			status = "okay";
		};

		et5904@28 {
			compatible = "tran,et5904";
			reg = <0x28>;

			regulators {

				ET5904LDO20 {
					phandle = <0x11f>;
					regulator-max-microvolt = <0x16e360>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "ET5904LDO20";
				};

				ET5904LDO40 {
					phandle = <0xe2>;
					regulator-max-microvolt = <0x1ab3f00>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "ET5904LDO40";
				};
			};
		};
	};

	i2c@11ed1000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x7 0x0 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x191 0x4 0x0>;
		phandle = <0x120>;
		reg = <0x0 0x11ed1000 0x0 0x1000 0x0 0x11300100 0x0 0x80>;
	};

	i2c@11ed2000 {
		#address-cells = <0x1>;
		clock-div = <0x1>;
		clock-frequency = <0xf4240>;
		clock-names = "main", "dma";
		clocks = <0x7 0x1 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x192 0x4 0x0>;
		phandle = <0x121>;
		reg = <0x0 0x11ed2000 0x0 0x1000 0x0 0x11300180 0x0 0x100>;
		size-cells = <0x0>;
		status = "okay";

		camera_eeprom0@50 {
			compatible = "mediatek,camera_eeprom";
			phandle = <0x122>;
			reg = <0x50>;
			status = "okay";
		};

		camera_main@10 {
			#thermal-sensor-cells = <0x0>;
			compatible = "mediatek,camera_main";
			phandle = <0x52>;
			reg = <0x10>;
			status = "okay";
		};

		camera_main_af@62 {
			compatible = "mediatek,CAMERA_MAIN_AF";
			phandle = <0x123>;
			reg = <0x62>;
			status = "okay";
		};
	};

	i2c@11ed3000 {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		clock-div = <0x1>;
		clock-frequency = <0x61a80>;
		clock-names = "main", "dma";
		clocks = <0x7 0x2 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x194 0x4 0x0>;
		phandle = <0x125>;
		reg = <0x0 0x11ed3000 0x0 0x1000 0x0 0x11300300 0x0 0x100>;
		status = "okay";

		camera_eeprom1@31 {
			compatible = "mediatek,camera_eeprom";
			phandle = <0x127>;
			reg = <0x31>;
			status = "okay";
		};

		camera_main_three@20 {
			#thermal-sensor-cells = <0x0>;
			compatible = "mediatek,camera_main_three";
			phandle = <0x126>;
			reg = <0x20>;
			status = "okay";
		};

		camera_sub@22 {
			#thermal-sensor-cells = <0x0>;
			compatible = "mediatek,camera_sub";
			phandle = <0x53>;
			reg = <0x22>;
			status = "okay";
		};
	};

	i2c@11ed4000 {
		clock-div = <0x1>;
		clock-names = "main", "dma";
		clocks = <0x7 0x3 0x5 0x12>;
		compatible = "mediatek,mt6983-i2c";
		interrupts = <0x0 0x199 0x4 0x0>;
		phandle = <0x136>;
		reg = <0x0 0x11ed4000 0x0 0x1000 0x0 0x11300700 0x0 0x100>;
	};

	imgsys_mfb@15820000 {
		compatible = "mediatek,imgsys_mfb";
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x4>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4 0x0>;
		phandle = <0x1>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000>;
	};

	lastbus {
		compatible = "mediatek,lastbus";
		enabled = <0x1>;
		phandle = <0x13d>;
		sw_version = <0x1>;
		timeout_ms = <0xc8>;
		timeout_type = <0x0>;

		monitors {

			monitor1 {
				base = <0x10023000>;
				bus_freq_mhz = <0x4e>;
				idle_masks = <0x8 0x1c000400 0x10 0x3f 0x14 0xfe100000 0x18 0x3 0x1c 0x3ffff00>;
				monitor_name = "debug_ctrl_ao_INFRA_AO";
				num_ports = <0x3d>;
			};

			monitor2 {
				base = <0x1002b000>;
				bus_freq_mhz = <0x4e>;
				monitor_name = "debug_ctrl_ao_INFRA_AO1";
				num_ports = <0x14>;
			};

			monitor3 {
				base = <0x10042000>;
				bus_freq_mhz = <0x2b0>;
				idle_masks = <0x8 0xf8000000 0xc 0x1fffff>;
				monitor_name = "debug_ctrl_ao_EMI_AO";
				num_ports = <0x47>;
			};

			monitor4 {
				base = <0x11037000>;
				bus_freq_mhz = <0x9c>;
				monitor_name = "debug_ctrl_ao_PERI_PAR_AO";
				num_ports = <0x18>;
			};

			monitor5 {
				base = <0x1c01d000>;
				bus_freq_mhz = <0x9c>;
				monitor_name = "debug_ctrl_ao_VLP_AO";
				num_ports = <0xc>;
			};
		};
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_check_vsys;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0x69>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		hv_thd_volt = <0xce4>;
		lv1_thd_volt = <0xc4e>;
		lv2_thd_volt = <0xbb8>;
	};

	mcupm@c540000 {
		compatible = "mediatek,mcupm";
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "mbox4", "mbox5", "mbox6", "mbox7";
		interrupts = <0x0 0x18 0x4 0x0 0x0 0x19 0x4 0x0 0x0 0x1a 0x4 0x0 0x0 0x1b 0x4 0x0 0x0 0x1c 0x4 0x0 0x0 0x1d 0x4 0x0 0x0 0x1e 0x4 0x0 0x0 0x1f 0x4 0x0>;
		phandle = <0x160>;
		reg = <0x0 0xc540000 0x0 0x22000 0x0 0xc56fb00 0x0 0xa0 0x0 0xc582004 0x0 0x4 0x0 0xc582018 0x0 0x4 0x0 0xc582000 0x0 0x4 0x0 0xc582010 0x0 0x4 0x0 0xc56fba0 0x0 0xa0 0x0 0xc582004 0x0 0x4 0x0 0xc582018 0x0 0x4 0x0 0xc582000 0x0 0x4 0x0 0xc582010 0x0 0x4 0x0 0xc56fc40 0x0 0xa0 0x0 0xc582004 0x0 0x4 0x0 0xc582018 0x0 0x4 0x0 0xc582000 0x0 0x4 0x0 0xc582010 0x0 0x4 0x0 0xc56fce0 0x0 0xa0 0x0 0xc582004 0x0 0x4 0x0 0xc582018 0x0 0x4 0x0 0xc582000 0x0 0x4 0x0 0xc582010 0x0 0x4 0x0 0xc56fd80 0x0 0xa0 0x0 0xc582004 0x0 0x4 0x0 0xc582018 0x0 0x4 0x0 0xc582000 0x0 0x4 0x0 0xc582010 0x0 0x4 0x0 0xc56fe20 0x0 0xa0 0x0 0xc582004 0x0 0x4 0x0 0xc582018 0x0 0x4 0x0 0xc582000 0x0 0x4 0x0 0xc582010 0x0 0x4 0x0 0xc56fec0 0x0 0xa0 0x0 0xc582004 0x0 0x4 0x0 0xc582018 0x0 0x4 0x0 0xc582000 0x0 0x4 0x0 0xc582010 0x0 0x4 0x0 0xc56ff60 0x0 0xa0 0x0 0xc582004 0x0 0x4 0x0 0xc582018 0x0 0x4 0x0 0xc582000 0x0 0x4 0x0 0xc582010 0x0 0x4>;
		reg-names = "mcupm_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_send", "mbox1_recv", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_send", "mbox2_recv", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_send", "mbox3_recv", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_send", "mbox4_recv", "mbox5_base", "mbox5_set", "mbox5_clr", "mbox5_send", "mbox5_recv", "mbox6_base", "mbox6_set", "mbox6_clr", "mbox6_send", "mbox6_recv", "mbox7_base", "mbox7_set", "mbox7_clr", "mbox7_send", "mbox7_recv";
	};

	md-cooler {
		compatible = "mediatek,mt6297-md-cooler";
		phandle = <0x143>;

		pa1 {
			phandle = <0x144>;

			mutt-pa1 {
				#cooling-cells = <0x2>;
				phandle = <0x145>;
			};

			tx-pwr-pa1 {
				#cooling-cells = <0x2>;
				phandle = <0x146>;
			};
		};

		pa2 {
			phandle = <0x147>;

			mutt-pa2 {
				#cooling-cells = <0x2>;
				phandle = <0x148>;
			};

			scg-off-pa2 {
				#cooling-cells = <0x2>;
				phandle = <0x14a>;
			};

			tx-pwr-pa2 {
				#cooling-cells = <0x2>;
				phandle = <0x149>;
			};
		};
	};

	md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <0x6>;
		oc_md_reduce_tx = <0x6>;
		phandle = <0x15a>;
	};

	mdpm {
		compatible = "mediatek,mt6855-mdpm";
		phandle = <0x158>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x40000000>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		phandle = <0x142>;
		prot-page-based-size = <0x0 0x0>;
		prot-region-based-size = <0x0 0x10000000>;
		sapu-data-shm-size = <0x0 0x2000000>;
		svp-page-based-size = <0x0 0x19000000>;
		svp-region-based-size = <0x0 0x4000000>;
		tui-size = <0x0 0x4000000>;
		wfd-page-based-size = <0x0 0x4000000>;
		wfd-region-based-size = <0x0 0x4000000>;
	};

	met {

		mcupm-rts-header {
			node_0 = "MCUPM_MET_UNIT_TEST", "test";
			node_1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,cpuqos_mode,dnth0,dnth1,upth0,upth1";
			phandle = <0x22f>;
		};

		met_emi {
			apmixedsys_reg_base = <0x1000c000>;
			apmixedsys_reg_size = <0x410>;
			cen_emi_reg_base = <0x10219000>;
			cen_emi_reg_size = <0x1000>;
			chn_emi_reg_base = <0x10235000 0x10245000>;
			chn_emi_reg_size = <0xa90>;
			compatible = "mediatek,met_emi";
			ddr_ratio_default = <0x8>;
			ddrphy_ao_misc_cg_ctrl0 = <0x66c>;
			ddrphy_ao_misc_cg_ctrl2 = <0x674>;
			ddrphy_ao_reg_base = <0x10238000 0x10248000>;
			ddrphy_ao_reg_size = <0x1c00>;
			dram_freq_default = <0x1900>;
			dram_num = <0x2>;
			dram_type_default = <0x8>;
			dramc_ao_reg_base = <0x10230000 0x10240000>;
			dramc_ao_reg_size = <0x2000>;
			dramc_nao_reg_base = <0x10234000 0x10244000>;
			dramc_nao_reg_size = <0x76c>;
			dramc_ver = <0x2>;
			emi_num = <0x1>;
			met_emi_support_list = <0x5>;
			phandle = <0x22e>;
			slc_pmu_reg_base = <0x10342000 0x10343000>;
			slc_pmu_reg_size = <0x1000>;
		};

		met_res_ram {
			compatible = "mediatek,met_res_ram";

			met_res_ram_mcupm {
				size = <0x400000>;
				start = <0x0>;
			};

			met_res_ram_sspm {
				size = <0x400000>;
				start = <0x0>;
			};
		};

		sspm-rts-header {
			node_0 = "SSPM_PTPOD", "_id,voltage";
			node_1 = "SSPM_MET_UNIT_TEST", "test";
			node_10 = "SSPM_CM_MGR_VP_RATIO", "up0,up1,up2,up3,up4,up5,up6,", "down0,down1,down2,down3,down4,down5,down6";
			node_11 = "SSPM_CM_MGR_DE_TIMES", "up0,up1,up2,up3,up4,up5,up6,", "down0,down1,down2,down3,down4,down5,down6,reset";
			node_12 = "SSPM_CM_MGR_DSU_DVFS_PWR", "up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,", "down_BB,down_DSU,total_up,total_cur,total_down";
			node_13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR", "up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,", "cur_BB_a,down_L_a,down_B_a,down_BB_a,", "up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,", "cur_BB_s,down_L_s,down_B_s,down_BB_s";
			node_14 = "SSPM_CM_MGR_DSU_DVFS_STALL", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";
			node_15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_16 = "SSPM_CM_MGR_DSU_DVFS_OPP", "map_opp_50,map_opp_70,final,", "orig,L3_vote_opp,debounce_up,debounce_down";
			node_17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG", "up_L,up_B,up_BB,down_L,down_B,down_BB,", "up_L_flag,up_B_flag,up_BB_flag,", "down_L_flag,down_B_flag,down_BB_flag";
			node_18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_2 = "SSPM_QOS_BOUND_STATE", "ver,apu_num,idx,state,num,event,emibw_mon_total,", "emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,", "emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,", "apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,", "apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,", "apubw_mon_edma0,apubw_mon_edma1,", "apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,", "apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,", "apulat_mon_edma0,apulat_mon_edma1";
			node_20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node_26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO", "active,idle,dormant,off";
			node_27 = "SSPM_SWPM_CPU__DSU_L3_BW", "L3_BW";
			node_28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO", "active,idle,off";
			node_29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW", "cpu_emi_bw";
			node_3 = "SSPM_CM_MGR_NON_WFX", "non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,", "non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node_30 = "SSPM_SWPM_CPU__DVFS", "vproc2,vproc1,cpuL_freq,cpuB_freq,", "cpu_L_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";
			node_31 = "SSPM_SWPM_CPU__LKG_POWER", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";
			node_32 = "SSPM_SWPM_CPU__POWER", "cpu_L,cpu_B,dsu,mcusys";
			node_33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO", "active,idle,off";
			node_34 = "SSPM_SWPM_GPU__LOADING", "top_loading";
			node_35 = "SSPM_SWPM_GPU__DVFS", "top_freq,vcore,mtcmos";
			node_36 = "SSPM_SWPM_GPU__URATE", "alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";
			node_37 = "SSPM_SWPM_GPU__THERMAL", "top_lkg";
			node_38 = "SSPM_SWPM_GPU__COUNTER", "GPU_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,", "TEX,VARY_SLOT,L20,L21,L22,L23";
			node_39 = "SSPM_SWPM_GPU__POWER", "gpu";
			node_4 = "SSPM_CM_MGR_LOADING", "ratio,cps";
			node_40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO", "RAW_A_active,RAW_B_active,RAW_C_active,idle,off";
			node_41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO", "P2_active,P2_idle,MFB_active,WPE_active,off";
			node_42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO", "FDVT_active,DVP_active,DVS_active,DV_idle,off";
			node_43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO", "active,off";
			node_44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO", "active,off";
			node_45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO", "active,off";
			node_46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO", "active,idle,off";
			node_47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO", "active,idle,off";
			node_48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO", "dact,cact,idle,dcm";
			node_49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE", "venc,vdec";
			node_5 = "SSPM_CM_MGR_POWER", "c_up_array_0,c_up_array_1,c_down_array_0,c_down_array_1,", "c_up_0,c_up_1,c_down_0,c_down_1,c_up,", "c_down,v_up,v_down,v2f_0,v2f_1";
			node_50 = "SSPM_SWPM_CORE__DVFS", "vcore,ddr_freq";
			node_51 = "SSPM_SWPM_CORE__POWER", "dramc,infra_top,aphy_vcore";
			node_52 = "SSPM_SWPM_CORE__LKG_POWER", "infra_top,dramc,thermal";
			node_53 = "SSPM_SWPM_DRAM__MEM_IDX", "read_bw,write_bw,", "srr_pct,ssr_pct,pdir_pct,", "phr_pct,acc_util,", "trans,mr4,ddr_freq";
			node_54 = "SSPM_SWPM_DRAM__DVFS", "ddr_freq";
			node_55 = "SSPM_SWPM_DRAM__POWER", "aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,", "dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";
			node_56 = "SSPM_SWPM_ME__POWER", "disp,mdp,venc,vdec";
			node_57 = "SSPM_SWPM_ME__IDX", "vdec_fps,venc_fps,disp_fps,disp_resolution";
			node_58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO", "active,idle,off";
			node_59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO", "active,idle,off";
			node_6 = "SSPM_CM_MGR_OPP", "v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,d_times_up,", "d_times_down";
			node_60 = "__SSPM_GPU_APU_SSC_CNT__", "APU_0_R,APU_0_W,GPU_0_R,GPU_0_W,", "APU_1_R,APU_1_W,GPU_1_R,", "GPU_1_W";
			node_61 = "SSPM_SLBC_SLOT", "enable,force,done,buffer_used,f_buffer,cached_used,force_size";
			node_62 = "SSPM_SLBC_REF", "venc,hifi3,sh_p2,sh_apu,mml,ainr,disp";
			node_63 = "SSPM_SLBC_BW", "mm,apu,mm_est";
			node_64 = "SSPM_SLBC_PMU", "hit,miss";
			node_65 = "SSPM_SLBC_WAY", "venc,hifi3,sh_p2,sh_apu,mml,ainr,disp,slb,cpu,gpu,slc,left";
			node_66 = "SSPM_SWPM_CPU__DSU_PMU", "dsu_cycles";
			node_7 = "SSPM_CM_MGR_RATIO", "ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,", "ratio_5,ratio_6,ratio_7";
			node_8 = "SSPM_CM_MGR_BW", "total_bw";
			node_9 = "SSPM_CM_MGR_CP_RATIO", "up0,up1,up2,up3,up4,up5,up6,", "down0,down1,down2,down3,down4,down5,down6";
			phandle = <0x230>;
		};
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x7c 0x1 0x0>;
		phandle = <0x162>;
		trustonic,real-drv = <0x1>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, disable_mrdump_key";
		mode = "IRQ";
		phandle = <0x139>;
		status = "okay";
	};

	msf@15810000 {
		clock-names = "MFB_CG_IMG_0", "MFB_CG_IMG_1", "MFB_CG_IMG_2", "MFB_CG_IMG_3", "MFB_CG_IMG_4";
		clocks = <0x11 0x0 0x11 0x4 0x11 0x2 0x11 0x5 0x12 0x3>;
		compatible = "mediatek,msf";
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		dvfsrc-vcore-supply = <0x15>;
		interconnect-names = "mfb_qos_rdma0", "mfb_qos_rdma1", "mfb_qos_rdma2", "mfb_qos_rdma3", "mfb_qos_rdma4", "mfb_qos_rdma5", "mfb_qos_wdma0", "mfb_qos_wdma1";
		interconnects = <0x13 0x40172 0x13 0x10000 0x13 0x40173 0x13 0x10000 0x13 0x40174 0x13 0x10000 0x13 0x40175 0x13 0x10000 0x13 0x40176 0x13 0x10000 0x13 0x40177 0x13 0x10000 0x13 0x40178 0x13 0x10000 0x13 0x40179 0x13 0x10000>;
		interrupts = <0x0 0xb1 0x4 0x0>;
		mboxes = <0xe 0x4 0x0 0x1>;
		mediatek,larb = <0xf 0x10>;
		msf_frame_done = [00 56];
		msf_token = [02 9a];
		operating-points-v2 = <0x14>;
		power-domains = <0xb 0x5 0xb 0x4>;
		reg = <0x0 0x15810000 0x0 0x1000>;
	};

	mss@15812000 {
		compatible = "mediatek,mss";
		interrupts = <0x0 0xb2 0x4 0x0>;
		mboxes = <0xe 0x3 0x0 0x1>;
		mss_frame_done = [00 58];
		mss_token = [02 99];
		reg = <0x0 0x15812000 0x0 0x1000>;
	};

	mt6363_temp {
		#thermal-sensor-cells = <0x1>;
		compatible = "mediatek,mt6363-pmic-temp";
		io-channel-names = "pmic6363_ts1", "pmic6363_ts2", "pmic6363_ts3", "pmic6363_ts4", "pmic6363_ts5", "pmic6363_ts6";
		io-channels = <0x44 0x5 0x44 0x6 0x44 0x7 0x44 0x8 0x44 0x15 0x44 0x18>;
		nvmem-cell-names = "mt6363_e_data";
		nvmem-cells = <0x45>;
		phandle = <0x4f>;
	};

	mt6369_temp {
		#thermal-sensor-cells = <0x1>;
		compatible = "mediatek,mt6369-pmic-temp";
		io-channel-names = "pmic6369_ts1", "pmic6369_ts2", "pmic6369_ts3", "pmic6369_ts4";
		io-channels = <0x46 0x5 0x46 0x6 0x46 0x7 0x46 0x8>;
		nvmem-cell-names = "mt6369_e_data";
		nvmem-cells = <0x47>;
		phandle = <0x50>;
	};

	mtee_svp {
		compatible = "medaitek,svp";
		phandle = <0x232>;

		MTEE {
			compatible = "mediatek,mtk_svp_on_mtee_support";
			phandle = <0x233>;
		};

		SecureVideoPath {
			compatible = "mediatek,mtk_sec_video_path_support";
			phandle = <0x234>;
		};
	};

	mtk_lpm {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		cg-shift = <0x0>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0x107 0x108 0x109 0x10a>;
		irq-remain = <0xfd 0xfe 0xff 0x100 0x101>;
		logger-enable-states = "mcusysoff", "system_mem", "system_pll", "system_bus";
		lpm-kernel-suspend = <0x0>;
		mcusys-cnt-chk = <0x1>;
		phandle = <0x22a>;
		pll-shift = <0x10>;
		power-gs = <0x0>;
		ranges;
		resource-ctrl = <0x102 0x103 0x104 0x105 0x106>;
		spm-cond = <0x10b 0x10c>;
		suspend-method = "enable";

		constraint-list {

			rc_bus26m {
				cond-info = <0x1>;
				id = <0x0>;
				phandle = <0x107>;
				rc-name = "bus26m";
				value = <0x1>;
			};

			rc_cpu_buck_ldo {
				cond-info = <0x0>;
				id = <0x3>;
				phandle = <0x10a>;
				rc-name = "cpu-buck-ldo";
				value = <0x1>;
			};

			rc_dram {
				cond-info = <0x1>;
				id = <0x2>;
				phandle = <0x109>;
				rc-name = "dram";
				value = <0x1>;
			};

			rc_syspll {
				cond-info = <0x1>;
				id = <0x1>;
				phandle = <0x108>;
				rc-name = "syspll";
				value = <0x1>;
			};
		};

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			phandle = <0x22b>;
			reg = <0x0 0x11b000 0x0 0x500>;
		};

		irq-remain-list {

			edge_keypad {
				phandle = <0xfd>;
				target = <0x10d>;
				value = <0x1 0x0 0x0 0x4>;
			};

			edge_mdwdt {
				phandle = <0xfe>;
				target = <0x10e>;
				value = <0x1 0x0 0x80000000 0x2000000>;
			};

			level_btif_rx {
				phandle = <0x100>;
				target = <0x10f>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level_btif_tx {
				phandle = <0xff>;
				target = <0x10f>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_usb {
				phandle = <0x101>;
				target = <0x26>;
				value = <0x0 0x0 0x0 0x0>;
			};
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0x22d>;
			reg = <0x0 0x11b500 0x0 0x300>;
		};

		mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			phandle = <0x22c>;
			reg = <0x0 0xc53a000 0x0 0x1000>;
		};

		power-gs-list {
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				phandle = <0x102>;
				value = <0x0>;
			};

			dram_s0 {
				id = <0x3>;
				phandle = <0x105>;
				value = <0x0>;
			};

			dram_s1 {
				id = <0x4>;
				phandle = <0x106>;
				value = <0x0>;
			};

			infra {
				id = <0x1>;
				phandle = <0x103>;
				value = <0x0>;
			};

			syspll {
				id = <0x2>;
				phandle = <0x104>;
				value = <0x0>;
			};
		};

		spm-cond-list {

			spm_cond_cg {
				cg-name = "MTCMOS_0", "INFRA_0", "INFRA_1", "INFRA_2", "INFRA_3", "INFRA_4", "INFRA_5", "PERI_0", "PERI_1", "PERI_2", "PERI_3", "MMSYS_0", "MMSYS_1", "MMSYS_2", "MDPSYS_0";
				phandle = <0x10b>;
			};

			spm_cond_pll {
				phandle = <0x10c>;
				pll-name = "UNIVPLL", "MFGPLL", "MFGSCPLL", "MSDCPLL", "TVPLL", "MMPLL", "APLL1", "APLL2";
			};
		};
	};

	mtk_ssc@1c01f000 {
		compatible = "mediatek,ssc";
		phandle = <0x11b>;
		safe-vlogic-uv = <0x927c0>;
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x164>;

		LDO4EN {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x17 0xb 0x0>;
			phandle = <0x167>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "et5904en4";
		};

		LDO7EN {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x17 0x9 0x0>;
			phandle = <0x165>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "et5904en7";
		};

		rt5133-gpio1 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x5d 0x0 0x0>;
			phandle = <0x169>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "rt5133-gpio1";
			vin-supply = <0x21>;
		};

		rt5133-gpio2 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x5d 0x1 0x0>;
			phandle = <0x16a>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "rt5133-gpio2";
			vin-supply = <0x21>;
		};

		rt5133-gpio3 {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x5d 0x2 0x0>;
			phandle = <0x16b>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "rt5133-gpio3";
			vin-supply = <0x21>;
		};

		rt5133_eint {
			phandle = <0x168>;
		};

		vs1pmic {
			compatible = "regulator-fixed";
			phandle = <0x166>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "vs1pmic";
			vin-supply = <0x5c>;
		};

		vs2pmu {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <0x17 0xa 0x0>;
			phandle = <0x2e>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-name = "vs2pmu";
		};
	};

	pbm {
		compatible = "mediatek,pbm";
		phandle = <0x157>;
	};

	pda@1a0b0000 {
		clock-names = "camsys_mraw_pda0", "mraw_larbx", "cam_main_cam2mm0_gals_cg_con", "cam_main_cam_cg_con";
		clocks = <0x18 0x11 0x18 0x0 0x18 0xf 0x18 0x3>;
		compatible = "mediatek,camera-pda";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		interconnect-names = "l13_pdai_a0", "l13_pdai_a1", "l13_pdao_a";
		interconnects = <0x13 0x401ac 0x13 0x10000 0x13 0x401ad 0x13 0x10000 0x13 0x401ae 0x13 0x10000>;
		interrupts = <0x0 0xa3 0x4 0x0>;
		iommus = <0x16 0x101ac 0x16 0x101ad 0x16 0x101ae>;
		mediatek,larbs = <0x20>;
		phandle = <0x11c>;
		power-domains = <0xb 0x9>;
		reg = <0x0 0x1a0b0000 0x0 0x1000>;
	};

	pdc {
		compatible = "mediatek,charger,pd";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		enable-inductor-protect = <0x1>;
		gauge = <0x2b>;
		ibus_err = <0xe>;
		min_charger_voltage = <0x4630c0>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		phandle = <0x225>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		vsys_watt = <0x4c4b40>;
	};

	pdchk {
		compatible = "mediatek,mt6855-pdchk";
	};

	pe {
		compatible = "mediatek,charger,pe";
		gauge = <0x2b>;
		min_charger_voltage = <0x4630c0>;
		pe_charger_current = <0x2dc6c0>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x221>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		vbat_threshold = <0x1036>;
	};

	pe2 {
		cable_imp_threshold = <0x2bb>;
		compatible = "mediatek,charger,pe2";
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dcs_input_current = <0x30d400>;
		dual_polling_ieoc = <0x6ddd0>;
		gauge = <0x2b>;
		min_charger_voltage = <0x4630c0>;
		pe20_ichg_level_threshold = <0xf4240>;
		phandle = <0x222>;
		sc_charger_current = <0x2dc6c0>;
		sc_input_current = <0x30d400>;
		slave_mivr_diff = <0x186a0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vbat_threshold = <0x1036>;
	};

	pe45 {
		compatible = "mediatek,charger,pe45";
		dcs-chg1-charger-current = <0x16e360>;
		dcs-chg2-charger-current = <0x16e360>;
		dcs-input-current = <0x30d400>;
		dual-polling-ieoc = <0x6ddd0>;
		gauge = <0x2b>;
		high-temp-to-enter-pe45 = <0x27>;
		high-temp-to-leave-pe45 = <0x2e>;
		ibus-err = <0xe>;
		low-temp-to-enter-pe45 = <0x10>;
		low-temp-to-leave-pe45 = <0xa>;
		min-charger-voltage = <0x4630c0>;
		pe45-r-cable-1a-lower = <0x1f4>;
		pe45-r-cable-2a-lower = <0x15f>;
		pe45-r-cable-3a-lower = <0xf0>;
		pe45-r-cable-current-limit = <0xbb8 0xbb8 0xbb8 0x9c4 0x898>;
		pe45-r-cable-level = <0xc8 0x12c 0x190 0x1f4 0x1f4>;
		pe45-r-cable-voltage = <0x1388 0x157c 0x1770 0x1964 0x1b58>;
		pe45-stop-battery-soc = <0x50>;
		phandle = <0x226>;
		sc-charger-current = <0x2dc6c0>;
		sc-input-current = <0x30d400>;
		slave-mivr-diff = <0x186a0>;
		vbat-threshold = <0x1036>;
	};

	pe5 {
		allow_not_check_ta_status;
		chg_time_max = <0x1518>;
		compatible = "mediatek,charger,pe5";
		force_ta_cv_vbat = <0x109a>;
		gauge = <0x2b>;
		idvchg_ss_init = <0x3e8>;
		idvchg_ss_step = <0xfa>;
		idvchg_ss_step1 = <0x64>;
		idvchg_ss_step1_vbat = <0xfa0>;
		idvchg_ss_step2 = <0x32>;
		idvchg_ss_step2_vbat = <0x1068>;
		idvchg_step = <0x32>;
		idvchg_term = <0x1f4>;
		ifod_threshold = <0xc8>;
		ircmp_rbat = <0x28>;
		ircmp_vclamp = <0x0>;
		ita_cap_min = <0x3e8>;
		ita_level = <0xbb8 0x9c4 0x7d0 0x5dc>;
		ita_level_dual = <0x1388 0xe74 0xd48 0xbb8>;
		phandle = <0x227>;
		polling_interval = <0x2710>;
		rcable_level = <0xfa 0x12c 0x177 0x1f4>;
		rcable_level_dual = <0xe6 0x15e 0x1c2 0x226>;
		rsw_min = <0x14>;
		start_soc_max = <0x50>;
		start_soc_min = <0x0>;
		start_vbat_max = <0x10cc>;
		support_ta = "pca_ta_pps", "pd_adapter";
		swchg_aicr = <0x0>;
		swchg_aicr_ss_init = <0x190>;
		swchg_aicr_ss_step = <0xc8>;
		swchg_ichg = <0x4b0>;
		swchg_off_vbat = <0x109a>;
		ta_blanking = <0x190>;
		ta_cv_ss_repeat_tmin = <0x19>;
		tbat_curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x258 0x384 0x41a 0xffffffff>;
		tbat_level_def = <0x0 0x0 0x0 0x5 0x19 0x28 0x2b 0x2e 0x32>;
		tbat_recovery_area = <0x3>;
		tdvchg_curlmt = <0xffffffff 0xffffffff 0xffffffff 0x12c 0x0 0x12c 0x258 0x384 0xffffffff>;
		tdvchg_level_def = <0x0 0x0 0x0 0x5 0x19 0x37 0x3c 0x41 0x46>;
		tdvchg_recovery_area = <0x3>;
		tswchg_curlmt = <0xffffffff 0xffffffff 0xffffffff 0xc8 0x0 0xc8 0x12c 0x190 0xffffffff>;
		tswchg_level_def = <0x0 0x0 0x0 0x5 0x19 0x41 0x46 0x4b 0x50>;
		tswchg_recovery_area = <0x3>;
		tta_curlmt = <0x0 0x0 0x0 0x0 0x0 0x12c 0x258 0x384 0xffffffff>;
		tta_level_def = <0x0 0x0 0x0 0x0 0x19 0x32 0x3c 0x46 0x50>;
		tta_recovery_area = <0x3>;
		vbat_cv = <0x10fe>;
		vbat_threshold = <0x1036>;
		vta_cap_max = <0x2af8>;
		vta_cap_min = <0x1a90>;
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6855-oc-debug";
		interrupt-names = "LVSYS_R", "LVSYS_F";
		interrupt-parent = <0x110>;
		interrupts = <0x36 0x0 0x37 0x0>;
		status = "okay";
	};

	power-controller@1C001000 {
		#power-domain-cells = <0x1>;
		clock-names = "audio", "cam", "disp", "mdp", "mm_infra", "mmup", "dip1", "isp", "ipe", "vde", "ven", "cam-0", "cam-1", "cam_lp-0", "cam_lp-1", "disp-0", "mdp_lp-0", "isp-0", "isp-1", "isp-2", "dip1-0", "dip1-1", "dip1-2", "vde-0", "cam_suba-0", "cam_subb-0", "ipe-0";
		clocks = <0x2 0x17 0x2 0x38 0x2 0x4 0x2 0x5 0x2 0x6 0x2 0x7 0x2 0x36 0x2 0x36 0x2 0x37 0x2 0x2b 0x2 0x2a 0x18 0x0 0x18 0x2 0x18 0xf 0x18 0xe 0x19 0x2c 0x1a 0x2 0x11 0x0 0x11 0x1 0x11 0x5 0x12 0x0 0x12 0x1 0x12 0x3 0x1b 0x0 0x1c 0x0 0x1d 0x0 0x1e 0x2>;
		compatible = "mediatek,mt6855-scpsys", "syscon";
		infracfg = <0x3>;
		phandle = <0xb>;
		reg = <0x0 0x1c001000 0x0 0x1000>;
		vlpcfg = <0x1f>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	qos@0011bb00 {
		compatible = "mediatek,mt6893-qos";
		mediatek,qos_enable = <0x1>;
		phandle = <0x15e>;
		reg = <0x0 0x11bb00 0x0 0x100>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x141>;
		ranges;

		reserve-memory-vcp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x50000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-vcp_share";
			no-map;
			size = <0x0 0x201000>;
		};

		ssheap-reserved-cma_memory {
			alignment = <0x0 0x200000>;
			compatible = "shared-dma-pool";
			phandle = <0x43>;
			reusable;
			size = <0x0 0x10000000>;
		};

		ssmr-reserved-cma_memory {
			alignment = <0x0 0x1000000>;
			compatible = "shared-dma-pool";
			phandle = <0x42>;
			reusable;
			size = <0x0 0x10000000>;
		};
	};

	soc {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "simple-bus";
		ranges;

		MD1_SIM1_HOT_PLUG_EINT {
			phandle = <0x1b9>;
		};

		MD1_SIM2_HOT_PLUG_EINT {
			phandle = <0x1ba>;
		};

		aes_top0@10016000 {
			compatible = "mediatek,aes_top0";
			reg = <0x0 0x10016000 0x0 0x1000>;
		};

		aie@1b001000 {
			clock-names = "aie", "FDVT_CLK_IPE_LARB20";
			clocks = <0x1e 0x3 0x1e 0x1>;
			compatible = "mediatek,mt6855-aie", "mediatek,aie-hw2.0";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			fdvt_frame_done = <0x21>;
			interrupts = <0x0 0xb5 0x4 0x0>;
			iommus = <0x16 0x20280 0x16 0x20281 0x16 0x20282 0x16 0x20283>;
			mboxes = <0xe 0x1 0x0 0x1 0x8a 0xb 0x0 0x1>;
			mediatek,larb = <0xa4>;
			power-domains = <0xb 0x6>;
			reg = <0x0 0x1b001000 0x0 0x1000>;
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0x0 0x10209000 0x0 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0x0 0x1020b000 0x0 0x1000>;
		};

		ap_ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0x0 0x1023c000 0x0 0x1000>;
		};

		ap_ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0x0 0x1023e000 0x0 0x1000>;
		};

		ap_ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0x0 0x1024c000 0x0 0x1000>;
		};

		ap_ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0x0 0x1025c000 0x0 0x1000>;
		};

		apcldmain@1021f000 {
			compatible = "mediatek,apcldmain";
			reg = <0x0 0x1021f000 0x0 0x1000>;
		};

		apcldmain_ao@10014000 {
			compatible = "mediatek,apcldmain_ao";
			reg = <0x0 0x10014000 0x0 0x400>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0x0 0x1021b800 0x0 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0x0 0x1021bc00 0x0 0x400>;
		};

		apcldmamisc_ao@10014800 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0x0 0x10014800 0x0 0x400>;
		};

		apcldmamisc_ao@10014c00 {
			compatible = "mediatek,apcldmamisc_ao";
			reg = <0x0 0x10014c00 0x0 0x400>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0x0 0x1021b400 0x0 0x400>;
		};

		apcldmaout_ao@10014400 {
			compatible = "mediatek,apcldmaout_ao";
			reg = <0x0 0x10014400 0x0 0x400>;
		};

		apirq@1000b000 {
			compatible = "mediatek,apirq";
			reg = <0x0 0x1000b000 0x0 0x1000>;
		};

		apirq@11e60000 {
			compatible = "mediatek,mt6983-eint";
			interrupts = <0x0 0xef 0x4 0x0>;
			mediatek,instance-num = <0x4>;
			mediatek,pins = <0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x2 0x0 0x2 0x1 0x3 0x0 0x3 0x1 0x4 0x0 0x4 0x0 0x5 0x0 0x5 0x0 0x6 0x0 0x6 0x0 0x7 0x0 0x7 0x0 0x8 0x0 0x8 0x0 0x9 0x0 0x9 0x0 0xa 0x0 0xa 0x0 0xb 0x0 0xb 0x0 0xc 0x0 0xc 0x0 0xd 0x2 0x0 0x1 0xe 0x2 0x1 0x1 0xf 0x2 0x2 0x1 0x10 0x2 0x3 0x1 0x11 0x2 0x4 0x1 0x12 0x2 0x5 0x1 0x13 0x2 0x6 0x1 0x14 0x2 0x7 0x1 0x15 0x2 0x8 0x1 0x16 0x2 0x9 0x1 0x17 0x2 0xa 0x1 0x18 0x2 0xb 0x1 0x19 0x2 0xc 0x1 0x1a 0x2 0xd 0x1 0x1b 0x2 0xe 0x1 0x1c 0x2 0xf 0x1 0x1d 0x2 0x10 0x1 0x1e 0x2 0x11 0x1 0x1f 0x2 0x12 0x1 0x20 0x2 0x13 0x1 0x21 0x2 0x14 0x1 0x22 0x2 0x15 0x1 0x23 0x0 0xd 0x0 0x24 0x0 0xe 0x0 0x25 0x0 0xf 0x0 0x26 0x0 0x10 0x0 0x27 0x1 0x0 0x1 0x28 0x1 0x1 0x1 0x29 0x1 0x2 0x1 0x2a 0x1 0x3 0x1 0x2b 0x1 0x4 0x1 0x2c 0x1 0x5 0x1 0x2d 0x1 0x6 0x1 0x2e 0x2 0x16 0x1 0x2f 0x2 0x17 0x1 0x30 0x2 0x18 0x1 0x31 0x2 0x19 0x1 0x32 0x2 0x1a 0x1 0x33 0x1 0x7 0x1 0x34 0x1 0x8 0x0 0x35 0x0 0x11 0x0 0x36 0x0 0x12 0x0 0x37 0x0 0x13 0x0 0x38 0x0 0x14 0x0 0x39 0x0 0x15 0x0 0x3a 0x0 0x16 0x0 0x3b 0x0 0x17 0x0 0x3c 0x0 0x18 0x0 0x3d 0x0 0x19 0x0 0x3e 0x0 0x1a 0x0 0x3f 0x0 0x1b 0x0 0x40 0x0 0x1c 0x0 0x41 0x1 0x9 0x0 0x42 0x1 0xa 0x0 0x43 0x1 0xb 0x0 0x44 0x1 0xc 0x0 0x45 0x1 0xd 0x0 0x46 0x1 0xe 0x0 0x47 0x1 0xf 0x0 0x48 0x1 0x10 0x0 0x49 0x0 0x1d 0x0 0x4a 0x0 0x1e 0x0 0x4b 0x0 0x1f 0x0 0x4c 0x0 0x20 0x0 0x4d 0x0 0x21 0x0 0x4e 0x0 0x22 0x0 0x4f 0x0 0x23 0x0 0x50 0x0 0x24 0x0 0x51 0x2 0x1b 0x1 0x52 0x1 0x11 0x0 0x53 0x1 0x12 0x0 0x54 0x1 0x13 0x0 0x55 0x1 0x14 0x0 0x56 0x1 0x15 0x0 0x57 0x1 0x16 0x0 0x58 0x2 0x1c 0x0 0x59 0x2 0x1d 0x0 0x5a 0x2 0x1e 0x0 0x5b 0x2 0x1f 0x0 0x5c 0x2 0x20 0x0 0x5d 0x2 0x21 0x0 0x5e 0x2 0x22 0x0 0x5f 0x2 0x23 0x0 0x60 0x2 0x24 0x0 0x61 0x1 0x17 0x0 0x62 0x1 0x18 0x0 0x63 0x1 0x19 0x0 0x64 0x1 0x1a 0x0 0x65 0x1 0x1b 0x0 0x66 0x1 0x1c 0x0 0x67 0x2 0x25 0x0 0x68 0x2 0x26 0x0 0x69 0x2 0x27 0x0 0x6a 0x2 0x28 0x0 0x6b 0x2 0x29 0x0 0x6c 0x2 0x2a 0x0 0x6d 0x2 0x2b 0x0 0x6e 0x2 0x2c 0x0 0x6f 0x2 0x2d 0x0 0x70 0x2 0x2e 0x0 0x71 0x2 0x2f 0x0 0x72 0x2 0x30 0x0 0x73 0x2 0x31 0x0 0x74 0x2 0x32 0x0 0x75 0x2 0x33 0x0 0x76 0x2 0x34 0x0 0x77 0x2 0x35 0x0 0x78 0x2 0x36 0x0 0x79 0x2 0x37 0x0 0x7a 0x2 0x38 0x0 0x7b 0x2 0x39 0x0 0x7c 0x2 0x3a 0x0 0x7d 0x2 0x3b 0x0 0x7e 0x2 0x3c 0x0 0xce 0x3 0x0 0x0 0xcf 0x3 0x1 0x0 0xd0 0x3 0x2 0x0 0xd1 0x3 0x3 0x0 0xd2 0x3 0x4 0x0 0xd3 0x3 0x5 0x0 0xd4 0x3 0x6 0x0 0xd5 0x3 0x7 0x0 0xd6 0x3 0x8 0x0 0xd7 0x3 0x9 0x0 0xd8 0x3 0xa 0x0 0xd9 0x3 0xb 0x0 0xda 0x3 0xc 0x0 0xdb 0x3 0xd 0x0 0xdc 0x3 0xe 0x0 0xdd 0x3 0xf 0x0 0xde 0x3 0x10 0x0 0xdf 0x3 0x11 0x0 0xe0 0x3 0x12 0x0 0xe1 0x3 0x13 0x0>;
			mediatek,total-pin-number = <0xe2>;
			phandle = <0x68>;
			reg = <0x0 0x11e60000 0x0 0x1000 0x0 0x11ce0000 0x0 0x1000 0x0 0x11de0000 0x0 0x1000 0x0 0x1c01e000 0x0 0x1000>;
			reg-name = "eint-w", "eint-e", "eint-s", "eint-c";
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0x0 0x1000c000 0x0 0xe00>;
		};

		apxgpt@10008000 {
			compatible = "mediatek,apxgpt";
			reg = <0x0 0x10008000 0x0 0x1000>;
		};

		audio_sram@11052000 {
			block_size = <0x1000>;
			compatible = "mediatek,audio_sram";
			mode_size = <0x9c00 0xd000>;
			prefer_mode = <0x0>;
			reg = <0x0 0x11052000 0x0 0xd000>;
		};

		aw36515 {
			compatible = "mediatek,flashlights_aw36515";
			decouple = <0x1>;
			phandle = <0x212>;
			pinctrl-0 = <0xe4>;
			pinctrl-1 = <0xe5>;
			pinctrl-2 = <0xe6>;
			pinctrl-names = "default", "aw36515hwen_high", "aw36515hwen_low";
			status = "okay";
		};

		bpi_bsi_slv0@1021e000 {
			compatible = "mediatek,bpi_bsi_slv0";
			reg = <0x0 0x1021e000 0x0 0x1000>;
		};

		bpi_bsi_slv1@1021f000 {
			compatible = "mediatek,bpi_bsi_slv1";
			reg = <0x0 0x1021f000 0x0 0x1000>;
		};

		bpi_bsi_slv2@10225000 {
			compatible = "mediatek,bpi_bsi_slv2";
			reg = <0x0 0x10225000 0x0 0x1000>;
		};

		btif@1100c000 {
			clock-names = "btifc", "apdmac";
			clocks = <0x5 0x8 0x5 0x12>;
			compatible = "mediatek,btif";
			interrupts = <0x0 0x1ca 0x4 0x0 0x0 0x1b5 0x4 0x0 0x0 0x1b6 0x4 0x0>;
			phandle = <0x10f>;
			reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11300c00 0x0 0x80 0x0 0x11300c80 0x0 0x80 0x0 0x11036010 0x0 0x4 0x0 0x11036a84 0x0 0x4>;
		};

		bus_dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0x0 0x10208000 0x0 0x1000>;
		};

		bus_parity {
			compatible = "mediatek,bus-parity";
			infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2SUBEMI_M0", "MCU2SUBEMI_M1", "MCU2IFR", "IFR_L3C2MCU";
			infra-types = <0x2 0x2 0x2 0x2 0x1 0x0>;
			interrupt-names = "mcu-bus-parity", "infra-bus-parity";
			interrupts = <0x0 0x16 0x4 0x0 0x0 0xe1 0x4 0x0>;
			mcu-data-len = <0x4 0x4 0x2 0x4 0x2 0x2>;
			mcu-names = "MST_CCI_M0", "MST_CCI_M1", "MST_INTAXI_", "SLV_1TO2", "SLV_L3C", "SLV_GIC";
			mcu-types = <0x0 0x0 0x0 0x1 0x1 0x1>;
			reg = <0x0 0xc538800 0x0 0x20 0x0 0xc538820 0x0 0x20 0x0 0xc538840 0x0 0x20 0x0 0xc538860 0x0 0x40 0x0 0xc5388a0 0x0 0x30 0x0 0xc5388d0 0x0 0x30 0x0 0x10270600 0x0 0x14 0x0 0x10270620 0x0 0x14 0x0 0x1030e600 0x0 0x14 0x0 0x1030e620 0x0 0x14 0x0 0x100017a8 0x0 0x14 0x0 0x100017bc 0x0 0x8 0x0 0xc53a39c 0x0 0x4>;
		};

		bus_tracer@0d040000 {
			compatible = "mediatek,bus_tracer-v1";
			mediatek,at_id = <0x10 0x30>;
			mediatek,enabled_tracer = <0x0 0x1>;
			mediatek,err_flag = <0xe7f8ffff>;
			mediatek,num_tracer = <0x2>;
			reg = <0x0 0xd040000 0x0 0x1000 0x0 0xd01a000 0x0 0x1000 0x0 0xd041000 0x0 0x3000 0x0 0xd044000 0x0 0x1000 0x0 0xd040800 0x0 0x100 0x0 0xd040900 0x0 0x100>;
		};

		cache-parity {
			arm_dsu_ecc_hwirq = <0x20>;
			compatible = "mediatek,mt6873-cache-parity";
			ecc-irq-support = <0x1>;
			interrupts = <0x0 0x1 0x4 0x0 0x0 0x2 0x4 0x0 0x0 0x3 0x4 0x0 0x0 0x4 0x4 0x0 0x0 0x5 0x4 0x0 0x0 0x6 0x4 0x0 0x0 0x7 0x4 0x0 0x0 0x8 0x4 0x0 0x0 0x0 0x4 0x0>;
		};

		cam1_inner_legacy@1a038000 {
			compatible = "mediatek,cam1_inner_legacy";
			reg = <0x0 0x1a038000 0x0 0x8000>;
		};

		cam1_legacy@1a030000 {
			compatible = "mediatek,cam1_legacy";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <0x0 0x88 0x4 0x0>;
			mediatek,larb = <0xa2>;
			phandle = <0x1f5>;
			power-domains = <0xb 0xa>;
			reg = <0x0 0x1a030000 0x0 0x8000>;
		};

		cam2_inner_legacy@1a058000 {
			compatible = "mediatek,cam2_inner_legacy";
			reg = <0x0 0x1a058000 0x0 0x8000>;
		};

		cam2_legacy@1a050000 {
			compatible = "mediatek,cam2_legacy";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <0x0 0x89 0x4 0x0>;
			mediatek,larb = <0xa3>;
			phandle = <0x1f7>;
			power-domains = <0xb 0xb>;
			reg = <0x0 0x1a050000 0x0 0x8000>;
		};

		cam3_inner_legacy@1a078000 {
			compatible = "mediatek,cam3_inner_legacy";
			reg = <0x0 0x1a078000 0x0 0x8000>;
		};

		cam3_legacy@1a070000 {
			compatible = "mediatek,cam3_legacy";
			phandle = <0x1f9>;
			reg = <0x0 0x1a070000 0x0 0x8000>;
		};

		cam_mem {
			compatible = "mediatek,cam_mem";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			iommus = <0x16 0x10120 0x16 0x10121 0x16 0x10122 0x16 0x10123 0x16 0x10124 0x16 0x10125 0x16 0x10126 0x16 0x10127 0x16 0x10128 0x16 0x10129 0x16 0x1012a 0x16 0x1012b 0x16 0x1012c 0x16 0x1012d 0x16 0x1012e 0x16 0x1012f 0x16 0x10130 0x16 0x10131 0x16 0x10132 0x16 0x10133 0x16 0x10134 0x16 0x10135 0x16 0x10136 0x16 0x10137 0x16 0x10138 0x16 0x10139 0x16 0x10160 0x16 0x10161 0x16 0x10162 0x16 0x10163 0x16 0x10164 0x16 0x10165 0x16 0x10166 0x16 0x10167 0x16 0x10168 0x16 0x10169 0x16 0x1016a 0x16 0x1016b 0x16 0x1016c 0x16 0x1016d 0x16 0x1016e 0x16 0x1016f 0x16 0x10170 0x16 0x10171 0x16 0x10172 0x16 0x10173 0x16 0x10174 0x16 0x10175 0x16 0x10176 0x16 0x10177 0x16 0x10178 0x16 0x10179 0x16 0x101a0 0x16 0x101a1 0x16 0x101a2 0x16 0x101a6 0x16 0x101a7 0x16 0x101a8 0x16 0x10200 0x16 0x10201 0x16 0x10202 0x16 0x10203 0x16 0x10204 0x16 0x10205 0x16 0x10206 0x16 0x10207 0x16 0x10208 0x16 0x10209 0x16 0x1020a 0x16 0x1020b 0x16 0x1020c 0x16 0x1020d 0x16 0x1020e 0x16 0x1020f 0x16 0x10210 0x16 0x10220 0x16 0x10221 0x16 0x10222 0x16 0x10223 0x16 0x10224 0x16 0x10225 0x16 0x10226 0x16 0x10227 0x16 0x10228 0x16 0x10229 0x16 0x1022a 0x16 0x1022b 0x16 0x1022c 0x16 0x1022d 0x16 0x1022e 0x16 0x1022f 0x16 0x10230>;
		};

		cam_qos_legacy {
			compatible = "mediatek,cam_qos_legacy";
			dvfsrc-vcore-supply = <0x15>;
			l13_cam_camsv4 = <0x101a6>;
			l13_cam_camsv5 = <0x101a7>;
			l13_cam_camsv6 = <0x101a8>;
			l13_cam_mrawi = <0x101a0>;
			l13_cam_mrawo0 = <0x101a1>;
			l13_cam_mrawo1 = <0x101a2>;
			l16_cam_aaho_r1_a = <0x1020f>;
			l16_cam_aao_r1_a = <0x10208>;
			l16_cam_afo_r1_a = <0x10209>;
			l16_cam_bpci_r1_a = <0x10203>;
			l16_cam_cqi_r1_a = <0x10202>;
			l16_cam_crzo_r1_a = <0x1020c>;
			l16_cam_flko_r1_a = <0x1020a>;
			l16_cam_imgo_r1_a = <0x10200>;
			l16_cam_lceso_r1_a = <0x1020b>;
			l16_cam_lsci_r1_a = <0x10210>;
			l16_cam_ltmso_r1_a = <0x1020d>;
			l16_cam_rawi_r2_a = <0x10206>;
			l16_cam_rawi_r3_a = <0x10207>;
			l16_cam_rrzo_r1_a = <0x10201>;
			l16_cam_rsso_r1_a = <0x1020e>;
			l16_cam_ufdi_r2_a = <0x10205>;
			l16_cam_yuvo_r1_a = <0x10204>;
			l17_cam_aaho_r1_b = <0x1022f>;
			l17_cam_aao_r1_b = <0x10228>;
			l17_cam_afo_r1_b = <0x10229>;
			l17_cam_bpci_r1_b = <0x10223>;
			l17_cam_cqi_r1_b = <0x10222>;
			l17_cam_crzo_r1_b = <0x1022c>;
			l17_cam_flko_r1_b = <0x1022a>;
			l17_cam_imgo_r1_b = <0x10220>;
			l17_cam_lceso_r1_b = <0x1022b>;
			l17_cam_lsci_r1_b = <0x10230>;
			l17_cam_ltmso_r1_b = <0x1022d>;
			l17_cam_rawi_r2_b = <0x10226>;
			l17_cam_rawi_r3_b = <0x10227>;
			l17_cam_rrzo_r1_b = <0x10221>;
			l17_cam_rsso_r1_b = <0x1022e>;
			l17_cam_ufdi_r2_b = <0x10225>;
			l17_cam_yuvo_r1_b = <0x10224>;
			operating-points-v2 = <0xb8>;
		};

		camera_af_hw_node {
			camaf_m1_pmic-supply = <0x7f>;
			compatible = "mediatek,camera_af_lens";
			phandle = <0x214>;
			status = "okay";
		};

		camisp_legacy@1a000000 {
			#clock-cells = <0x1>;
			clock-names = "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV1_CGPDN", "CAMSYS_CAMSV2_CGPDN", "CAMSYS_CAMSV3_CGPDN", "CAMSYS_LARB13_CGPDN", "CAMSYS_LARB14_CGPDN", "CAMSYS_SENINF_CGPDN", "CAMSYS_MAIN_CAM2MM_GALS_CGPDN", "CAMSYS_RAWALARB16_CGPDN", "CAMSYS_RAWACAM_CGPDN", "CAMSYS_RAWATG_CGPDN", "CAMSYS_RAWBLARB17_CGPDN", "CAMSYS_RAWBCAM_CGPDN", "CAMSYS_RAWBTG_CGPDN", "TOPCKGEN_TOP_MUX_CAMTM";
			clocks = <0x18 0x3 0x18 0x4 0x18 0x7 0x18 0x8 0x18 0x9 0x18 0x0 0x18 0x2 0x18 0x5 0x18 0xf 0x1c 0x0 0x1c 0x1 0x1c 0x2 0x1d 0x0 0x1d 0x1 0x1d 0x2 0x2 0x39>;
			compatible = "mediatek,camisp_legacy";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			mediatek,larb = <0x20>;
			mediatek,platform = "mt6855";
			phandle = <0x1f4>;
			power-domains = <0xb 0x9>;
			reg = <0x0 0x1a000000 0x0 0x10000>;
		};

		camsv2_legacy@1a092000 {
			compatible = "mediatek,camsv2_legacy";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <0x0 0x8f 0x4 0x0>;
			mediatek,larb = <0x20>;
			phandle = <0x1fb>;
			reg = <0x0 0x1a092000 0x0 0x1000>;
		};

		camsv3_legacy@1a093000 {
			compatible = "mediatek,camsv3_legacy";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <0x0 0x90 0x4 0x0>;
			mediatek,larb = <0x20>;
			phandle = <0x1fc>;
			reg = <0x0 0x1a093000 0x0 0x1000>;
		};

		camsv4_legacy@1a094000 {
			compatible = "mediatek,camsv4_legacy";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <0x0 0x91 0x4 0x0>;
			mediatek,larb = <0x20>;
			phandle = <0x1fd>;
			reg = <0x0 0x1a094000 0x0 0x1000>;
		};

		camsv5_legacy@1a095000 {
			compatible = "mediatek,camsv5_legacy";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <0x0 0x92 0x4 0x0>;
			mediatek,larb = <0x20>;
			phandle = <0x1fe>;
			reg = <0x0 0x1a095000 0x0 0x1000>;
		};

		camsv6_legacy@1a096000 {
			compatible = "mediatek,camsv6_legacy";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <0x0 0x96 0x4 0x0>;
			mediatek,larb = <0x20>;
			phandle = <0x1ff>;
			reg = <0x0 0x1a096000 0x0 0x1000>;
		};

		camsv7_legacy@1a097000 {
			compatible = "mediatek,camsv7_legacy";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			interrupts = <0x0 0x97 0x4 0x0>;
			mediatek,larb = <0x20>;
			phandle = <0x200>;
			reg = <0x0 0x1a097000 0x0 0x1000>;
		};

		camsys_rawa_legacy@1a04f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,camsys_rawa_legacy";
			phandle = <0x1f6>;
			reg = <0x0 0x1a04f000 0x0 0x1000>;
		};

		camsys_rawb_legacy@1a06f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,camsys_rawb_legacy";
			phandle = <0x1f8>;
			reg = <0x0 0x1a06f000 0x0 0x1000>;
		};

		camsys_rawc_legacy@1a08f000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,camsys_rawc_legacy";
			phandle = <0x1fa>;
			reg = <0x0 0x1a08f000 0x0 0x1000>;
		};

		ccci_scp {
			clock-names = "infra-ccif2-ap", "infra-ccif2-md";
			clocks = <0x3 0x10 0x3 0x11>;
			compatible = "mediatek,ccci_md_scp";
			phandle = <0x1b6>;
			reg = <0x0 0x1023c000 0x0 0x1000 0x0 0x1023d000 0x0 0x1000>;
		};

		ccifdriver@10209000 {
			clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif4-md", "infra-ccif5-md";
			clocks = <0x3 0x6 0x3 0x8 0x3 0x4 0x3 0x5 0x3 0x18 0x3 0xf>;
			compatible = "mediatek,ccci_ccif";
			interrupts = <0x0 0xe4 0x4 0x0 0x0 0xe5 0x4 0x0>;
			mediatek,ccif_hw_reset_ver = <0x1>;
			mediatek,sram_size = <0x200>;
			phandle = <0x1b4>;
			reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
		};

		clock_buffer_ctrl {
			compatible = "mediatek,clock_buffer_ctrl";
			consys = <0x51>;
			mediatek,enable;
			mediatek,xo-bbck4 = <0x0>;
			mediatek,xo-buf-hwbblpm-bypass = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			mediatek,xo-buf-hwbblpm-mask = <0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			phandle = <0x6c>;
			pmif = <0x6d 0x0>;
			srclken_rc = <0x6e>;
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mboxes = <0xe 0xe 0x0 0x1 0x89 0xe 0xffffffff 0x1 0x8a 0x8 0x0 0x1>;
			mediatek,gce = <0xe>;
			mediatek,gce-subsys = <0x63 0x1>;
			mmsys_config = <0xad>;
			token_gpr_set4 = [02 c0];
			token_user0 = [02 89];
		};

		consys@18002000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			#thermal-sensor-cells = <0x0>;
			clock-names = "ccif";
			clocks = <0x3 0x17>;
			compatible = "mediatek,mt6855-consys";
			emi-addr = <0x0>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0x80000000>;
			emi-size = <0x500000>;
			interrupts = <0x0 0x81 0x4 0x0 0x0 0x80 0x4 0x0 0x0 0x84 0x4 0x0>;
			phandle = <0x51>;
			power-domains = <0xb 0x1>;
			reg = <0x0 0x18002000 0x0 0x1000 0x0 0x1c007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x1c001000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x1024c000 0x0 0x40>;
		};

		cpuhvfs@00114400 {
			apmixedsys = <0x60>;
			clk-div = <0xa2a0 0xa2a4 0xa2e0>;
			clk-div-base = <0x61>;
			compatible = "mediatek,cpufreq-hybrid";
			cslog-range = <0x3d0 0xfa0>;
			mcucfg-ver = <0x0>;
			nvmem-cell-names = "lkginfo";
			nvmem-cells = <0x64>;
			phandle = <0x16f>;
			pll-con = <0x20c 0x21c 0x23c>;
			proc1-supply = <0x62>;
			proc2 = <0x186a>;
			proc2-supply = <0x63>;
			proc3-supply = <0x62>;
			reg = <0x0 0x114400 0x0 0xc00 0x0 0x11bc00 0x0 0x1400 0x0 0x112800 0x0 0x1800 0x0 0x114f40 0x0 0xc0>;
			reg-names = "USRAM", "CSRAM", "ESRAM";
			tbl-off = <0x4 0x4c 0x94>;
		};

		cq_dma@10212000 {
			clock-names = "cqdma";
			clocks = <0x3 0xd>;
			compatible = "mediatek,mt6765-cqdma";
			dma-channel-mask = <0x3f>;
			dma-channels = <0x4>;
			interrupts = <0x0 0x104 0x4 0x0 0x0 0x105 0x4 0x0 0x0 0x106 0x4 0x0 0x0 0x107 0x4 0x0>;
			phandle = <0x1b0>;
			reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212100 0x0 0x80 0x0 0x10212200 0x0 0x80 0x0 0x10212300 0x0 0x80>;
		};

		dbg_cti@0d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0x0 0xd020000 0x0 0x10000>;
		};

		dbg_dem@0d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0x0 0xd0a0000 0x0 0x10000>;
		};

		dbg_etr@0d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0x0 0xd030000 0x0 0x1000>;
		};

		dbg_mdsys1@0d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0x0 0xd100000 0x0 0x100000>;
		};

		dbg_tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0x0 0x10218000 0x0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6855-devapc";
			interrupts = <0x0 0xe2 0x4 0x0 0x0 0x21e 0x4 0x0 0x0 0x28d 0x4 0x0 0x0 0x11f 0x4 0x0 0x0 0xcf 0x4 0x0>;
			reg = <0x0 0x10207000 0x0 0x1000 0x0 0x10274000 0x0 0x1000 0x0 0x11020000 0x0 0x1000 0x0 0x1c01c000 0x0 0x1000 0x0 0x1e826000 0x0 0x1000 0x0 0x1e826000 0x0 0x1000 0x0 0x1eca4000 0x0 0x1000 0x0 0x10030000 0x0 0x1000 0x0 0x1c018000 0x0 0x1000 0x0 0x1e820000 0x0 0x1000 0x0 0x1e820000 0x0 0x1000 0x0 0x1eca0000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000 0x0 0x10c000 0x0 0x1000>;
		};

		devapc_ao_infra_peri@1000e000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x0 0x1000e000 0x0 0x1000>;
		};

		devapc_ao_infra_peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x0 0x10022000 0x0 0x1000>;
		};

		devapc_ao_infra_peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x0 0x10023000 0x0 0x1000>;
		};

		devapc_ao_infra_peri@10024000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x0 0x10024000 0x0 0x1000>;
		};

		devapc_ao_infra_peri@10025000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0x0 0x10025000 0x0 0x1000>;
		};

		devapc_ao_md@10019000 {
			compatible = "mediatek,devapc_ao_md";
			reg = <0x0 0x10019000 0x0 0x1000>;
		};

		devapc_ao_mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0x0 0x1001c000 0x0 0x1000>;
		};

		devapc_mpu_ao@10015000 {
			compatible = "mediatek,devapc_mpu_ao";
			reg = <0x0 0x10015000 0x0 0x1000>;
		};

		dfd_mcu@0c530000 {
			buf_addr_align = <0x1000000>;
			buf_length = <0x280000>;
			check_pattern_offset = <0x0>;
			chip_id_offset = <0x18>;
			compatible = "mediatek,dfd_mcu";
			dfd_disable_efuse = <0xffffffff 0xffffffff>;
			dfd_timeout = <0x190>;
			enabled = <0x1>;
			hw_version = <0x1e>;
			nr_big_core = <0x2>;
			nr_header_row = <0x0>;
			nr_max_core = <0x8>;
			nr_rs_entry_big = <0x2>;
			nr_rs_entry_little = <0x6>;
			phandle = <0x1bb>;
			sw_version = <0x1>;

			dfd_cache {
				buf_length = <0x2000000>;
				dfd_timeout = <0x4e20>;
				enabled = <0x0>;
				phandle = <0x1bc>;
				tap_en = <0x43ff>;
			};
		};

		dip_a0@15021000 {
			compatible = "mediatek,dip1";
			interrupts = <0x0 0x159 0x4 0x0>;
			reg = <0x0 0x15021000 0x0 0xc000>;
		};

		dip_a1@15022000 {
			compatible = "mediatek,dip_a1";
			reg = <0x0 0x15022000 0x0 0x1000>;
		};

		dip_a2@15023000 {
			compatible = "mediatek,dip_a2";
			reg = <0x0 0x15023000 0x0 0x1000>;
		};

		dip_a3@15024000 {
			compatible = "mediatek,dip_a3";
			reg = <0x0 0x15024000 0x0 0x1000>;
		};

		dip_a4@15025000 {
			compatible = "mediatek,dip_a4";
			reg = <0x0 0x15025000 0x0 0x1000>;
		};

		dip_a5@15026000 {
			compatible = "mediatek,dip_a5";
			reg = <0x0 0x15026000 0x0 0x1000>;
		};

		dip_a6@15027000 {
			compatible = "mediatek,dip_a6";
			reg = <0x0 0x15027000 0x0 0x1000>;
		};

		dip_a7@15028000 {
			compatible = "mediatek,dip_a7";
			reg = <0x0 0x15028000 0x0 0x1000>;
		};

		dip_a8@15029000 {
			compatible = "mediatek,dip_a8";
			reg = <0x0 0x15029000 0x0 0x1000>;
		};

		dip_a9@1502a000 {
			compatible = "mediatek,dip_a9";
			reg = <0x0 0x1502a000 0x0 0x1000>;
		};

		disp_aal0@1400d000 {
			clocks = <0x19 0x15>;
			compatible = "mediatek,disp_aal0", "mediatek,mt6855-disp-aal";
			interrupts = <0x0 0x13b 0x4 0x0>;
			mtk_aal_support = <0x1>;
			mtk_dre30_support = <0x0>;
			phandle = <0x206>;
			reg = <0x0 0x1400d000 0x0 0x1000>;
		};

		disp_ccorr0@1400a000 {
			ccorr_bit = <0xd>;
			ccorr_linear_per_pipe = <0x1>;
			ccorr_num_per_pipe = <0x1>;
			ccorr_prim_force_linear = <0x1>;
			clocks = <0x19 0x13>;
			compatible = "mediatek,disp_ccorr0", "mediatek,mt6855-disp-ccorr";
			interrupts = <0x0 0x138 0x4 0x0>;
			phandle = <0x205>;
			reg = <0x0 0x1400a000 0x0 0x1000>;
		};

		disp_color0@14009000 {
			clocks = <0x19 0x12>;
			compatible = "mediatek,disp_color0", "mediatek,mt6855-disp-color";
			interrupts = <0x0 0x137 0x4 0x0>;
			phandle = <0x204>;
			reg = <0x0 0x14009000 0x0 0x1000>;
		};

		disp_dither0@14010000 {
			clocks = <0x19 0x18>;
			compatible = "mediatek,disp_dither0", "mediatek,mt6855-disp-dither";
			interrupts = <0x0 0x13e 0x4 0x0>;
			phandle = <0x209>;
			pure_clr_det = <0x0>;
			pure_clr_num = <0x7>;
			pure_clr_rgb = <0xff 0x0 0x0 0x0 0xff 0x0 0x0 0x0 0xff 0xff 0xff 0x0 0xff 0x0 0xff 0x0 0xff 0xff 0xff 0xff 0xff>;
			reg = <0x0 0x14010000 0x0 0x1000>;
		};

		disp_dsc_wrap0@14015000 {
			clocks = <0x19 0x1b>;
			compatible = "mediatek,disp_dsc_wrap", "mediatek,mt6855-disp-dsc";
			interrupts = <0x0 0x143 0x4 0x0>;
			phandle = <0x20a>;
			reg = <0x0 0x14015000 0x0 0x1000>;
		};

		disp_gamma0@1400e000 {
			clocks = <0x19 0x16>;
			color_protect_black = <0x0>;
			color_protect_blue = <0x0>;
			color_protect_green = <0x0>;
			color_protect_lsb = <0x0>;
			color_protect_red = <0x0>;
			color_protect_white = <0x0>;
			compatible = "mediatek,disp_gamma0", "mediatek,mt6855-disp-gamma";
			gamma_data_mode = <0x2>;
			interrupts = <0x0 0x13c 0x4 0x0>;
			phandle = <0x207>;
			reg = <0x0 0x1400e000 0x0 0x1000>;
		};

		disp_mutex0@14001000 {
			clocks = <0x19 0x0>;
			compatible = "mediatek,disp_mutex0", "mediatek,mt6855-disp-mutex";
			interrupts = <0x0 0x12e 0x4 0x0>;
			phandle = <0x1eb>;
			reg = <0x0 0x14001000 0x0 0x1000>;
		};

		disp_ovl0@14002000 {
			clocks = <0x19 0x1 0x19 0x2f>;
			compatible = "mediatek,disp_ovl0", "mediatek,mt6855-disp-ovl";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "DDP_COMPONENT_OVL0_qos", "DDP_COMPONENT_OVL0_fbdc_qos", "DDP_COMPONENT_OVL0_hrt_qos";
			interconnects = <0x13 0x40001 0x13 0x10000 0x13 0x40001 0x13 0x10000 0x13 0x40001 0x13 0x10000>;
			interrupts = <0x0 0x130 0x4 0x0>;
			iommus = <0x16 0x1 0x16 0x2>;
			mediatek,larb = <0x9f>;
			mediatek,smi-id = <0x0>;
			phandle = <0x1ec>;
			reg = <0x0 0x14002000 0x0 0x1000>;
		};

		disp_ovl1_2l@14004000 {
			clocks = <0x19 0x2a 0x19 0x2f>;
			compatible = "mediatek,disp_ovl1_2l", "mediatek,mt6855-disp-ovl";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos", "DDP_COMPONENT_OVL1_2L_fbdc_qos", "DDP_COMPONENT_OVL1_2L_hrt_qos";
			interconnects = <0x13 0x40021 0x13 0x10000 0x13 0x40021 0x13 0x10000 0x13 0x40021 0x13 0x10000>;
			interrupts = <0x0 0x132 0x4 0x0>;
			iommus = <0x16 0x21 0x16 0x22>;
			mediatek,larb = <0xa0>;
			mediatek,smi-id = <0x1>;
			phandle = <0x1ed>;
			reg = <0x0 0x14004000 0x0 0x1000>;
		};

		disp_postmask0@1400f000 {
			clocks = <0x19 0x17>;
			compatible = "mediatek,disp_postmask0", "mediatek,mt6855-disp-postmask";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <0x0 0x13d 0x4 0x0>;
			iommus = <0x16 0x0>;
			mediatek,larb = <0x9f>;
			mediatek,smi-id = <0x0>;
			phandle = <0x208>;
			reg = <0x0 0x1400f000 0x0 0x1000>;
		};

		disp_pwm0@1100e000 {
			#pwm-cells = <0x2>;
			clock-names = "main", "mm", "pwm_src";
			clocks = <0x5 0x9 0x2 0x19 0x2 0x93>;
			compatible = "mediatek,disp_pwm0", "mediatek,mt6855-disp-pwm";
			interrupts = <0x0 0x1d7 0x4 0x0>;
			phandle = <0x1ea>;
			reg = <0x0 0x1100e000 0x0 0x1000>;
		};

		disp_rdma0@14006000 {
			clocks = <0x19 0x9>;
			compatible = "mediatek,disp_rdma0", "mediatek,mt6855-disp-rdma";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interconnect-names = "DDP_COMPONENT_RDMA0_qos", "DDP_COMPONENT_RDMA0_hrt_qos";
			interconnects = <0x13 0x40020 0x13 0x10000 0x13 0x40020 0x13 0x10000>;
			interrupts = <0x0 0x134 0x4 0x0>;
			iommus = <0x16 0x20>;
			mediatek,larb = <0xa0>;
			mediatek,smi-id = <0x1>;
			phandle = <0x202>;
			reg = <0x0 0x14006000 0x0 0x1000>;
		};

		disp_rsz0@14005000 {
			clocks = <0x19 0x11>;
			compatible = "mediatek,disp_rsz0", "mediatek,mt6855-disp-rsz";
			interrupts = <0x0 0x133 0x4 0x0>;
			phandle = <0x1ee>;
			reg = <0x0 0x14005000 0x0 0x1000>;
		};

		disp_tdshp@14007000 {
			clocks = <0x19 0x21>;
			compatible = "mediatek,disp_tdshp0", "mediatek,mt6855-disp-tdshp";
			interrupts = <0x0 0x135 0x4 0x0>;
			phandle = <0x203>;
			reg = <0x0 0x14007000 0x0 0x1000>;
		};

		disp_ufbc_wdma@14019000 {
			clocks = <0x19 0x1d>;
			compatible = "mediatek,disp_ufbc_wdma", "mediatek,mt6855-disp-ufbc-wdma";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <0x0 0x147 0x4 0x0>;
			iommus = <0x16 0x23>;
			mediatek,larb = <0x9f>;
			mediatek,smi-id = <0x1>;
			phandle = <0x20f>;
			reg = <0x0 0x14019000 0x0 0x10000>;
		};

		disp_wdma0@14018000 {
			clocks = <0x19 0x5>;
			compatible = "mediatek,disp_wdma0", "mediatek,mt6855-disp-wdma";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			interrupts = <0x0 0x146 0x4 0x0>;
			iommus = <0x16 0x3>;
			mediatek,larb = <0x9f>;
			mediatek,smi-id = <0x0>;
			phandle = <0x20e>;
			reg = <0x0 0x14018000 0x0 0x1000>;
		};

		dispsys_config@14000000 {
			clock-num = <0x3>;
			clocks = <0x19 0x20 0x19 0x30 0x19 0x0>;
			compatible = "mediatek,mt6855-mmsys";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvfsrc-vcore-supply = <0x15>;
			fake-engine = <0x9f 0x4 0xa0 0x24>;
			gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0";
			gce-event-names = "disp_mutex0_eof", "disp_token_stream_dirty0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_dsi0_sof0", "disp_token_disp_va_start0", "disp_token_disp_va_end0", "disp_token_disp_va_start2", "disp_token_disp_va_end2";
			gce-events = <0x89 0x56 0x89 0x280 0x89 0x66 0x89 0x281 0x89 0x39 0x89 0x282 0x89 0x42 0x89 0x3c 0x89 0x283 0x89 0x284 0x89 0x3c 0x89 0x16 0x89 0x2b4 0x89 0x2b5 0x89 0x2b4 0x89 0x2b5>;
			gce-subsys = <0x89 0x14000000 0x1 0x89 0x14010000 0x2 0x89 0x14020000 0x3>;
			helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_MMQOS_SUPPORT", "MTK_DRM_OPT_MMDVFS_SUPPORT", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_LFR", "MTK_DRM_OPT_SF_PF", "MTK_DRM_OPT_DYN_MIPI_CHANGE", "MTK_DRM_OPT_PRIM_DUAL_PIPE", "MTK_DRM_OPT_MSYNC2_0", "MTK_DRM_OPT_MML_PRIMARY", "MTK_DRM_OPT_DUAL_TE", "MTK_DRM_OPT_VIRTUAL_DISP", "MTK_DRM_OPT_RES_SWITCH";
			helper-value = <0x0 0x1 0x1 0x1 0x1 0x1 0x1 0x0 0x1 0x0 0x0 0x1 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0>;
			interconnect-names = "disp_hrt_qos";
			interconnects = <0x13 0x30015 0x13 0x10000>;
			iommus = <0x16 0x1>;
			mboxes = <0x89 0x0 0x0 0x4 0x89 0x1 0x0 0x4 0x89 0x2 0x0 0x4 0x89 0x3 0xffffffff 0x2 0x89 0x4 0x0 0x4 0x89 0x6 0x0 0x3>;
			mediatek,larb = <0x9f>;
			mediatek,mailbox-gce = <0x89>;
			mediatek,smi-id = <0x0>;
			operating-points-v2 = <0xb7>;
			phandle = <0xad>;
			power-domains = <0xb 0xc>;
			reg = <0x0 0x14000000 0x0 0x1000>;
		};

		dma-controller@11300900 {
			#dma-cells = <0x1>;
			clock-names = "apdma";
			clocks = <0x5 0x12>;
			compatible = "mediatek,mt6779-uart-dma";
			dma-requests = <0x4>;
			interrupts = <0x0 0x1af 0x4 0x0 0x0 0x1b0 0x4 0x0 0x0 0x1b1 0x4 0x0 0x0 0x1b2 0x4 0x0>;
			phandle = <0x78>;
			reg = <0x0 0x11300900 0x0 0x80 0x0 0x11300980 0x0 0x80 0x0 0x11300a00 0x0 0x80 0x0 0x11300a80 0x0 0x80>;
		};

		dmaheap_test0 {
			compatible = "mediatek, mtk_dmabufheap, iommu0";
			dma-ranges = <0x1 0x0 0x1 0x0 0x3 0x0>;
			iommus = <0x16 0x3>;
			phandle = <0x1dd>;
		};

		dmaheap_test1 {
			compatible = "mediatek, mtk_dmabufheap, iommu1";
			dma-ranges = <0x1 0x0 0x1 0x0 0x3 0x0>;
			iommus = <0x16 0x21>;
			phandle = <0x1de>;
		};

		dpmaif@10014000 {
			clock-names = "infra-dpmaif-clk", "infra-dpmaif-blk-clk", "infra-dpmaif-rg-mmw-clk";
			clocks = <0x3 0x16 0x3 0xc 0x3 0x19>;
			compatible = "mediatek,dpmaif";
			dl_bat_entry_size = <0x2000>;
			hw_reset_ver = <0x1>;
			interconnect-names = "icc-mdspd-bw";
			interconnects = <0xc 0x24 0xc 0x0>;
			interrupts = <0x0 0xee 0x4 0x0 0x0 0x103 0x4 0x0>;
			mediatek,dpmaif_cap = <0x4>;
			mediatek,dpmaif_ver = <0x3>;
			net_spd_ver = <0x7>;
			phandle = <0x1b3>;
			reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
			required-opps = <0xd 0x55>;
		};

		dramc@10230000 {
			ckdiv4 = <0xef4 0x4 0x2 0xef4 0x4 0x2>;
			ckdiv4_ca = <0xe74 0x4 0x2 0xe74 0x4 0x2>;
			cldiv2 = <0xf34 0x2 0x1 0xf34 0x2 0x1>;
			compatible = "mediatek,mt6855-dramc", "mediatek,common-dramc";
			crystal_freq = <0x34>;
			dqopen = <0xef0 0x200000 0x15 0xef0 0x200000 0x15>;
			dqsopen = <0xef0 0x100000 0x14 0xef0 0x100000 0x14>;
			fbksel = <0x90c 0x40 0x6 0x90c 0x40 0x6>;
			fmeter_version = <0x1>;
			mr4_rg = <0x90 0xffff 0x0>;
			mr4_version = <0x1>;
			phandle = <0x1b2>;
			pll_id = <0x50c 0x100 0x8>;
			pll_md = <0x944 0x100 0x8 0x944 0x100 0x8>;
			posdiv = <0x908 0x7 0x0 0x928 0x7 0x0>;
			prediv = <0x908 0xc0000 0x12 0x928 0xc0000 0x12>;
			reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10236000 0x0 0x1000 0x0 0x10246000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
			sdmpcw = <0x904 0xffff0000 0x10 0x924 0xffff0000 0x10>;
			shu_lv = <0x50c 0x30000 0x10>;
			shu_of = <0x900>;
		};

		dramc_ch1_rsv@10246000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10246000 0x0 0x2000>;
		};

		dramc_ch1_rsv@10248000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10248000 0x0 0x2000>;
		};

		dramc_ch1_rsv@1024a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x1024a000 0x0 0x2000>;
		};

		dramc_ch1_rsv@10256000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10256000 0x0 0x2000>;
		};

		dramc_ch1_rsv@10258000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10258000 0x0 0x2000>;
		};

		dramc_ch1_rsv@1025a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x1025a000 0x0 0x2000>;
		};

		dramc_ch1_rsv@10266000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10266000 0x0 0x2000>;
		};

		dramc_ch1_rsv@10268000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10268000 0x0 0x2000>;
		};

		dramc_ch1_rsv@1026a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x1026a000 0x0 0x2000>;
		};

		dramc_ch1_rsv@10900000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10900000 0x0 0x40000>;
		};

		dramc_ch1_rsv@10940000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10940000 0x0 0xc0000>;
		};

		dramc_ch1_rsv@10a00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10a00000 0x0 0x40000>;
		};

		dramc_ch1_rsv@10a40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10a40000 0x0 0xc0000>;
		};

		dramc_ch1_rsv@10b00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10b00000 0x0 0x40000>;
		};

		dramc_ch1_rsv@10b40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10b40000 0x0 0xc0000>;
		};

		dramc_ch1_rsv@10c00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10c00000 0x0 0x40000>;
		};

		dramc_ch1_rsv@10c40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0x0 0x10c40000 0x0 0xc0000>;
		};

		dramc_ch1_top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0x0 0x10240000 0x0 0x2000>;
		};

		dramc_ch1_top0@10250000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0x0 0x10250000 0x0 0x2000>;
		};

		dramc_ch1_top0@10260000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0x0 0x10260000 0x0 0x2000>;
		};

		dramc_ch1_top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0x0 0x10242000 0x0 0x2000>;
		};

		dramc_ch1_top1@10252000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0x0 0x10252000 0x0 0x2000>;
		};

		dramc_ch1_top1@10262000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0x0 0x10262000 0x0 0x2000>;
		};

		dramc_ch1_top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0x0 0x10244000 0x0 0x1000>;
		};

		dramc_ch1_top2@10254000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0x0 0x10254000 0x0 0x1000>;
		};

		dramc_ch1_top2@10264000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0x0 0x10264000 0x0 0x1000>;
		};

		dramc_ch1_top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0x0 0x10245000 0x0 0x1000>;
		};

		dramc_ch1_top3@10255000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0x0 0x10255000 0x0 0x1000>;
		};

		dramc_ch1_top3@10265000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0x0 0x10265000 0x0 0x1000>;
		};

		drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			phandle = <0x171>;
			reg = <0x0 0x1000d000 0x0 0x1000>;
		};

		dsi@14017000 {
			clock-names = "engine", "digital", "hs";
			clocks = <0x19 0x1c 0x19 0x2d 0xe3>;
			compatible = "mediatek,dsi0", "mediatek,mt6855-dsi";
			interrupts = <0x0 0x145 0x4 0x0>;
			phandle = <0x20c>;
			phy-names = "dphy";
			phys = <0xe3>;
			reg = <0x0 0x14017000 0x0 0x1000>;
		};

		dsi_te {
			compatible = "mediatek, dsi_te-eint";
			phandle = <0x20d>;
			status = "disabled";
		};

		dsu-pmu-0 {
			compatible = "arm,dsu-pmu";
			cpus = <0x37 0x38 0x39 0x3a 0x3b 0x3c 0x3d 0x3e>;
			interrupts = <0x0 0x12 0x4 0x0>;
		};

		dvfsrc@1c00f000 {
			#interconnect-cells = <0x1>;
			compatible = "mediatek,mt6855-dvfsrc";
			phandle = <0xc>;
			reg = <0x0 0x1c00f000 0x0 0x1000 0x0 0x1c001000 0x0 0x1000>;
			reg-names = "dvfsrc", "spm";

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				interconnects = <0xc 0x18 0xc 0x0 0xc 0x18 0xc 0x0 0xc 0x21 0xc 0x19>;
				rc-vcore-supply = <0x15>;
				required-opps = <0xd 0x55 0x56 0x57 0x58 0x59 0x5a>;
				vcore-supply = <0x91>;
			};

			dvfsrc-met {
				compatible = "mediatek,dvfsrc-met";
				interconnect-names = "icc-bw", "icc-hrt-bw";
				interconnects = <0xc 0x18 0xc 0x0 0xc 0x21 0xc 0x19>;
				rc-vcore-supply = <0x15>;
			};

			dvfsrc-vcore {
				phandle = <0x15>;
				regulator-always-on;
				regulator-max-microvolt = <0xb1008>;
				regulator-min-microvolt = <0x86470>;
				regulator-name = "dvfsrc-vcore";
			};

			opp0 {
				opp-peak-KBps = <0xcf8500>;
				phandle = <0xd>;
			};

			opp1 {
				opp-peak-KBps = <0x9ba3c0>;
				phandle = <0x55>;
			};

			opp2 {
				opp-peak-KBps = <0x70ea40>;
				phandle = <0x56>;
			};

			opp3 {
				opp-peak-KBps = <0x5a06e0>;
				phandle = <0x57>;
			};

			opp4 {
				opp-peak-KBps = <0x4dd1e0>;
				phandle = <0x58>;
			};

			opp5 {
				opp-peak-KBps = <0x39fbc0>;
				phandle = <0x59>;
			};

			opp6 {
				opp-peak-KBps = <0x2625a0>;
				phandle = <0x5a>;
			};

			opp7 {
				opp-peak-KBps = <0x0>;
				phandle = <0x5b>;
			};
		};

		dxcc_sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0x0 0x10210000 0x0 0x1000>;
		};

		eas_info {
			compatible = "mediatek,eas-info";
			csram-base = <0x11bc00>;
			offs-cap = <0xfa0>;
			offs-thermal-limit = <0x1208 0x120c 0x1210>;
			phandle = <0x16d>;
		};

		efuse@11c10000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "mediatek,devinfo";
			phandle = <0x1ce>;
			reg = <0x0 0x11c10000 0x0 0x10000>;

			csi_data0 {
				phandle = <0x1d0>;
				reg = <0x1b4 0x4>;
			};

			csi_data1 {
				phandle = <0x1d1>;
				reg = <0x1b8 0x4>;
			};

			csi_data2 {
				phandle = <0x1d2>;
				reg = <0x1bc 0x4>;
			};

			csi_data3 {
				phandle = <0x1d3>;
				reg = <0x1c0 0x4>;
			};

			data1 {
				phandle = <0x66>;
				reg = <0x1d0 0x10>;
			};

			data2 {
				phandle = <0x67>;
				reg = <0x2f8 0x50>;
			};

			lkg {
				phandle = <0x64>;
				reg = <0x218 0x18>;
			};

			u2_phy_data {
				phandle = <0xfc>;
				reg = <0x1b0 0x4>;
			};

			u3_phy_data {
				phandle = <0x1cf>;
				reg = <0x1ac 0x4>;
			};
		};

		emi-fake-eng@1026c000 {
			compatible = "mediatek,emi-fake-engine";
			reg = <0x0 0x1026c000 0x0 0x1000 0x0 0x1026d000 0x0 0x1000>;
		};

		emicen@10219000 {
			a2d_disph = <0x0>;
			a2d_hash = <0x1>;
			compatible = "mediatek,mt6877-emicen", "mediatek,common-emicen";
			mediatek,emi-reg = <0x70>;
			phandle = <0x71>;
			reg = <0x0 0x10219000 0x0 0x1000>;
		};

		emichn@10235000 {
			compatible = "mediatek,mt6877-emichn", "mediatek,common-emichn";
			phandle = <0x70>;
			reg = <0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000>;
		};

		emiisu {
			compatible = "mediatek,mt6983-emiisu", "mediatek,common-emiisu";
			ctrl_intf = <0x1>;
		};

		emimpu@10226000 {
			aid_cnt = <0x100>;
			aid_num_per_set = <0x20>;
			clear = <0x1f0 0x80000000 0x1 0x160 0xffffffff 0x10 0x200 0x3 0x10>;
			clear_hp = <0x1fc 0x40000000 0x1>;
			clear_md = <0x1fc 0x80000000 0x1>;
			compatible = "mediatek,mt6983-emimpu";
			dump = <0x1f0 0x1f8 0x1fc>;
			interrupts = <0x0 0xd5 0x4 0x0>;
			mediatek,emi-reg = <0x71>;
			mediatek,miukp-reg = <0x72>;
			mediatek,miumpu-reg = <0x73>;
			phandle = <0x1b1>;
			reg = <0x0 0x10226000 0x0 0x1000>;
			sr_cnt = <0x30>;
		};

		fhctl@1000ce00 {
			compatible = "mediatek,mt6855-fhctl";
			phandle = <0x1ae>;
			reg = <0x0 0x1000ce00 0x0 0x200 0x0 0x1000c000 0x0 0xe00 0x0 0x13fa0e00 0x0 0x200 0x0 0x13fa0000 0x0 0x100>;

			map0 {
				domain = "top";
				method = "fhctl-mcupm";

				adsppll {
					fh-id = <0xa>;
					pll-id = <0x3e7>;
				};

				armpll_b {
					fh-id = <0x2>;
					perms = <0x18>;
					pll-id = <0x3e7>;
				};

				armpll_bl {
					fh-id = <0x1>;
					perms = <0x18>;
					pll-id = <0x3e7>;
				};

				armpll_ll {
					fh-id = <0x0>;
					perms = <0x18>;
					pll-id = <0x3e7>;
				};

				ccipll {
					fh-id = <0x3>;
					perms = <0x18>;
					pll-id = <0x3e7>;
				};

				imgpll {
					fh-id = <0xb>;
					pll-id = <0xc>;
				};

				mainpll {
					fh-id = <0x8>;
					pll-id = <0x3>;
				};

				mmpll {
					fh-id = <0x7>;
					pll-id = <0x6>;
				};

				mpll {
					fh-id = <0x6>;
					pll-id = <0xa>;
				};

				msdcpll {
					fh-id = <0x9>;
					pll-id = <0x5>;
				};

				tvdpll {
					fh-id = <0xc>;
					pll-id = <0x7>;
				};
			};

			map1 {
				domain = "gpu";
				method = "fhctl-gpueb";

				mfgpll0 {
					fh-id = <0x0>;
					pll-id = <0x0>;
				};

				mfgpll3 {
					fh-id = <0x3>;
					pll-id = <0x1>;
				};
			};
		};

		fingerprint {
			compatible = "mediatek,goodix-fp";
			phandle = <0x1c8>;
		};

		flashlight_core {
			compatible = "mediatek,flashlight_core";
			phandle = <0x211>;
		};

		gateic@0 {
			compatible = "mediatek,mtk-drm-gateic-drv";
			phandle = <0x20b>;
		};

		gce@1e980000 {
			#gce-event-cells = <0x1>;
			#gce-subsys-cells = <0x2>;
			#mbox-cells = <0x3>;
			clock-names = "gce", "gce-timer";
			clocks = <0xa9 0x0 0xa9 0x3>;
			cmdq-log-perf-off;
			compatible = "mediatek,mt6855-gce";
			default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7 02 aa 02 ad 02 b0 02 b3];
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dma_mask_bit = <0x22>;
			interrupts = <0x0 0x11e 0x4 0x0>;
			iommus = <0x16 0x401>;
			mboxes = <0x89 0xd 0xffffffff 0x1>;
			mediatek,smi = <0x88>;
			phandle = <0x89>;
			power-domains = <0xb 0xd>;
			prebuilt-enable;
			reg = <0x0 0x1e980000 0x0 0x4000>;
			skip-poll-sleep;
			unprepare_in_idle;
		};

		gce@1e990000 {
			#gce-event-cells = <0x1>;
			#gce-subsys-cells = <0x2>;
			#mbox-cells = <0x3>;
			clock-names = "gce", "gce-timer";
			clocks = <0xa9 0x1 0xa9 0x3>;
			cmdq-log-perf-off;
			compatible = "mediatek,mt6855-gce";
			default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7 02 aa 02 ad 02 b0 02 b3];
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dma_mask_bit = <0x22>;
			interrupts = <0x0 0x11d 0x4 0x0>;
			iommus = <0x16 0x402>;
			mboxes = <0xe 0xd 0xffffffff 0x1>;
			mediatek,smi = <0x88>;
			phandle = <0xe>;
			power-domains = <0xb 0xd>;
			prebuilt-enable;
			reg = <0x0 0x1e990000 0x0 0x4000>;
			skip-poll-sleep;
			unprepare_in_idle;
		};

		gce_mbox_m_sec@1e990000 {
			#mbox-cells = <0x3>;
			clock-names = "gce";
			clocks = <0xa9 0x1>;
			compatible = "mediatek,mailbox-gce-sec";
			mboxes = <0xe 0xf 0xffffffff 0x1>;
			phandle = <0x8a>;
			reg = <0x0 0x1e990000 0x0 0x4000>;
			unprepare_in_idle;
		};

		gce_mbox_sec@1e980000 {
			#mbox-cells = <0x3>;
			clock-names = "gce";
			clocks = <0xa9 0x0>;
			compatible = "mediatek,mailbox-gce-sec";
			mboxes = <0x89 0xf 0xffffffff 0x1>;
			phandle = <0x1e3>;
			reg = <0x0 0x1e980000 0x0 0x4000>;
			unprepare_in_idle;
		};

		ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <0x87>;
			phandle = <0x83>;
		};

		gic500@0c000000 {
			compatible = "mediatek,gic500";
			reg = <0x0 0xc000000 0x0 0x400000>;
		};

		gic_cpu@0c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0x0 0xc400000 0x0 0x40000>;
		};

		gpio {
			compatible = "mediatek,gpio_usage_mapping";
			phandle = <0x1b7>;
		};

		gpio@10005000 {
			compatible = "mediatek,gpio";
			phandle = <0x170>;
			reg = <0x0 0x10005000 0x0 0x1000>;
		};

		gpu_fdvfs@00112800 {
			compatible = "mediatek,gpu_fdvfs";
			fdvfs-policy-support = <0x0>;
			reg = <0x0 0x112800 0x0 0x400>;
		};

		gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-logger-support = <0x0>;
			gpueb-support = <0x1>;
			gpueb_mem_name_table = "MEM_ID_GPUFREQ", "MEM_ID_SECGPU", "MEM_ID_LOG";
			gpueb_mem_table = <0x0 0x1000 0x1 0x32000 0x2 0x180000>;
			interrupt-names = "mbox0";
			interrupts = <0x0 0x115 0x4 0x0>;
			mbox_count = <0x1>;
			mbox_size = <0xa0>;
			phandle = <0x1d4>;
			recv_name_table = "IPI_ID_FAST_DVFS_EVENT", "IPI_ID_GPUFREQ", "IPI_ID_SLEEP", "IPI_ID_TIMER", "IPI_ID_FHCTL", "IPI_ID_CCF", "IPI_ID_GPUMPU", "IPI_ID_FAST_DVFS", "IPI_ID_PLATFORM", "IPI_ID_SECURE_GPU";
			recv_table = <0x0 0x0 0x4 0x0 0x1 0x0 0x8 0x1 0x2 0x0 0x1 0x0 0x3 0x0 0x1 0x0 0x4 0x0 0x1 0x1 0x5 0x0 0x4 0x1 0x6 0x0 0x1 0x1 0x7 0x0 0x6 0x1 0x8 0x0 0x1 0x0 0x9 0x0 0x6 0x1>;
			reg = <0x0 0x13c40000 0x0 0x22000 0x0 0x13c5fd80 0x0 0x280 0x0 0x13c62004 0x0 0x4 0x0 0x13c62074 0x0 0x4 0x0 0x13c62000 0x0 0x4 0x0 0x13c62078 0x0 0x4>;
			reg-names = "gpueb_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv";
			send_name_table = "IPI_ID_FAST_DVFS_EVENT", "IPI_ID_GPUFREQ", "IPI_ID_SLEEP", "IPI_ID_TIMER", "IPI_ID_FHCTL", "IPI_ID_CCF", "IPI_ID_GPUMPU", "IPI_ID_FAST_DVFS", "IPI_ID_PLATFORM", "IPI_ID_SECURE_GPU";
			send_table = <0x0 0x0 0x4 0x1 0x0 0x8 0x2 0x0 0x3 0x3 0x0 0x3 0x4 0x0 0x9 0x5 0x0 0x4 0x6 0x0 0x6 0x7 0x0 0x6 0x8 0x0 0x1 0x9 0x0 0x6>;
			slot_size = <0x4>;
			ts_mbox = <0x0>;
		};

		gpufreq {
			_vgpu-supply = <0x84>;
			_vsram-supply = <0x85>;
			compatible = "mediatek,gpufreq";
			gpufreq_wrapper-supply = <0x86>;
			phandle = <0x87>;
			reg = <0x0 0x13fbf000 0x0 0x1000 0x0 0x13fa0000 0x0 0x10000 0x0 0x13f90000 0x0 0x10000 0x0 0x1c001000 0x0 0x1000 0x0 0x1021c000 0x0 0x1000 0x0 0x10270000 0x0 0x1000 0x0 0x10351000 0x0 0x1000 0x0 0x10042000 0x0 0x1000 0x0 0x10001000 0x0 0x1000 0x0 0x10023000 0x0 0x1000 0x0 0x1002b000 0x0 0x1000 0x0 0x11c10000 0x0 0x1000 0x0 0x13fcf000 0x0 0x1000 0x0 0x1000d000 0x0 0x1000>;
			reg-names = "mfg_top_config", "mfg_pll", "mfg_rpc", "sleep", "nth_emicfg_reg", "nth_emicfg_ao_mem_reg", "nth_emi_mpu_reg", "fmem_ao_debug_ctrl", "infracfg_ao", "infra_ao_debug_ctrl", "infra_ao1_debug_ctrl", "efuse", "mfg_cpe_sensor", "drm_debug";
		};

		gpufreq_wrapper {
			compatible = "mediatek,gpufreq_wrapper";
			dual-buck = <0x0>;
			gpueb-support = <0x1>;
			gpufreq-version = <0x2>;
			phandle = <0x86>;
		};

		i2c@14024000 {
			compatible = "mediatek,i2c";
			reg = <0x0 0x14024000 0x0 0x1000>;
		};

		imgsys_config@15020000 {
			clock-names = "DIP_CG_IMG_LARB9", "DIP_CG_IMG_DIP", "DIP_CG_IMG_LARB11", "DIP_CG_IMG_DIP_MSS", "DIP_CG_IMG_MFB_DIP";
			clocks = <0x12 0x0 0x12 0x2 0x11 0x0 0x11 0x4 0x11 0x2>;
			compatible = "mediatek,imgsys", "syscon";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			mediatek,larb = <0xf 0x10>;
			phandle = <0x1d6>;
			power-domains = <0xb 0x4 0xb 0x5>;
			reg = <0x0 0x15020000 0x0 0x1000>;
		};

		infra_bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0x0 0x10215000 0x0 0x1000>;
		};

		infra_device_mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0x0 0x1021a000 0x0 0x1000>;
		};

		infra_dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022c000 0x0 0x1000>;
		};

		infra_dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022d000 0x0 0x1000>;
		};

		infra_dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022e000 0x0 0x1000>;
		};

		infra_dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0x0 0x1022f000 0x0 0x1000>;
		};

		infra_mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0x0 0x1020d000 0x0 0x1000>;
		};

		infra_md@1021d000 {
			compatible = "mediatek,infra_md";
			reg = <0x0 0x1021d000 0x0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg", "syscon", "simple-mfd";
			reg = <0x0 0x1020e000 0x0 0x1000>;

			reset-controller {
				#reset-cells = <0x1>;
				compatible = "ti,syscon-reset";
				phandle = <0x65>;
				ti,reset-bits = <0xf50 0x17 0xf54 0x17 0x0 0x0 0x1c 0xf20 0xc 0xf24 0xc 0x0 0x0 0x1c>;
			};
		};

		infracfg_ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0x0 0x10001000 0x0 0x1000>;
		};

		infracfg_ao_mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0x0 0x10270000 0x0 0x1000>;
		};

		infracfg_mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0x0 0x1021c000 0x0 0x1000>;
		};

		interconnect {
			#mtk-interconnect-cells = <0x1>;
			clock-names = "mm";
			clocks = <0x2 0x6>;
			compatible = "mediatek,mt6855-mmqos";
			interconnect-names = "icc-bw", "icc-hrt-bw";
			interconnects = <0xc 0x8 0xc 0x0 0xc 0x1a 0xc 0x19>;
			mediatek,commons = <0xb1>;
			mediatek,larbs = <0x9f 0xa0 0x9d 0x8b 0x8e 0xf 0x10 0x20 0xa1 0xa2 0xa3 0xa4>;
			phandle = <0x13>;
		};

		iocfg_bl@11d10000 {
			compatible = "mediatek,iocfg_bl";
			phandle = <0x175>;
			reg = <0x0 0x11d10000 0x0 0x1000>;
		};

		iocfg_bm@11d30000 {
			compatible = "mediatek,iocfg_bm";
			phandle = <0x176>;
			reg = <0x0 0x11d30000 0x0 0x1000>;
		};

		iocfg_lb@11b00000 {
			compatible = "mediatek,iocfg_lb";
			phandle = <0x172>;
			reg = <0x0 0x11b00000 0x0 0x1000>;
		};

		iocfg_lm@11b10000 {
			compatible = "mediatek,iocfg_lm";
			phandle = <0x173>;
			reg = <0x0 0x11b10000 0x0 0x1000>;
		};

		iocfg_lt@11e30000 {
			compatible = "mediatek,iocfg_lt";
			phandle = <0x177>;
			reg = <0x0 0x11e30000 0x0 0x1000>;
		};

		iocfg_rb@11c40000 {
			compatible = "mediatek,iocfg_rb";
			phandle = <0x174>;
			reg = <0x0 0x11c40000 0x0 0x1000>;
		};

		iocfg_rm@11eb0000 {
			compatible = "mediatek,iocfg_rm";
			phandle = <0x178>;
			reg = <0x0 0x11eb0000 0x0 0x1000>;
		};

		iocfg_rt@11ec0000 {
			compatible = "mediatek,iocfg_rt";
			phandle = <0x179>;
			reg = <0x0 0x11ec0000 0x0 0x1000>;
		};

		iommu@1e802000 {
			#iommu-cells = <0x1>;
			clock-names = "bclk";
			clocks = <0xa9 0x2>;
			compatible = "mediatek,mt6855-disp-iommu";
			interrupts = <0x0 0x116 0x4 0x0>;
			mediatek,iommu_banks = <0xa5 0xa6 0xa7 0xa8>;
			mediatek,larbs = <0x9f 0xa0 0x9d 0x8b 0x8e 0xf 0x10 0x20 0xa1 0xa2 0xa3 0xa4>;
			phandle = <0x16>;
			power-domains = <0xb 0xd>;
			reg = <0x0 0x1e802000 0x0 0x1000>;
		};

		iommu@1e803000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			interrupts = <0x0 0x117 0x4 0x0>;
			mediatek,bank-id = <0x1>;
			phandle = <0xa5>;
			reg = <0x0 0x1e803000 0x0 0x1000>;
		};

		iommu@1e804000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			interrupts = <0x0 0x118 0x4 0x0>;
			mediatek,bank-id = <0x2>;
			phandle = <0xa6>;
			reg = <0x0 0x1e804000 0x0 0x1000>;
		};

		iommu@1e805000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			interrupts = <0x0 0x119 0x4 0x0>;
			mediatek,bank-id = <0x3>;
			phandle = <0xa7>;
			reg = <0x0 0x1e805000 0x0 0x1000>;
		};

		iommu@1e806000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			interrupts = <0x0 0x11a 0x4 0x0>;
			mediatek,bank-id = <0x4>;
			phandle = <0xa8>;
			reg = <0x0 0x1e806000 0x0 0x1000>;
		};

		iommu_test {
			compatible = "mediatek,ktf-iommu-test";
			iommus = <0x16 0x0>;
		};

		irtx_pwm {
			compatible = "mediatek,irtx-pwm";
			phandle = <0x1bf>;
			pwm-supply = "mt6369_vio28";
			pwm_ch = <0x0>;
			pwm_data_invert = <0x0>;
		};

		jpgdec@17840000 {
			compatible = "mediatek,jpgdec";
			reg = <0x0 0x17840000 0x0 0x10000>;
		};

		jpgenc@17030000 {
			clock-names = "jpgenc";
			clocks = <0x8f 0x2>;
			compatible = "mediatek,mtk-jpgenc";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvfsrc-vcore-supply = <0x15>;
			interconnect-names = "path_jpegenc_y_rdma", "path_jpegenc_c_rmda", "path_jpegenc_q_table", "path_jpegenc_bsdma";
			interconnects = <0x13 0x400e9 0x13 0x10000 0x13 0x400ea 0x13 0x10000 0x13 0x400eb 0x13 0x10000 0x13 0x400ec 0x13 0x10000>;
			interrupts = <0x0 0x1ef 0x4 0x0>;
			iommus = <0x16 0xe9 0x16 0xea 0x16 0xeb 0x16 0xec>;
			mediatek,larb = <0x8e>;
			operating-points-v2 = <0x90>;
			power-domains = <0xb 0x8>;
			reg = <0x0 0x17030000 0x0 0x10000>;
		};

		kd_camera_hw1@1a004000 {
			cam0_enable_sensor = "s5khm6sx_mipi_raw";
			cam0_pin_mclk = "mclk";
			cam0_pin_rst = "gpio";
			cam0_pin_vcama = "regulator";
			cam0_pin_vcamd = "regulator";
			cam0_pin_vcamio = "gpio";
			cam0_pin_vs2pmu = "regulator";
			cam0_vcama-supply = <0xde>;
			cam0_vcamd-supply = <0xdf>;
			cam1_enable_sensor = "gc32e1_mipi_raw";
			cam1_pin_mclk = "mclk";
			cam1_pin_rst = "gpio";
			cam1_pin_vcama = "regulator";
			cam1_pin_vcamd = "regulator";
			cam1_pin_vcamio = "gpio";
			cam1_pin_vs2pmu = "regulator";
			cam1_vcama-supply = <0xe0>;
			cam1_vcamd-supply = <0xe1>;
			cam2_enable_sensor = "gc02m30_mipi_raw";
			cam2_pin_mclk = "mclk";
			cam2_pin_rst = "gpio";
			cam2_pin_vcama = "regulator";
			cam2_pin_vcamio = "gpio";
			cam2_pin_vs2pmu = "regulator";
			cam2_vcama-supply = <0xe2>;
			cam4_enable_sensor = "gc02m3a_mipi_raw";
			cam4_pin_mclk = "mclk";
			cam4_pin_rst = "gpio";
			cam4_pin_vcama = "regulator";
			cam4_pin_vcamio = "gpio";
			cam4_pin_vs2pmu = "regulator";
			cam4_vcama-supply = <0xe0>;
			compatible = "mediatek,imgsensor";
			phandle = <0x1f2>;
			pinctrl-0 = <0xb9>;
			pinctrl-1 = <0xba>;
			pinctrl-10 = <0xc3>;
			pinctrl-11 = <0xc4>;
			pinctrl-12 = <0xc5>;
			pinctrl-13 = <0xc6>;
			pinctrl-14 = <0xc7>;
			pinctrl-15 = <0xc8>;
			pinctrl-16 = <0xc9>;
			pinctrl-17 = <0xca>;
			pinctrl-18 = <0xcb>;
			pinctrl-19 = <0xcc>;
			pinctrl-2 = <0xbb>;
			pinctrl-20 = <0xcd>;
			pinctrl-21 = <0xce>;
			pinctrl-22 = <0xcf>;
			pinctrl-23 = <0xd0>;
			pinctrl-24 = <0xd1>;
			pinctrl-25 = <0xd2>;
			pinctrl-26 = <0xd3>;
			pinctrl-27 = <0xd4>;
			pinctrl-28 = <0xd5>;
			pinctrl-29 = <0xd6>;
			pinctrl-3 = <0xbc>;
			pinctrl-30 = <0xd7>;
			pinctrl-31 = <0xd8>;
			pinctrl-32 = <0xd9>;
			pinctrl-33 = <0xda>;
			pinctrl-34 = <0xdb>;
			pinctrl-35 = <0xdc>;
			pinctrl-36 = <0xdd>;
			pinctrl-4 = <0xbd>;
			pinctrl-5 = <0xbe>;
			pinctrl-6 = <0xbf>;
			pinctrl-7 = <0xc0>;
			pinctrl-8 = <0xc1>;
			pinctrl-9 = <0xc2>;
			pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam1_rst0", "cam1_rst1", "cam2_rst0", "cam2_rst1", "cam4_rst0", "cam4_rst1", "cam0_ldo_vcamio_0", "cam0_ldo_vcamio_1", "cam1_ldo_vcamio_0", "cam1_ldo_vcamio_1", "cam2_ldo_vcamio_0", "cam2_ldo_vcamio_1", "cam4_ldo_vcamio_0", "cam4_ldo_vcamio_1", "cam0_mclk_off", "cam0_mclk_2mA", "cam0_mclk_4mA", "cam0_mclk_6mA", "cam0_mclk_8mA", "cam1_mclk_off", "cam1_mclk_2mA", "cam1_mclk_4mA", "cam1_mclk_6mA", "cam1_mclk_8mA", "cam2_mclk_off", "cam2_mclk_2mA", "cam2_mclk_4mA", "cam2_mclk_6mA", "cam2_mclk_8mA", "cam4_mclk_off", "cam4_mclk_2mA", "cam4_mclk_4mA", "cam4_mclk_6mA", "cam4_mclk_8mA";
			status = "okay";
		};

		kp@1c00e000 {
			clock-names = "kpd";
			clocks = <0x6f>;
			compatible = "mediatek,kp";
			interrupts = <0x0 0x6e 0x1 0x0>;
			mediatek,hw-init-map = <0x72 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			mediatek,hw-map-num = <0x48>;
			mediatek,key-debounce-ms = <0x400>;
			phandle = <0x10d>;
			reg = <0x0 0x1c00e000 0x0 0x1000>;
		};

		ktf-cmdq-test {
			compatible = "mediatek,ktf-cmdq-test";
			mboxes = <0x89 0x8 0x0 0x1 0x89 0x9 0xffffffff 0x1 0x89 0xa 0x0 0x1>;
			mediatek,gce = <0x89>;
			mediatek,gce-subsys = <0x63 0x1>;
			mmsys_config = <0xad>;
			token_gpr_set4 = [02 c0];
			token_user0 = [02 89];
		};

		ktf-mmdvfs-test {
			compatible = "mediatek,ktf-mmdvfs-test";
			interconnect-names = "l1_r_disp_ovl1_2l", "l2_r_mdp_rdma0", "l4_r_hw_vdec_mc_ext";
			interconnects = <0x13 0x40021 0x13 0x10000 0x13 0x40040 0x13 0x10000 0x13 0x40080 0x13 0x10000>;
		};

		lkg@00114400 {
			compatible = "mediatek,mtk-lkg";
			phandle = <0x16e>;
			reg = <0x0 0x114400 0x0 0xc00>;
		};

		lvts@10315000 {
			#thermal-sensor-cells = <0x1>;
			clock-names = "lvts_clk";
			clocks = <0x3 0x0>;
			compatible = "mediatek,mt6855-lvts";
			interrupts = <0x0 0xda 0x4 0x0 0x0 0xdb 0x4 0x0>;
			nvmem-cell-names = "e_data1", "e_data2";
			nvmem-cells = <0x66 0x67>;
			phandle = <0x48>;
			reg = <0x0 0x10315000 0x0 0x1000 0x0 0x10316000 0x0 0x1000>;
			resets = <0x65 0x0 0x65 0x1>;
		};

		masp@1c009000 {
			compatible = "mediatek,masp";
			interrupts = <0x0 0xe6 0x4 0x0>;
			phandle = <0x1da>;
			reg = <0x0 0x1c009000 0x0 0x1000>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0x0 0x17060000 0x0 0x10000>;
		};

		mbist@17860000 {
			compatible = "mediatek,mbist";
			reg = <0x0 0x17860000 0x0 0x10000>;
		};

		mbist_ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0x0 0x10013000 0x0 0x1000>;
		};

		mcucfg@10200000 {
			compatible = "mediatek,mcucfg";
			reg = <0x0 0x10200000 0x0 0x1000>;
		};

		mcucfg@10201000 {
			compatible = "mediatek,mcucfg";
			reg = <0x0 0x10201000 0x0 0x1000>;
		};

		mcucfg@10202000 {
			compatible = "mediatek,mcucfg";
			reg = <0x0 0x10202000 0x0 0x1000>;
		};

		mcucfg@10203000 {
			compatible = "mediatek,mcucfg";
			reg = <0x0 0x10203000 0x0 0x1000>;
		};

		mcusys_ao_cfg@0c530000 {
			phandle = <0x61>;
			reg = <0x0 0xc530000 0x0 0x10000>;
		};

		mcusys_pll1u_top@1000c000 {
			phandle = <0x60>;
			reg = <0x0 0x1000c000 0x0 0x1000>;
		};

		md2md_md1_ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0x0 0x10211000 0x0 0x1000>;
		};

		md2md_md2_ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0x0 0x10213000 0x0 0x1000>;
		};

		md_auxadc {
			compatible = "mediatek,md_auxadc";
			io-channel-names = "md-channel", "md-battery";
			io-channels = <0x44 0x313>;
			phandle = <0x1b5>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0x0 0x1020a000 0x0 0x1000>;
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0x0 0x1020c000 0x0 0x1000>;
		};

		md_ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0x0 0x1023d000 0x0 0x1000>;
		};

		md_ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0x0 0x1023f000 0x0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0x0 0x1024d000 0x0 0x1000>;
		};

		md_ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0x0 0x1025d000 0x0 0x1000>;
		};

		md_power_o1 {
			compatible = "mediatek,md_power_o1", "syscon";
			phandle = <0x74>;
			reg = <0x0 0x1c001000 0x0 0x1000>;
		};

		mdcldmain@1021c000 {
			compatible = "mediatek,mdcldmain";
			reg = <0x0 0x1021c000 0x0 0x400>;
		};

		mdcldmamisc@1021c800 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0x0 0x1021c800 0x0 0x400>;
		};

		mdcldmamisc@1021cc00 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0x0 0x1021cc00 0x0 0x400>;
		};

		mdcldmamisc_ao@10015800 {
			compatible = "mediatek,mdcldmamisc_ao";
			reg = <0x0 0x10015800 0x0 0x400>;
		};

		mdcldmaout@1021c400 {
			compatible = "mediatek,mdcldmaout";
			reg = <0x0 0x1021c400 0x0 0x400>;
		};

		mdcldmaout_ao@10015400 {
			compatible = "mediatek,mdcldmaout_ao";
			reg = <0x0 0x10015400 0x0 0x400>;
		};

		mddriver {
			ccci-infracfg = <0x3>;
			ccci-topckgen = <0x2>;
			ccci_spmsleep = <0x74>;
			compatible = "mediatek,mddriver";
			interrupts = <0x0 0x6f 0x1 0x0 0x0 0xe4 0x4 0x0 0x0 0xe5 0x4 0x0>;
			md_vdigrf = <0xaae60 0xaae60>;
			md_vdigrf-supply = <0x77>;
			md_vmodem = <0xc96a8 0xc96a8>;
			md_vmodem-supply = <0x75>;
			md_vsram = <0xc96a8 0xc96a8>;
			md_vsram-supply = <0x76>;
			mediatek,ap_plat_info = <0x1ac7>;
			mediatek,cldma_capability = <0xe>;
			mediatek,md_generation = <0x1899>;
			mediatek,md_id = <0x0>;
			mediatek,mdhif_type = <0x6>;
			mediatek,offset_epon_md1 = <0x2844>;
			mediatek,power_flow_config = <0x2>;
			mediatek,srclken_o1 = <0x4000>;
			phandle = <0x10e>;
			power-domains = <0xb 0x0>;
		};

		mdp@1f000000 {
			compatible = "mediatek,mdp";
			dip2_cq_thread21_frame_done = <0x56>;
			dip2_cq_thread23_frame_done = <0x58>;
			dip_cq_thread0_frame_done = <0x61>;
			dip_cq_thread10_frame_done = <0x6b>;
			dip_cq_thread11_frame_done = <0x6c>;
			dip_cq_thread12_frame_done = <0x6d>;
			dip_cq_thread13_frame_done = <0x6e>;
			dip_cq_thread14_frame_done = <0x6f>;
			dip_cq_thread15_frame_done = <0x70>;
			dip_cq_thread16_frame_done = <0x71>;
			dip_cq_thread17_frame_done = <0x72>;
			dip_cq_thread18_frame_done = <0x73>;
			dip_cq_thread1_frame_done = <0x62>;
			dip_cq_thread2_frame_done = <0x63>;
			dip_cq_thread3_frame_done = <0x64>;
			dip_cq_thread4_frame_done = <0x65>;
			dip_cq_thread5_frame_done = <0x66>;
			dip_cq_thread6_frame_done = <0x67>;
			dip_cq_thread7_frame_done = <0x68>;
			dip_cq_thread8_frame_done = <0x69>;
			dip_cq_thread9_frame_done = <0x6a>;
			dre30_hist_sram_start = [06 00];
			interconnect-names = "mdp_rdma0", "mdp_wrot0", "mdp_wrot2", "l9_img_imgi_d1", "l9_img_imgbi_d1", "l9_img_dmgi_d1", "l9_img_depi_d1", "l9_img_ice_d1", "l9_img_smti_d1", "l9_img_smto_d2", "l9_img_smto_d1", "l9_img_crzo_d1", "l9_img_img3o_d1", "l9_img_vipi_d1", "l9_img_smti_d5", "l9_img_timgo_d1", "l9_img_ufbc_w0", "l9_img_ufbc_r0", "l11_img_imgi_d1", "l11_img_imgbi_d1", "l11_img_dmgi_d1", "l11_img_depi_d1", "l11_img_ice_d1", "l11_img_smti_d1", "l11_img_smto_d2", "l11_img_smto_d1", "l11_img_crzo_d1", "l11_img_img3o_d1", "l11_img_vipi_d1", "l11_img_smti_d5", "l11_img_timgo_d1", "l11_img_ufbc_w0", "l11_img_ufbc_r0", "l11_img_wpe_rdma1", "l11_img_wpe_rdma0", "l11_img_wpe_wdma", "l11_img_mfb_rdma0", "l11_img_mfb_rdma1", "l11_img_mfb_rdma2", "l11_img_mfb_rdma3", "l11_img_mfb_rdma4", "l11_img_mfb_rdma5", "l11_img_mfb_wdma0", "l11_img_mfb_wdma1";
			interconnects = <0x13 0x40040 0x13 0x10000 0x13 0x40041 0x13 0x10000 0x13 0x40042 0x13 0x10000 0x13 0x40120 0x13 0x10000 0x13 0x40121 0x13 0x10000 0x13 0x40122 0x13 0x10000 0x13 0x40123 0x13 0x10000 0x13 0x40124 0x13 0x10000 0x13 0x40125 0x13 0x10000 0x13 0x40126 0x13 0x10000 0x13 0x40127 0x13 0x10000 0x13 0x40128 0x13 0x10000 0x13 0x40129 0x13 0x10000 0x13 0x4012a 0x13 0x10000 0x13 0x4012b 0x13 0x10000 0x13 0x4012c 0x13 0x10000 0x13 0x4012d 0x13 0x10000 0x13 0x4012e 0x13 0x10000 0x13 0x40160 0x13 0x10000 0x13 0x40161 0x13 0x10000 0x13 0x40162 0x13 0x10000 0x13 0x40163 0x13 0x10000 0x13 0x40164 0x13 0x10000 0x13 0x40165 0x13 0x10000 0x13 0x40166 0x13 0x10000 0x13 0x40167 0x13 0x10000 0x13 0x40168 0x13 0x10000 0x13 0x40169 0x13 0x10000 0x13 0x4016a 0x13 0x10000 0x13 0x4016b 0x13 0x10000 0x13 0x4016c 0x13 0x10000 0x13 0x4016d 0x13 0x10000 0x13 0x4016e 0x13 0x10000 0x13 0x4016f 0x13 0x10000 0x13 0x40170 0x13 0x10000 0x13 0x40171 0x13 0x10000 0x13 0x40172 0x13 0x10000 0x13 0x40173 0x13 0x10000 0x13 0x40174 0x13 0x10000 0x13 0x40175 0x13 0x10000 0x13 0x40176 0x13 0x10000 0x13 0x40177 0x13 0x10000 0x13 0x40178 0x13 0x10000 0x13 0x40179 0x13 0x10000>;
			isp-dvfsrc-vcore-supply = <0x15>;
			isp-opp = <0x14>;
			mboxes = <0x8a 0xa 0x0 0x1 0xe 0x10 0x0 0x1 0xe 0x11 0x0 0x1 0xe 0x12 0x0 0x1 0xe 0x13 0x0 0x1>;
			mdp-dvfsrc-vcore-supply = <0x15>;
			mdp-opp = <0x9e>;
			mdp_aal0 = <0x9b>;
			mdp_aal_frame_done = <0xa5>;
			mdp_aal_sof = <0x84>;
			mdp_hdr0 = <0x9c>;
			mdp_hdr0_frame_done = <0x9f>;
			mdp_hdr0_sof = <0x82>;
			mdp_rdma0 = <0x95>;
			mdp_rdma0_frame_done = <0x9d>;
			mdp_rdma0_rst_done = <0xbb>;
			mdp_rdma0_sof = <0x80>;
			mdp_rsz0 = <0x96>;
			mdp_rsz0_frame_done = <0x9b>;
			mdp_rsz0_sof = <0x86>;
			mdp_rsz2 = <0x97>;
			mdp_rsz2_frame_done = <0x99>;
			mdp_tdshp0 = <0x9a>;
			mdp_tdshp_frame_done = <0x97>;
			mdp_tdshp_sof = <0x88>;
			mdp_wrot0 = <0x98>;
			mdp_wrot0_rst_done = <0xb9>;
			mdp_wrot0_sof = <0x8c>;
			mdp_wrot0_write_frame_done = <0x95>;
			mdp_wrot2 = <0x99>;
			mdp_wrot2_rst_done = <0xb7>;
			mdp_wrot2_write_frame_done = <0x93>;
			mediatek,larb = <0x9d>;
			mm_mutex = <0x94>;
			mmsys_config = <0x93>;
			operating-points-v2 = <0x9e 0x14>;
			phandle = <0x1dc>;
			pq_rb_event_lock = [02 b6];
			pq_rb_event_unlock = [02 b7];
			pq_rb_thread_id = [00 13];
			reg = <0x0 0x1f000000 0x0 0x1000>;
			stream_done_0 = <0xa6>;
			stream_done_1 = <0xa7>;
			stream_done_10 = <0xb0>;
			stream_done_11 = <0xb1>;
			stream_done_12 = <0xb2>;
			stream_done_13 = <0xb3>;
			stream_done_14 = <0xb4>;
			stream_done_15 = <0xb5>;
			stream_done_2 = <0xa8>;
			stream_done_3 = <0xa9>;
			stream_done_4 = <0xaa>;
			stream_done_5 = <0xab>;
			stream_done_6 = <0xac>;
			stream_done_7 = <0xad>;
			stream_done_8 = <0xae>;
			stream_done_9 = <0xaf>;
			thread_count = <0x18>;
			wpe_b_frame_done = <0x57>;
		};

		mdp_aal0@1f007000 {
			clock-names = "MDP_AAL0";
			clocks = <0x1a 0x6>;
			compatible = "mediatek,mdp_aal0";
			phandle = <0x9b>;
			reg = <0x0 0x1f007000 0x0 0x1000>;
		};

		mdp_hdr0@1f005000 {
			clock-names = "MDP_HDR0";
			clocks = <0x1a 0x5>;
			compatible = "mediatek,mdp_hdr0";
			phandle = <0x9c>;
			reg = <0x0 0x1f005000 0x0 0x1000>;
		};

		mdp_mutex0@1f001000 {
			clock-names = "MDP_MUTEX0";
			clocks = <0x1a 0x0>;
			compatible = "mediatek,mdp_mutex0";
			phandle = <0x94>;
			reg = <0x0 0x1f001000 0x0 0x1000>;
		};

		mdp_rdma0@1f003000 {
			clock-names = "MDP_RDMA0";
			clocks = <0x1a 0x3>;
			compatible = "mediatek,mdp_rdma0";
			phandle = <0x95>;
			reg = <0x0 0x1f003000 0x0 0x1000>;
		};

		mdp_rsz0@1f009000 {
			clock-names = "MDP_RSZ0";
			clocks = <0x1a 0x7>;
			compatible = "mediatek,mdp_rsz0";
			phandle = <0x96>;
			reg = <0x0 0x1f009000 0x0 0x1000>;
		};

		mdp_rsz2@1f013000 {
			clock-names = "MDP_RSZ2";
			clocks = <0x1a 0x16>;
			compatible = "mediatek,mdp_rsz2";
			phandle = <0x97>;
			reg = <0x0 0x1f013000 0x0 0x1000>;
		};

		mdp_tdshp0@1f00b000 {
			clock-names = "MDP_TDSHP0";
			clocks = <0x1a 0x8>;
			compatible = "mediatek,mdp_tdshp0";
			phandle = <0x9a>;
			reg = <0x0 0x1f00b000 0x0 0x1000>;
		};

		mdp_wrot0@1f00f000 {
			clock-names = "MDP_WROT0";
			clocks = <0x1a 0xa>;
			compatible = "mediatek,mdp_wrot0";
			phandle = <0x98>;
			reg = <0x0 0x1f00f000 0x0 0x1000>;
		};

		mdp_wrot2@1f015000 {
			clock-names = "MDP_WROT2";
			clocks = <0x1a 0x17>;
			compatible = "mediatek,mdp_wrot2";
			phandle = <0x99>;
			reg = <0x0 0x1f015000 0x0 0x1000>;
		};

		mdpsys_config@1f000000 {
			clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG_DL_ASYNC1", "MDP_IMG_DL_RELAY0_ASYNC0", "MDP_IMG_DL_RELAY1_ASYNC1", "MDP_APB_BUS";
			clocks = <0x1a 0x1d 0x1a 0x1e 0x1a 0x1f 0x1a 0x20 0x1a 0x1>;
			compatible = "mediatek,mdpsys_config";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			dma_mask_bit = <0x23>;
			iommus = <0x16 0x10040 0x16 0x10041 0x16 0x10042>;
			phandle = <0x93>;
			reg = <0x0 0x1f000000 0x0 0x1000>;
		};

		mipi_tx_config@11e50000 {
			#clock-cells = <0x0>;
			#phy-cells = <0x0>;
			clock-output-names = "mipi_tx0_pll";
			clocks = <0x6f>;
			compatible = "mediatek,mipi_tx_config0", "mediatek,mt6855-mipi-tx";
			phandle = <0xe3>;
			reg = <0x0 0x11e50000 0x0 0x1000>;
		};

		miu_kp@10350000 {
			clear = <0x20 0x1 0x1 0x20 0x0 0x1>;
			compatible = "mediatek,common-miukp";
			dump = <0x200 0x204 0x208 0x20c 0x220 0x224 0x228 0x22c>;
			phandle = <0x72>;
			reg = <0x0 0x10350000 0x0 0x1000>;
		};

		miu_mpu@10352000 {
			clear = <0x1c0 0x1 0x1 0x1c0 0x0 0x1 0x3c0 0x1 0x1 0x3c0 0x0 0x1>;
			compatible = "mediatek,common-miumpu";
			dump = <0x1c0 0x1c4 0x1c8 0x1cc 0x1d0 0x1d4 0x1d8 0x1dc 0x1e4 0x1e8 0x3c0 0x3c4 0x3c8 0x3cc 0x3d0 0x3d4 0x3d8 0x3dc 0x3e4 0x3e8>;
			phandle = <0x73>;
			reg = <0x0 0x10352000 0x0 0x1000>;
		};

		mm_vpu_m0_sub_common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0x0 0x1025e000 0x0 0x1000>;
		};

		mm_vpu_m1_sub_common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x0 0x1025f000 0x0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030c000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x0 0x1030c000 0x0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030d000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0x0 0x1030d000 0x0 0x1000>;
		};

		mmc@11230000 {
			bus-width = <0x8>;
			cap-mmc-highspeed;
			clock-names = "bus_clk", "source", "crypto_clk", "source_cg", "hclk", "crypto_cg", "axi_cg", "ahb_cg";
			clocks = <0x2 0x11 0x2 0x12 0x2 0x13 0x5 0x19 0x5 0x1a 0x5 0x1b 0x5 0x1c 0x5 0x1d>;
			compatible = "mediatek,common-mmc-v2";
			dvfsrc-vcore-supply = <0x15>;
			host-index = <0x0>;
			hs400-ds-delay = <0x12814>;
			interrupts = <0x0 0x183 0x4 0x0>;
			max-frequency = <0xbebc200>;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			no-sd;
			no-sdio;
			non-removable;
			ocr-voltage = <0x30000>;
			phandle = <0x1c9>;
			pinctrl-0 = <0x79>;
			pinctrl-1 = <0x7a>;
			pinctrl-names = "default", "state_uhs";
			reg = <0x0 0x11230000 0x0 0x2000 0x0 0x11e70000 0x0 0x1000>;
			req-vcore = <0x9eb10>;
			status = "disable";
			supports-cqe;
			vmmc-supply = <0x7b>;
			vqmmc-supply = <0x7c>;
		};

		mmc@11240000 {
			bus-width = <0x4>;
			cap-sd-highspeed;
			cd-debounce-delay-ms = <0x0>;
			cd-gpios = <0x17 0xe 0x1>;
			clock-names = "source", "hclk", "source_cg";
			clocks = <0x2 0x15 0x5 0x18 0x5 0x17>;
			compatible = "mediatek,common-mmc-v2";
			host-index = <0x1>;
			interrupts = <0x0 0x184 0x4 0x0>;
			max-frequency = <0xbebc200>;
			no-mmc;
			no-sdio;
			ocr-voltage = <0x30000>;
			phandle = <0x1ca>;
			pinctrl-0 = <0x7d>;
			pinctrl-1 = <0x7e>;
			pinctrl-names = "default", "state_uhs";
			reg = <0x0 0x11240000 0x0 0x1000 0x0 0x11c00000 0x0 0x1000>;
			sd-uhs-ddr50;
			sd-uhs-sdr104;
			sd-uhs-sdr12;
			sd-uhs-sdr25;
			sd-uhs-sdr50;
			status = "disable";
			vqmmc-supply = <0x7f>;
		};

		mmdvfs {
			_vcore-supply = <0x63>;
			clock-names = "disp0", "mminfra", "venc", "vdec", "mdp0", "cam", "img1", "ipe", "TOP_UNIVPLL_D6_D2", "TOP_UNIVPLL_D4_D2", "TOP_MAINPLL_D5", "TOP_TVDPLL", "TOP_MMPLL_D6_D2", "TOP_MMPLL_D4_D2", "TOP_MAINPLL_D6", "TOP_UNIVPLL_D4", "TOP_IMGPLL", "TOP_MMPLL_D7", "TOP_MAINPLL_D4", "TOP_MMPLL_D6", "TOP_UNIVPLL_D6", "TOP_UNIVPLL_D5_D2", "TOP_MAINPLL_D5_D2";
			clocks = <0x2 0x4 0x2 0x6 0x2 0x2a 0x2 0x2b 0x2 0x5 0x2 0x38 0x2 0x36 0x2 0x37 0x2 0x6c 0x2 0x65 0x2 0x56 0x2 0x8a 0x2 0x87 0x2 0x83 0x2 0x5a 0x2 0x64 0x2 0x81 0x2 0x88 0x2 0x51 0x2 0x86 0x2 0x6b 0x2 0x69 0x2 0x57>;
			compatible = "mediatek,mmdvfs";
			dvfsrc-vcore-supply = <0x15>;
			mediatek,mux_cam = "TOP_IMGPLL", "TOP_MMPLL_D7", "TOP_MAINPLL_D4", "TOP_UNIVPLL_D4";
			mediatek,mux_disp0 = "TOP_UNIVPLL_D6_D2", "TOP_UNIVPLL_D4_D2", "TOP_MAINPLL_D5", "TOP_TVDPLL";
			mediatek,mux_img1 = "TOP_MMPLL_D6_D2", "TOP_MMPLL_D4_D2", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4";
			mediatek,mux_ipe = "TOP_MMPLL_D6_D2", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_MAINPLL_D4";
			mediatek,mux_mdp0 = "TOP_MMPLL_D6_D2", "TOP_MMPLL_D4_D2", "TOP_MAINPLL_D5", "TOP_TVDPLL";
			mediatek,mux_mminfra = "TOP_MAINPLL_D5_D2", "TOP_MMPLL_D4_D2", "TOP_MAINPLL_D5", "TOP_UNIVPLL_D4";
			mediatek,mux_vdec = "TOP_MAINPLL_D5_D2", "TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6", "TOP_MAINPLL_D4";
			mediatek,mux_venc = "TOP_UNIVPLL_D5_D2", "TOP_MAINPLL_D6", "TOP_MMPLL_D6", "TOP_UNIVPLL_D4";
			mediatek,support_mux = "disp0", "mminfra", "venc", "vdec", "mdp0", "cam", "img1", "ipe";
			operating-points-v2 = <0xb7>;
		};

		mmdvfs-debug {
			compatible = "mediatek,mmdvfs-debug";
			dvfsrc-vcore-supply = <0x15>;
			force-step0 = <0x1>;
			release-step0 = <0x1>;
		};

		mminfra-debug@1e827000 {
			clock-names = "clk0", "clk1", "clk2", "clk3";
			clocks = <0xa9 0x0 0xa9 0x1 0xa9 0x2 0xa9 0x3>;
			compatible = "mediatek,mminfra-debug";
			init-clk-on;
			interrupts = <0x0 0x120 0x4 0x0>;
			mminfra-bkrs = <0x1>;
			power-domains = <0xb 0xd>;
			reg = <0x0 0x1e827000 0x0 0x80>;
		};

		mminfra-imax {
			compatible = "mediatek,mminfra-imax";
			disp_larb0_fake_port = <0x4>;
			disp_larb1_fake_port = <0x4>;
			reg = <0x0 0x14000000 0x0 0x1000 0x0 0x14021000 0x0 0x1000 0x0 0x14022000 0x0 0x1000>;
			reg-names = "dispsys", "disp_larb_0", "disp_larb_1";
		};

		mmqos_wrapper {
			compatible = "mediatek,mt6855-mmqos-wrapper";
		};

		modem_temp_share@10018000 {
			compatible = "mediatek,modem_temp_share";
			reg = <0x0 0x10018000 0x0 0x1000>;
		};

		msfdl@15810000 {
			compatible = "mediatek,msfdl";
			interrupts = <0x0 0x1f5 0x4 0x0>;
			reg = <0x0 0x15810000 0x0 0x1000>;
		};

		mssdl@15812000 {
			compatible = "mediatek,mssdl";
			interrupts = <0x0 0x1f6 0x4 0x0>;
			reg = <0x0 0x15812000 0x0 0x1000>;
		};

		mt6855-afe-pcm@11050000 {
			apmixedsys = <0xa>;
			clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tml_clk", "aud_nle", "aud_general3_asrc", "aud_connsys_i2s_asrc", "aud_general1_asrc", "aud_general2_asrc", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_i2s1_bclk", "aud_i2s2_bclk", "aud_i2s3_bclk", "aud_i2s4_bclk", "aud_i2s5_bclk", "aud_clk_apmixed_apll1", "aud_clk_apmixed_apll2", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d4_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d4", "top_mux_aud_eng2", "top_apll2_d4", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_mux_audio_h", "top_clk26m_clk", "aud_slv_ck_peri", "aud_mst_ck_peri", "aud_intbus_ck_peri";
			clocks = <0xe7 0x0 0xe7 0x7 0xe7 0x8 0xe7 0x6 0xe7 0x1 0xe7 0x2 0xe7 0x4 0xe7 0x3 0xe7 0x9 0xe7 0xa 0xe7 0xb 0xe7 0xc 0xe7 0xd 0xe7 0xe 0xe7 0xf 0xe7 0x10 0xe7 0x11 0xe7 0x1d 0xe7 0x1e 0xe7 0x1f 0xe7 0x20 0xe7 0x16 0xa 0x8 0xa 0x9 0x2 0x16 0x2 0x17 0x2 0x53 0x2 0x27 0x2 0x78 0x2 0x28 0x2 0x7c 0x2 0x22 0x2 0x7a 0x2 0x23 0x2 0x7e 0x2 0x3b 0x2 0x3c 0x2 0x3d 0x2 0x3e 0x2 0x3f 0x2 0x40 0x2 0x45 0x2 0x46 0x2 0x47 0x2 0x48 0x2 0x49 0x2 0x4a 0x2 0x4b 0x2 0x2d 0x2 0x8f 0x5 0x1e 0x5 0x1f 0x5 0x20>;
			compatible = "mediatek,mt6855-sound";
			infracfg = <0x3>;
			interrupts = <0x0 0x188 0x4 0x0>;
			pericfg = <0x5>;
			phandle = <0xfa>;
			pinctrl-0 = <0xe8>;
			pinctrl-1 = <0xe9>;
			pinctrl-10 = <0xf2>;
			pinctrl-11 = <0xf3>;
			pinctrl-12 = <0xf4>;
			pinctrl-13 = <0xf5>;
			pinctrl-14 = <0xf6>;
			pinctrl-15 = <0xf7>;
			pinctrl-16 = <0xf8>;
			pinctrl-17 = <0xf9>;
			pinctrl-2 = <0xea>;
			pinctrl-3 = <0xeb>;
			pinctrl-4 = <0xec>;
			pinctrl-5 = <0xed>;
			pinctrl-6 = <0xee>;
			pinctrl-7 = <0xef>;
			pinctrl-8 = <0xf0>;
			pinctrl-9 = <0xf1>;
			pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso0_off", "aud_dat_miso0_on", "aud_dat_miso1_off", "aud_dat_miso1_on", "aud_dat_miso2_off", "aud_dat_miso2_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on";
			power-domains = <0xb 0x3>;
			reg = <0x0 0x11050000 0x0 0x2000>;
			topckgen = <0x2>;
		};

		mtk-btcvsd-snd@18050000 {
			compatible = "mediatek,mtk-btcvsd-snd";
			disable_write_silence = <0x1>;
			interrupts = <0x0 0x82 0x4 0x0>;
			mediatek,infracfg = <0x3>;
			mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
			phandle = <0x217>;
			reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
		};

		mtk_composite_v4l2_1 {
			compatible = "mediatek,mtk_composite_v4l2_1";
			phandle = <0x213>;
		};

		mtk_ctd {
			bc12 = <0x27>;
			bc12_sel = <0x0>;
			compatible = "mediatek,mtk_ctd";
			phandle = <0x23>;
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6855-iommu-debug";
		};

		mtk_iommu_test0 {
			compatible = "mediatek,iommu-test-dom0";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <0x16 0x0>;
		};

		mtk_iommu_test_dmaheap_normal {
			compatible = "mediatek,dmaheap-normal";
			iommus = <0x16 0x0>;
		};

		mtk_leds {
			phandle = <0x1e0>;

			backlight {
				label = "lcd-backlight";
				max-brightness = <0xff>;
				max-hw-brightness = <0x7ff>;
			};
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <0x16 0x10120>;
		};

		mtkfb@0 {
			compatible = "mediatek,mtkfb";
			phandle = <0x1e2>;
		};

		opp-table-cam {
			compatible = "operating-points-v2";
			phandle = <0xb8>;

			opp-0 {
				opp-hz = <0x0 0x110c0380>;
				opp-microvolt = <0x86470>;
			};

			opp-1 {
				opp-hz = <0x0 0x175d7200>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x208b4c80>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-disp0 {
			compatible = "operating-points-v2";
			phandle = <0xb7>;

			opp-0 {
				opp-hz = <0x0 0xc65d400>;
				opp-microvolt = <0x86470>;
			};

			opp-1 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x19fcd500>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x2367b880>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-img {
			compatible = "operating-points-v2";
			phandle = <0x14>;

			opp-0 {
				opp-hz = <0x0 0xda64340>;
				opp-microvolt = <0x86470>;
			};

			opp-1 {
				opp-hz = <0x0 0x1471c3c0>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x1b4c8680>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-ipe {
			compatible = "operating-points-v2";
			phandle = <0x1f0>;

			opp-0 {
				opp-hz = <0x0 0xda64340>;
				opp-microvolt = <0x86470>;
			};

			opp-1 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x208b4c80>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-mdp0 {
			compatible = "operating-points-v2";
			phandle = <0x9e>;

			opp-0 {
				opp-hz = <0x0 0xda64340>;
				opp-microvolt = <0x86470>;
			};

			opp-1 {
				opp-hz = <0x0 0x14810600>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x19fcd500>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x2367b880>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-mminfra {
			compatible = "operating-points-v2";
			phandle = <0xb0>;

			opp-0 {
				opp-hz = <0x0 0xda64340>;
				opp-microvolt = <0x86470>;
			};

			opp-1 {
				opp-hz = <0x0 0x1471c3c0>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x19fcd500>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-vdec {
			compatible = "operating-points-v2";
			phandle = <0x8d>;

			opp-0 {
				opp-hz = <0x0 0xcfe6a80>;
				opp-microvolt = <0x86470>;
			};

			opp-1 {
				opp-hz = <0x0 0x1298be00>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x18cba800>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x208b4c80>;
				opp-microvolt = <0xb1008>;
			};
		};

		opp-table-venc {
			compatible = "operating-points-v2";
			phandle = <0x90>;

			opp-0 {
				opp-hz = <0x0 0xed77040>;
				opp-microvolt = <0x86470>;
			};

			opp-1 {
				opp-hz = <0x0 0x15b23300>;
				opp-microvolt = <0x927c0>;
			};

			opp-2 {
				opp-hz = <0x0 0x1b4c8680>;
				opp-microvolt = <0x9eb10>;
			};

			opp-3 {
				opp-hz = <0x0 0x25317c00>;
				opp-microvolt = <0xb1008>;
			};
		};

		pd_adapter {
			adapter_name = "pd_adapter";
			boot_mode = <0x24>;
			compatible = "mediatek,pd_adapter";
			force_cv;
			phandle = <0x210>;
			phy-names = "usb2-phy";
			phys = <0x25 0x3>;
		};

		performance-controller@0011bc00 {
			#performance-domain-cells = <0x1>;
			compatible = "mediatek,cpufreq-hw";
			phandle = <0x2f>;
			reg = <0x0 0x11bc10 0x0 0x120 0x0 0x11bd30 0x0 0x120>;
			reg-names = "performance-domain0", "performance-domain1";
		};

		pericfg@10003000 {
			compatible = "mediatek,pericfg";
			reg = <0x0 0x10003000 0x0 0x1000>;
		};

		pinctrl {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6855-pinctrl";
			gpio-controller;
			gpio-ranges = <0x17 0x0 0x0 0xce>;
			interrupt-controller;
			mediatek,eint = <0x68>;
			phandle = <0x17>;
			reg = <0x0 0x10005000 0x0 0x1000 0x0 0x11b00000 0x0 0x1000 0x0 0x11b10000 0x0 0x1000 0x0 0x11c40000 0x0 0x1000 0x0 0x11d10000 0x0 0x1000 0x0 0x11d30000 0x0 0x1000 0x0 0x11e30000 0x0 0x1000 0x0 0x11eb0000 0x0 0x1000 0x0 0x11ec0000 0x0 0x1000>;
			reg-names = "gpio", "iocfg_lb", "iocfg_lm", "iocfg_rb", "iocfg_bl", "iocfg_bm", "iocfg_lt", "iocfg_rm", "iocfg_rt";

			aud_clk_mosi_off {
				phandle = <0xe8>;

				pins_cmd0_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xac00>;
				};
			};

			aud_clk_mosi_on {
				phandle = <0xe9>;

				pins_cmd0_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xac01>;
				};
			};

			aud_dat_miso0_off {
				phandle = <0xec>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb300>;
				};
			};

			aud_dat_miso0_on {
				phandle = <0xed>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb301>;
				};
			};

			aud_dat_miso1_off {
				phandle = <0xee>;

				pins_cmd1_dat {
					bias-disable;
					input-enable;
					pinmux = <0xb400>;
				};
			};

			aud_dat_miso1_on {
				phandle = <0xef>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb401>;
				};
			};

			aud_dat_miso2_off {
				phandle = <0xf0>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb500>;
				};
			};

			aud_dat_miso2_on {
				phandle = <0xf1>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb501>;
				};
			};

			aud_dat_mosi_off {
				phandle = <0xea>;

				pins_cmd0_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xae00>;
				};

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xaf00>;
				};
			};

			aud_dat_mosi_on {
				phandle = <0xeb>;

				pins_cmd0_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xae01>;
				};

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xaf01>;
				};
			};

			aud_gpio_i2s0_off {
				phandle = <0xf6>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x3200>;
				};
			};

			aud_gpio_i2s0_on {
				phandle = <0xf7>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x3203>;
				};
			};

			aud_gpio_i2s3_off {
				phandle = <0xf8>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x2f00>;
				};

				pins_cmd2_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x3000>;
				};

				pins_cmd3_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0x3100>;
				};
			};

			aud_gpio_i2s3_on {
				phandle = <0xf9>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x2f01>;
				};

				pins_cmd2_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x3001>;
				};

				pins_cmd3_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0x3101>;
				};
			};

			aud_nle_mosi_off {
				phandle = <0x17a>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb100>;
				};

				pins_cmd2_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb200>;
				};
			};

			aud_nle_mosi_on {
				phandle = <0x17b>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb101>;
				};

				pins_cmd2_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb201>;
				};
			};

			aw36515default {
				phandle = <0xe4>;
			};

			aw36515hwen_high {
				phandle = <0xe5>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x400>;
					slew-rate = <0x1>;
				};
			};

			aw36515hwen_low {
				phandle = <0xe6>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x400>;
					slew-rate = <0x1>;
				};
			};

			cam0@0 {
				phandle = <0xba>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x1e00>;
					slew-rate = <0x1>;
				};
			};

			cam0@1 {
				phandle = <0xbb>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x1e00>;
					slew-rate = <0x1>;
				};
			};

			cam0@vcam0 {
				phandle = <0xc2>;

				pins_cmd_dat {
					output-low;
					pinmux = <0xb600>;
					slew-rate = <0x1>;
				};
			};

			cam0@vcam1 {
				phandle = <0xc3>;

				pins_cmd_dat {
					output-high;
					pinmux = <0xb600>;
					slew-rate = <0x1>;
				};
			};

			cam1@0 {
				phandle = <0xbc>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x1d00>;
					slew-rate = <0x1>;
				};
			};

			cam1@1 {
				phandle = <0xbd>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x1d00>;
					slew-rate = <0x1>;
				};
			};

			cam1@vcam0 {
				phandle = <0xc4>;

				pins_cmd_dat {
					output-low;
					pinmux = <0xb600>;
					slew-rate = <0x1>;
				};
			};

			cam1@vcam1 {
				phandle = <0xc5>;

				pins_cmd_dat {
					output-high;
					pinmux = <0xb600>;
					slew-rate = <0x1>;
				};
			};

			cam2@0 {
				phandle = <0xbe>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x1f00>;
					slew-rate = <0x1>;
				};
			};

			cam2@1 {
				phandle = <0xbf>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x1f00>;
					slew-rate = <0x1>;
				};
			};

			cam2@vcam0 {
				phandle = <0xc6>;

				pins_cmd_dat {
					output-low;
					pinmux = <0xb600>;
					slew-rate = <0x1>;
				};
			};

			cam2@vcam1 {
				phandle = <0xc7>;

				pins_cmd_dat {
					output-high;
					pinmux = <0xb600>;
					slew-rate = <0x1>;
				};
			};

			cam4@0 {
				phandle = <0xc0>;

				pins_cmd_dat {
					output-low;
					pinmux = <0x2000>;
					slew-rate = <0x1>;
				};
			};

			cam4@1 {
				phandle = <0xc1>;

				pins_cmd_dat {
					output-high;
					pinmux = <0x2000>;
					slew-rate = <0x1>;
				};
			};

			cam4@vcam0 {
				phandle = <0xc8>;

				pins_cmd_dat {
					output-low;
					pinmux = <0xb600>;
					slew-rate = <0x1>;
				};
			};

			cam4@vcam1 {
				phandle = <0xc9>;

				pins_cmd_dat {
					output-high;
					pinmux = <0xb600>;
					slew-rate = <0x1>;
				};
			};

			camdefault {
				phandle = <0xb9>;
			};

			camera_pins_cam0_mclk_2ma {
				phandle = <0xcb>;

				pins_cmd_dat {
					drive-strength = <0x0>;
					pinmux = <0x6201>;
				};
			};

			camera_pins_cam0_mclk_4ma {
				phandle = <0xcc>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x6201>;
				};
			};

			camera_pins_cam0_mclk_6ma {
				phandle = <0xcd>;

				pins_cmd_dat {
					drive-strength = <0x2>;
					pinmux = <0x6201>;
				};
			};

			camera_pins_cam0_mclk_8ma {
				phandle = <0xce>;

				pins_cmd_dat {
					drive-strength = <0x3>;
					pinmux = <0x6201>;
				};
			};

			camera_pins_cam0_mclk_off {
				phandle = <0xca>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x6200>;
				};
			};

			camera_pins_cam1_mclk_2ma {
				phandle = <0xd0>;

				pins_cmd_dat {
					drive-strength = <0x0>;
					pinmux = <0x6101>;
				};
			};

			camera_pins_cam1_mclk_4ma {
				phandle = <0xd1>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x6101>;
				};
			};

			camera_pins_cam1_mclk_6ma {
				phandle = <0xd2>;

				pins_cmd_dat {
					drive-strength = <0x2>;
					pinmux = <0x6101>;
				};
			};

			camera_pins_cam1_mclk_8ma {
				phandle = <0xd3>;

				pins_cmd_dat {
					drive-strength = <0x3>;
					pinmux = <0x6101>;
				};
			};

			camera_pins_cam1_mclk_off {
				phandle = <0xcf>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x6100>;
				};
			};

			camera_pins_cam2_mclk_2ma {
				phandle = <0xd5>;

				pins_cmd_dat {
					drive-strength = <0x0>;
					pinmux = <0x6301>;
				};
			};

			camera_pins_cam2_mclk_4ma {
				phandle = <0xd6>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x6301>;
				};
			};

			camera_pins_cam2_mclk_6ma {
				phandle = <0xd7>;

				pins_cmd_dat {
					drive-strength = <0x2>;
					pinmux = <0x6301>;
				};
			};

			camera_pins_cam2_mclk_8ma {
				phandle = <0xd8>;

				pins_cmd_dat {
					drive-strength = <0x3>;
					pinmux = <0x6301>;
				};
			};

			camera_pins_cam2_mclk_off {
				phandle = <0xd4>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x6300>;
				};
			};

			camera_pins_cam4_mclk_2ma {
				phandle = <0xda>;

				pins_cmd_dat {
					drive-strength = <0x0>;
					pinmux = <0x6401>;
				};
			};

			camera_pins_cam4_mclk_4ma {
				phandle = <0xdb>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x6401>;
				};
			};

			camera_pins_cam4_mclk_6ma {
				phandle = <0xdc>;

				pins_cmd_dat {
					drive-strength = <0x2>;
					pinmux = <0x6401>;
				};
			};

			camera_pins_cam4_mclk_8ma {
				phandle = <0xdd>;

				pins_cmd_dat {
					drive-strength = <0x3>;
					pinmux = <0x6401>;
				};
			};

			camera_pins_cam4_mclk_off {
				phandle = <0xd9>;

				pins_cmd_dat {
					drive-strength = <0x1>;
					pinmux = <0x6400>;
				};
			};

			mmc0@0 {
				phandle = <0x7a>;

				pins_clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x4>;
					pinmux = <0xc301>;
				};

				pins_cmd_dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x4>;
					input-enable;
					pinmux = <0xc601 0xc701 0xc801 0xc901 0xca01 0xcb01 0xcc01 0xcd01 0xc401>;
				};

				pins_ds {
					bias-pull-down = <0x66>;
					drive-strength = <0x4>;
					pinmux = <0xc201>;
				};

				pins_rst {
					bias-pull-up = <0x64>;
					drive-strength = <0x4>;
					pinmux = <0xc501>;
				};
			};

			mmc0default {
				phandle = <0x79>;

				pins_clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x4>;
					pinmux = <0xc301>;
				};

				pins_cmd_dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x4>;
					input-enable;
					pinmux = <0xc601 0xc701 0xc801 0xc901 0xca01 0xcb01 0xcc01 0xcd01 0xc401>;
				};

				pins_rst {
					bias-pull-up = <0x64>;
					drive-strength = <0x4>;
					pinmux = <0xc501>;
				};
			};

			mmc1@0 {
				phandle = <0x7e>;

				pins_clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x5201>;
				};

				pins_cmd_dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x5401 0x5501 0x5601 0x5701 0x5301>;
				};
			};

			mmc1default {
				phandle = <0x7d>;

				pins_clk {
					bias-pull-down = <0x66>;
					drive-strength = <0x3>;
					pinmux = <0x5201>;
				};

				pins_cmd_dat {
					bias-pull-up = <0x65>;
					drive-strength = <0x3>;
					input-enable;
					pinmux = <0x5401 0x5501 0x5601 0x5701 0x5301>;
				};
			};

			vow_clk_miso_off {
				phandle = <0xf4>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb400>;
				};
			};

			vow_clk_miso_on {
				phandle = <0xf5>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb402>;
				};
			};

			vow_dat_miso_off {
				phandle = <0xf2>;

				pins_cmd1_dat {
					bias-pull-down;
					input-enable;
					pinmux = <0xb300>;
				};
			};

			vow_dat_miso_on {
				phandle = <0xf3>;

				pins_cmd1_dat {
					bias-disable;
					input-schmitt-enable;
					pinmux = <0xb302>;
				};
			};
		};

		pmu {
			compatible = "arm,armv8-pmuv3";
			interrupt-parent = <0x1>;
			interrupts = <0x1 0x7 0x4 0x0>;
		};

		pwm@11008000 {
			clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
			clocks = <0x5 0x4 0x5 0x5 0x5 0x6 0x5 0x7 0x5 0x2 0x5 0x3>;
			compatible = "mediatek,pwm";
			interrupts = <0x0 0x1d5 0x4 0x0>;
			mediatek,pwm-bclk-sw-ctrl-offset = <0xc>;
			mediatek,pwm-clk-all-on-off;
			mediatek,pwm-topclk-ctl-reg = <0x24>;
			mediatek,pwm-version = <0x2>;
			mediatek,pwm1-bclk-sw-ctrl-offset = <0x14>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <0x12>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <0x10>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <0xe>;
			pwmsrcclk = <0x5>;
			reg = <0x0 0x11008000 0x0 0x1000>;
		};

		pwrap@1000d000 {
			compatible = "mediatek,pwrap";
			reg = <0x0 0x1000d000 0x0 0x1000>;
		};

		radio_md_cfg {
			compatible = "mediatek,radio_md_cfg";
			phandle = <0x1b8>;
		};

		regulator_vibrator {
			compatible = "regulator-vibrator";
			label = "vibrator";
			max-volt = <0x3567e0>;
			min-volt = <0x2ab980>;
			phandle = <0x1df>;
			vib-supply = <0xaa>;
		};

		rgx@13000000 {
			clock-frequency = <0x1c9c3800>;
			compatible = "mediatek,rgx";
			ged-supply = <0x83>;
			interrupt-names = "RGX";
			interrupts = <0x0 0x10d 0x4 0x0>;
			phandle = <0x1d5>;
			reg = <0x0 0x13000000 0x0 0x100000>;
		};

		rsc@1b003000 {
			clock-names = "RSC_CLK_IPE_RSC", "RSC_CLK_IPE_LARB20";
			clocks = <0x1e 0x5 0x1e 0x1>;
			compatible = "mediatek,rsc";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			gce-event-names = "rsc_eof";
			gce-events = <0xe 0x23>;
			interrupts = <0x0 0xb6 0x4 0x0>;
			iommus = <0x16 0x284 0x16 0x285>;
			mboxes = <0xe 0x2 0x0 0x1>;
			mediatek,larb = <0xa4>;
			power-domains = <0xb 0x6>;
			reg = <0x0 0x1b003000 0x0 0x1000>;
		};

		rt-pd-manager {
			compatible = "mediatek,rt-pd-manager";
		};

		scp@1c700000 {
			compatible = "mediatek,scp";
			core_0 = "enable";
			core_nums = <0x1>;
			interrupt-names = "ipc0", "ipc1", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
			interrupts = <0x0 0x204 0x4 0x0 0x0 0x205 0x4 0x0 0x0 0x206 0x4 0x0 0x0 0x207 0x4 0x0 0x0 0x208 0x4 0x0 0x0 0x209 0x4 0x0 0x0 0x20a 0x4 0x0>;
			mbox_count = <0x4>;
			memorydump = <0x100000 0x3c000 0x3c00 0x400 0x100000>;
			phandle = <0x201>;
			recv_table = <0x1 0x0 0x2 0x0 0x2 0x0 0x1a 0x0 0x24 0x0 0x1 0x0 0xf 0x0 0x1 0x1 0x14 0x1 0xa 0x0 0x15 0x1 0x6 0x0 0x16 0x1 0x1 0x0 0x5 0x2 0x1 0x1 0x8 0x2 0xa 0x0 0x22 0x2 0x10 0x0 0x2a 0x2 0x8 0x0 0x7 0x3 0x2 0x0 0x1c 0x3 0x5 0x0 0x1b 0x3 0x2 0x0 0x23 0x3 0x4 0x1 0x1e 0x3 0x2 0x0 0x20 0x3 0x7 0x0 0x2c 0x2 0xa 0x0>;
			reg = <0x0 0x1c400000 0x0 0x100000 0x0 0x1c724000 0x0 0x1000 0x0 0x1c721000 0x0 0x1000 0x0 0x1c730000 0x0 0x1000 0x0 0x1c740000 0x0 0x1000 0x0 0x1c752000 0x0 0x1000 0x0 0x1c760000 0x0 0x40000 0x0 0x1c7a5000 0x0 0x4 0x0 0x1c7fb000 0x0 0x100 0x0 0x1c7fb100 0x0 0x4 0x0 0x1c7fb10c 0x0 0x4 0x0 0x1c7a5020 0x0 0x4 0x0 0x1c7fc000 0x0 0x100 0x0 0x1c7fc100 0x0 0x4 0x0 0x1c7fc10c 0x0 0x4 0x0 0x1c7a5024 0x0 0x4 0x0 0x1c7fd000 0x0 0x100 0x0 0x1c7fd100 0x0 0x4 0x0 0x1c7fd10c 0x0 0x4 0x0 0x1c7a5028 0x0 0x4 0x0 0x1c7fe000 0x0 0x100 0x0 0x1c7fe100 0x0 0x4 0x0 0x1c7fe10c 0x0 0x4 0x0 0x1c7a502c 0x0 0x4 0x0 0x1c7ff000 0x0 0x100 0x0 0x1c7ff100 0x0 0x4 0x0 0x1c7ff10c 0x0 0x4 0x0 0x1c7a5030 0x0 0x4>;
			reg-names = "scp_sram_base", "scp_cfgreg", "scp_clkreg", "scp_cfgreg_core0", "scp_cfgreg_core1", "scp_bus_tracker", "scp_l1creg", "scp_cfgreg_sec", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
			scp_feature_tbl = <0x0 0x5 0x1 0x1 0x15e 0x0 0x2 0x1a 0x0 0x3 0x0 0x0 0x4 0xc8 0x1 0x5 0x0 0x0 0x6 0x87 0x1 0x7 0xa 0x1 0x8 0x50 0x1 0x9 0x2b 0x1 0xa 0x16 0x1 0xb 0x14 0x1 0xc 0x64 0x1 0xd 0x2bc 0x0>;
			scp_hwvoter = "disable";
			scp_mem_key = "mediatek,reserve-memory-scp_share";
			scp_mem_tbl = <0x0 0x0 0x0 0x1 0x4a700 0x0 0x2 0x100000 0x0 0x3 0x180000 0x0 0x4 0x200000 0x0 0x7 0x19000 0x0 0x8 0x10000 0x0 0x9 0x1000 0x0 0xa 0x2000 0x0 0xb 0x100 0x0 0xc 0x100 0x0 0xe 0x8000 0x0>;
			scp_sramSize = <0x100000>;
			secure_dump = "enable";
			secure_dump_size = <0x280000>;
			send_table = <0x0 0x0 0x9 0xe 0x0 0x1 0xf 0x0 0x2 0x10 0x0 0x1 0x11 0x1 0x6 0x12 0x1 0x2 0x4 0x2 0x1 0x5 0x2 0x2 0x6 0x2 0x1 0x29 0x2 0x2 0x21 0x2 0x10 0x3 0x3 0x2 0x1a 0x3 0x9 0x23 0x3 0x2 0x1d 0x3 0x10 0x1f 0x3 0x7 0x2b 0x2 0xa>;
			status = "okay";
			twohart = <0x1>;
		};

		scp_audio_mbox {
			compatible = "mediatek,scp_audio_mbox";
			interrupt-names = "mbox0";
			interrupts = <0x0 0x20a 0x4 0x0>;
			phandle = <0x219>;
			reg = <0x0 0x1c7ff000 0x0 0x100 0x0 0x1c7ff100 0x0 0x4 0x0 0x1c7ff10c 0x0 0x4>;
			reg-names = "mbox0_base", "mbox0_set", "mbox0_clr";
			status = "disabled";
		};

		scp_clk_ctrl@1c721000 {
			compatible = "mediatek,scp_clk_ctrl", "syscon";
			phandle = <0xac>;
			reg = <0x0 0x1c721000 0x0 0x1000>;
		};

		scp_dvfs {
			clk-dbg-ver = "v2";
			clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7", "clk_pll_8";
			clocks = <0x4 0x0 0x2 0x8f 0x2 0x64 0x2 0x63 0x2 0x50 0x2 0x6b 0x2 0x78 0x2 0x51 0x2 0x5e 0x2 0x97>;
			compatible = "mediatek,scp_dvfs";
			do-ulposc-cali;
			dvfs-opp = <0xb71b0 0xb71b0 0xff 0xfff 0x64 0x0 0x0 0xb71b0 0xb71b0 0xff 0xfff 0x85 0x0 0x0 0xb71b0 0xb71b0 0xff 0xfff 0xc8 0x0 0x0 0xb71b0 0xb71b0 0xff 0xfff 0x190 0x0 0x0 0xb71b0 0xb71b0 0xff 0xfff 0x270 0x1 0x1 0xb71b0 0xb71b0 0xff 0xfff 0x2d8 0x3 0x3>;
			fmeter_clksys = <0x4>;
			gpio-base = <0xab>;
			gpio-vreq = <0x458 0x7 0x4>;
			gpio-vreq-mode = <0x0>;
			scp-clk-hw-ver = "v1";
			scp-cores = <0x1>;
			scp_clk_ctrl = <0xac>;
			ulposc-cali-config = <0x5ea940 0x2900 0x41>;
			ulposc-cali-num = <0x1>;
			ulposc-cali-target = <0x190>;
			ulposc-cali-ver = "v2";
			ulposc_clksys = <0x4>;
			vlp-support;
			vlpck-bypass-phase1;
			vlpck-support;
		};

		scp_gpio@10005000 {
			compatible = "mediatek,scp_gpio", "syscon";
			phandle = <0xab>;
			reg = <0x0 0x10005000 0x0 0x1000>;
		};

		scp_infra@10001000 {
			#clock-cells = <0x1>;
			compatible = "mediatek,scpinfra";
			phandle = <0x1ef>;
			reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x10000000 0x0 0x1000>;
		};

		security_ao@1c00b000 {
			compatible = "mediatek,security_ao";
			reg = <0x0 0x1c00b000 0x0 0x1000>;
		};

		sej@1000a000 {
			compatible = "mediatek,sej";
			reg = <0x0 0x1000a000 0x0 0x1000>;
		};

		seninf1@1a004000 {
			compatible = "mediatek,seninf1";
			reg = <0x0 0x1a004000 0x0 0x1000>;
		};

		seninf2@1a005000 {
			compatible = "mediatek,seninf2";
			reg = <0x0 0x1a005000 0x0 0x1000>;
		};

		seninf3@1a006000 {
			compatible = "mediatek,seninf3";
			reg = <0x0 0x1a006000 0x0 0x1000>;
		};

		seninf4@1a007000 {
			compatible = "mediatek,seninf4";
			reg = <0x0 0x1a007000 0x0 0x1000>;
		};

		seninf5@1a008000 {
			compatible = "mediatek,seninf5";
			reg = <0x0 0x1a008000 0x0 0x1000>;
		};

		seninf6@1a009000 {
			compatible = "mediatek,seninf6";
			reg = <0x0 0x1a009000 0x0 0x1000>;
		};

		seninf7@1a00a000 {
			compatible = "mediatek,seninf7";
			reg = <0x0 0x1a00a000 0x0 0x1000>;
		};

		seninf8@1a00b000 {
			compatible = "mediatek,seninf8";
			reg = <0x0 0x1a00b000 0x0 0x1000>;
		};

		seninf_n3d_top@1a004000 {
			clock-names = "CAMSYS_SENINF_CGPDN", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMTM_SEL";
			clocks = <0x18 0x5 0x18 0x3 0x18 0x4 0x2 0x39>;
			compatible = "mediatek,seninf_n3d_top";
			interrupts = <0x0 0x87 0x4 0x0>;
			phandle = <0x1f3>;
			power-domains = <0xb 0x9>;
			reg = <0x0 0x1a004000 0x0 0x100 0x0 0x1a004100 0x0 0x100 0x0 0x1a004200 0x0 0x100>;
			reg-names = "seninf_top", "seninf_n3d_a", "seninf_n3d_b";
		};

		seninf_top@1a004000 {
			clock-names = "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_SENINF3", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_MUX_CAMTG6", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D6_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
			clocks = <0x18 0x5 0x2 0x1d 0x2 0x1e 0x2 0x1f 0x2 0x20 0x2 0x8 0x2 0x9 0x2 0xa 0x2 0xb 0x2 0xc 0x2 0xd 0x2 0x8f 0x2 0x74 0x2 0x6e 0x2 0x73 0x2 0x90 0x2 0x76 0x2 0x77>;
			compatible = "mediatek,seninf_top";
			dvfsrc-vcore-supply = <0x15>;
			mediatek,platform = "mt6855";
			mediatek,seninf_max_num = [38 00];
			operating-points-v2 = <0xb8>;
			phandle = <0x1f1>;
			power-domains = <0xb 0x9 0xb 0xf>;
			reg = <0x0 0x1a004000 0x0 0x1000>;
		};

		serial@11001000 {
			clock-names = "baud", "bus";
			clocks = <0x6f 0x5 0x0>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x78 0x0 0x78 0x1>;
			interrupts = <0x0 0x18d 0x4 0x0>;
			phandle = <0x1bd>;
			reg = <0x0 0x11001000 0x0 0x1000>;
		};

		serial@11002000 {
			clock-names = "baud", "bus";
			clocks = <0x6f 0x5 0x1>;
			compatible = "mediatek,mt6577-uart";
			dma-names = "tx", "rx";
			dmas = <0x78 0x2 0x78 0x3>;
			interrupts = <0x0 0x18e 0x4 0x0>;
			phandle = <0x1be>;
			reg = <0x0 0x11002000 0x0 0x1000>;
		};

		sleep@1c001000 {
			compatible = "mediatek,sleep";
			interrupts = <0x0 0x1f3 0x4 0x0>;
			reg = <0x0 0x1c001000 0x0 0x1000>;
		};

		sleep_reg_md@1000f000 {
			compatible = "mediatek,sleep_reg_md";
			reg = <0x0 0x1000f000 0x0 0x1000>;
		};

		sleep_sram@1001e000 {
			compatible = "mediatek,sleep_sram";
			reg = <0x0 0x1001e000 0x0 0x4000>;
		};

		sleep_sram@1001f000 {
			compatible = "mediatek,sleep_sram";
			reg = <0x0 0x1001f000 0x0 0x1000>;
		};

		sleep_sram@10020000 {
			compatible = "mediatek,sleep_sram";
			reg = <0x0 0x10020000 0x0 0x1000>;
		};

		sleep_sram@10021000 {
			compatible = "mediatek,sleep_sram";
			reg = <0x0 0x10021000 0x0 0x1000>;
		};

		smart_pa {
			phandle = <0x216>;
		};

		smi_cam_sub_comm0@1a00d000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x18 0x3 0x18 0x3 0x18 0x3 0x18 0x3>;
			compatible = "mediatek,mt6855-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			mediatek,common-id = <0x7>;
			mediatek,smi = <0xb1>;
			phandle = <0xb4>;
			power-domains = <0xb 0x9>;
			reg = <0x0 0x1a00d000 0x0 0x1000>;
		};

		smi_cam_sub_comm2@1a00c000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x18 0x3 0x18 0x3 0x18 0x3 0x18 0x3>;
			compatible = "mediatek,mt6855-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			mediatek,common-id = <0x8>;
			mediatek,smi = <0xb1>;
			phandle = <0xb5>;
			power-domains = <0xb 0x9>;
			reg = <0x0 0x1a00c000 0x0 0x1000>;
		};

		smi_disp_comm@1e801000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0xa9 0x0 0xa9 0x1 0xa9 0x2 0xa9 0x3>;
			compatible = "mediatek,mt6855-smi-common", "mediatek,smi-common", "syscon";
			mediatek,common-id = <0x0>;
			mediatek,smi = <0xae 0xaf>;
			operating-points-v2 = <0xb0>;
			phandle = <0xb1>;
			power-domains = <0xb 0xd>;
			reg = <0x0 0x1e801000 0x0 0x1000>;
			smi-common;
		};

		smi_img_subcommon@1502f000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x12 0x0 0x12 0x0 0x12 0x0 0x12 0x0>;
			compatible = "mediatek,mt6855-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			mediatek,common-id = <0x5>;
			mediatek,smi = <0xb2>;
			phandle = <0xb3>;
			power-domains = <0xb 0x5>;
			reg = <0x0 0x1502f000 0x0 0x1000>;
		};

		smi_infra_disp_subcomm0@1e807000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0xa9 0x0 0xa9 0x1 0xa9 0x2 0xa9 0x3>;
			compatible = "mediatek,mt6855-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			init-power-on;
			mediatek,common-id = <0x1>;
			phandle = <0xae>;
			power-domains = <0xb 0xd>;
			reg = <0x0 0x1e807000 0x0 0x1000>;
		};

		smi_infra_disp_subcomm1@1e808000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0xa9 0x0 0xa9 0x1 0xa9 0x2 0xa9 0x3>;
			compatible = "mediatek,mt6855-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			mediatek,common-id = <0x2>;
			phandle = <0xaf>;
			power-domains = <0xb 0xd>;
			reg = <0x0 0x1e808000 0x0 0x1000>;
		};

		smi_ipe_subcommon@1b00e000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0x1e 0x2 0x1e 0x2 0x1e 0x2 0x1e 0x2>;
			compatible = "mediatek,mt6855-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			mediatek,common-id = <0x6>;
			mediatek,smi = <0xb2>;
			phandle = <0xb6>;
			power-domains = <0xb 0x6>;
			reg = <0x0 0x1b00e000 0x0 0x1000>;
		};

		smi_larb0@14021000 {
			clock-names = "apb", "smi";
			clocks = <0x19 0x2c 0x19 0x2c>;
			compatible = "mediatek,smi_larb0", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			init-power-on;
			mediatek,larb-id = <0x0>;
			mediatek,smi = <0xb1>;
			phandle = <0x9f>;
			power-domains = <0xb 0xc>;
			reg = <0x0 0x14021000 0x0 0x1000>;
		};

		smi_larb11@1582e000 {
			clock-names = "apb", "smi";
			clocks = <0x11 0x0 0x11 0x0>;
			compatible = "mediatek,smi_larb11", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0xb>;
			mediatek,smi = <0xb3>;
			phandle = <0x10>;
			power-domains = <0xb 0x4>;
			reg = <0x0 0x1582e000 0x0 0x1000>;
		};

		smi_larb13@1a001000 {
			clock-names = "apb", "smi";
			clocks = <0x18 0x0 0x18 0x0>;
			compatible = "mediatek,smi_larb13", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0xd>;
			mediatek,smi = <0xb4>;
			phandle = <0x20>;
			power-domains = <0xb 0x9>;
			reg = <0x0 0x1a001000 0x0 0x1000>;
		};

		smi_larb14@1a002000 {
			clock-names = "apb", "smi";
			clocks = <0x18 0x2 0x18 0x2>;
			compatible = "mediatek,smi_larb14", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0xe>;
			mediatek,smi = <0xb5>;
			phandle = <0xa1>;
			power-domains = <0xb 0x9>;
			reg = <0x0 0x1a002000 0x0 0x1000>;
		};

		smi_larb16@1a00f000 {
			clock-names = "apb", "smi";
			clocks = <0x1c 0x0 0x1c 0x1>;
			compatible = "mediatek,smi_larb16", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x10>;
			mediatek,smi = <0xb5>;
			phandle = <0xa2>;
			power-domains = <0xb 0xa>;
			reg = <0x0 0x1a00f000 0x0 0x1000>;
		};

		smi_larb17@1a010000 {
			clock-names = "apb", "smi";
			clocks = <0x1d 0x0 0x1d 0x1>;
			compatible = "mediatek,smi_larb17", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x11>;
			mediatek,smi = <0xb4>;
			phandle = <0xa3>;
			power-domains = <0xb 0xb>;
			reg = <0x0 0x1a010000 0x0 0x1000>;
		};

		smi_larb1@14022000 {
			clock-names = "apb", "smi";
			clocks = <0x19 0x2c 0x19 0x2c>;
			compatible = "mediatek,smi_larb1", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x1>;
			mediatek,smi = <0xb1>;
			phandle = <0xa0>;
			power-domains = <0xb 0xc>;
			reg = <0x0 0x14022000 0x0 0x1000>;
		};

		smi_larb20@1b00f000 {
			clock-names = "apb", "smi";
			clocks = <0x1e 0x1 0x1e 0x1>;
			compatible = "mediatek,smi_larb20", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x14>;
			mediatek,smi = <0xb6>;
			phandle = <0xa4>;
			power-domains = <0xb 0x6>;
			reg = <0x0 0x1b00f000 0x0 0x1000>;
		};

		smi_larb2@1f002000 {
			clock-names = "apb", "smi";
			clocks = <0x1a 0x2 0x1a 0x2>;
			compatible = "mediatek,smi_larb2", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x2>;
			mediatek,smi = <0x88>;
			phandle = <0x9d>;
			power-domains = <0xb 0xc>;
			reg = <0x0 0x1f002000 0x0 0x1000>;
		};

		smi_larb4@1602e000 {
			clock-names = "apb", "smi";
			clocks = <0x1b 0x0 0x1b 0x0>;
			compatible = "mediatek,smi_larb4", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x4>;
			mediatek,smi = <0xb1>;
			phandle = <0x8b>;
			power-domains = <0xb 0x7>;
			reg = <0x0 0x1602e000 0x0 0x1000>;
		};

		smi_larb7@17010000 {
			clock-names = "apb", "smi";
			clocks = <0x8f 0x0 0x8f 0x1>;
			compatible = "mediatek,smi_larb7", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x7>;
			mediatek,smi = <0xb1>;
			phandle = <0x8e>;
			power-domains = <0xb 0x8>;
			reg = <0x0 0x17010000 0x0 0x1000>;
		};

		smi_larb8@17810000 {
			compatible = "mediatek,smi_larb8";
			reg = <0x0 0x17810000 0x0 0x10000>;
		};

		smi_larb9@1502e000 {
			clock-names = "apb", "smi";
			clocks = <0x12 0x0 0x12 0x0>;
			compatible = "mediatek,smi_larb9", "mediatek,mt6855-smi-larb", "mediatek,smi-larb";
			mediatek,larb-id = <0x9>;
			mediatek,smi = <0xb3>;
			phandle = <0xf>;
			power-domains = <0xb 0x5>;
			reg = <0x0 0x1502e000 0x0 0x1000>;
		};

		smi_mdp_sub_comm0@1e809000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0xa9 0x0 0xa9 0x1 0xa9 0x2 0xa9 0x3>;
			compatible = "mediatek,mt6855-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			mediatek,common-id = <0x3>;
			mediatek,dump-with-comm = <0x0>;
			mediatek,smi = <0xb1>;
			phandle = <0x88>;
			power-domains = <0xb 0xd>;
			reg = <0x0 0x1e809000 0x0 0x1000>;
		};

		smi_mdp_sub_comm1@1e80a000 {
			clock-names = "apb", "smi", "gals0", "gals1";
			clocks = <0xa9 0x0 0xa9 0x1 0xa9 0x2 0xa9 0x3>;
			compatible = "mediatek,mt6855-smi-common", "mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			mediatek,common-id = <0x4>;
			mediatek,dump-with-comm = <0x0>;
			mediatek,smi = <0xb1>;
			phandle = <0xb2>;
			power-domains = <0xb 0xd>;
			reg = <0x0 0x1e80a000 0x0 0x1000>;
		};

		smi_pd_cam_main {
			compatible = "mediatek,smi-pd";
			main-power;
			mediatek,comm-port-range = <0x2 0x2>;
			mediatek,smi = <0xb4 0xb5>;
			phandle = <0x1e5>;
			power-domains = <0xb 0x9>;
		};

		smi_pd_cam_suba {
			compatible = "mediatek,smi-pd";
			mediatek,comm-port-range = <0x2>;
			mediatek,smi = <0xb5>;
			phandle = <0x1e7>;
			power-domains = <0xb 0xa>;
			power-reset = <0x1a04f00c 0x4>;
		};

		smi_pd_cam_subb {
			compatible = "mediatek,smi-pd";
			mediatek,comm-port-range = <0x2>;
			mediatek,smi = <0xb4>;
			phandle = <0x1e8>;
			power-domains = <0xb 0xb>;
			power-reset = <0x1a06f00c 0x4>;
		};

		smi_pd_dip1 {
			compatible = "mediatek,smi-pd";
			main-power;
			mediatek,comm-port-range = <0x2>;
			mediatek,smi = <0xb3>;
			phandle = <0x1e4>;
			power-domains = <0xb 0x5>;
		};

		smi_pd_disp {
			compatible = "mediatek,smi-pd";
			init-power-on;
			mediatek,suspend-check-dev = <0xb1 0x88>;
			mediatek,suspend-check-port = <0x3 0x2>;
			phandle = <0x1e9>;
			power-domains = <0xb 0xc>;
			suspend-check;
		};

		smi_pd_isp_main {
			compatible = "mediatek,smi-pd";
			mediatek,comm-port-range = <0x2>;
			mediatek,smi = <0xb3>;
			phandle = <0x1e6>;
			power-domains = <0xb 0x4>;
			power-reset = <0x1502000c 0x2 0x1582000c 0x0>;
		};

		smi_test {
			compatible = "mediatek,smi-testcase";
			mediatek,larbs = <0x9d>;
		};

		snd_scp_audio {
			compatible = "mediatek,snd_scp_audio";
			phandle = <0x21b>;
			scp_spk_process_enable = <0x0 0x4 0x10 0x15>;
			status = "disabled";
		};

		snd_scp_ultra {
			compatible = "mediatek,snd_scp_ultra";
			phandle = <0x218>;
			scp_ultra_dl_memif_id = <0x7>;
			scp_ultra_ul_memif_id = <0xf>;
		};

		sound {
			compatible = "mediatek,mt6855-mt6369-sound";
			mediatek,platform = <0xfa>;
			mediatek,usb_hp_sw_gpio = <0x17 0x37 0x0>;
			phandle = <0x21a>;
		};

		spi0@11010000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2 0x6c 0x2 0xf 0x5 0xa>;
			compatible = "mediatek,mt6983-spi";
			interrupts = <0x0 0x1cb 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c0>;
			reg = <0x0 0x11010000 0x0 0x100>;
		};

		spi1@11011000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2 0x6c 0x2 0xf 0x5 0xb>;
			compatible = "mediatek,mt6983-spi";
			interrupts = <0x0 0x1cc 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c1>;
			reg = <0x0 0x11011000 0x0 0x100>;
		};

		spi2@11012000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2 0x6c 0x2 0xf 0x5 0xc>;
			compatible = "mediatek,mt6983-spi";
			interrupts = <0x0 0x1cd 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c2>;
			reg = <0x0 0x11012000 0x0 0x100>;
		};

		spi3@11013000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2 0x6c 0x2 0xf 0x5 0xd>;
			compatible = "mediatek,mt6983-spi";
			interrupts = <0x0 0x1ce 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c3>;
			reg = <0x0 0x11013000 0x0 0x100>;
		};

		spi4@11014000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2 0x6c 0x2 0xf 0x5 0xe>;
			compatible = "mediatek,mt6983-spi";
			interrupts = <0x0 0x1cf 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c4>;
			reg = <0x0 0x11014000 0x0 0x100>;
		};

		spi5@11015000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2 0x6c 0x2 0xf 0x5 0xf>;
			compatible = "mediatek,mt6983-spi";
			interrupts = <0x0 0x1d0 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c5>;
			reg = <0x0 0x11015000 0x0 0x100>;
		};

		spi6@11016000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2 0x6c 0x2 0xf 0x5 0x10>;
			compatible = "mediatek,mt6983-spi";
			interrupts = <0x0 0x1d1 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c6>;
			reg = <0x0 0x11016000 0x0 0x100>;
		};

		spi7@11017000 {
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clocks = <0x2 0x6c 0x2 0xf 0x5 0x11>;
			compatible = "mediatek,mt6983-spi";
			interrupts = <0x0 0x1d2 0x4 0x0>;
			mediatek,pad-select = <0x0>;
			phandle = <0x1c7>;
			reg = <0x0 0x11017000 0x0 0x100>;
		};

		spmi@1c804000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x0>;
			ap_swinf_no = <0x2>;
			clock-names = "vlp_pmif_clk_mux", "vlp_spmimst_m_clk_mux", "vlp_spmimst_p_clk_mux";
			clocks = <0x4 0x1 0x4 0x4 0x4 0x3>;
			compatible = "mediatek,mt6855-spmi";
			interrupt-controller;
			interrupt-names = "rcs_irq", "pmif_irq";
			interrupts-extended = <0x17 0xde 0x4 0x1 0x0 0x1f0 0x4 0x0>;
			irq_event_en = <0x80000000 0x0 0x0 0x0 0x0>;
			phandle = <0x6d>;
			reg = <0x0 0x1c804000 0x0 0x8ff 0x0 0x1c801000 0x0 0x100>;
			reg-names = "pmif", "spmimst";
			swinf_ch_start = <0xa>;

			mt6685_mfd {
				compatible = "mediatek,mt6685";
				phandle = <0x1a7>;
				reg = <0x9 0x0>;

				mt6685_audclk {
					compatible = "mediatek,mt6685_audclk";
					phandle = <0x1ac>;
				};

				mt6685_clock_buffer {
					clkbuf_ctl = <0x6c>;
					compatible = "mediatek,clock_buffer";
					mediatek,bblpm-support;
					mediatek,dcxo-de-sense-support;
					mediatek,dcxo-impedance-support;
					mediatek,dcxo-spmi-rw;
					mediatek,enable;
					mediatek,pmrc-en-support;
					mediatek,xo-buf-allow-control = <0x0 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
					mediatek,xo-buf-name = "XO_BBCK1", "XO_BBCK2", "XO_BBCK3", "XO_BBCK4", "XO_BBCK5", "XO_RFCK1A", "XO_RFCK1B", "XO_RFCK1C", "XO_RFCK2A", "XO_RFCK2B", "XO_RFCK2C", "XO_CONCK1", "XO_CONCK2";
					mediatek,xo-buf-support = <0x1 0x1 0x1 0x1 0x0 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0>;
					mediatek,xo-mode-num = <0x3>;
					mediatek,xo-voter-support;
					phandle = <0x1a8>;
				};

				mt6685_consys {
					compatible = "mediatek,mt6685-consys";
					phandle = <0x1a9>;
				};

				mt6685_rtc {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					base = <0x580>;
					compatible = "mediatek,mt6685-rtc";
					interrupt-names = "rtc";
					interrupts = <0x9 0x0>;
					phandle = <0x1aa>;

					ext_32k {
						bits = <0x6 0x1>;
						phandle = <0x1ab>;
						reg = <0x2 0x1>;
					};

					fg_init {
						phandle = <0x2c>;
						reg = <0x0 0x1>;
					};

					fg_soc {
						phandle = <0x2d>;
						reg = <0x1 0x1>;
					};
				};
			};

			pmic@4 {
				#address-cells = <0x1>;
				#interrupt-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "mediatek,mt6363";
				interrupt-controller;
				interrupts = <0x4>;
				phandle = <0x110>;
				reg = <0x4 0x0>;

				mt6363-auxadc {
					#io-channel-cells = <0x1>;
					compatible = "mediatek,mt6363-auxadc";
					phandle = <0x44>;

					bat_temp {
						channel = <0x3>;
						resistance-ratio = <0x3 0x2>;
					};

					batadc {
						avg-num = <0x40>;
						channel = <0x0>;
						resistance-ratio = <0x4 0x1>;
					};

					chip_temp {
						channel = <0x5>;
					};

					imp {
						channel = <0xf>;
						resistance-ratio = <0x4 0x1>;
					};

					vcore_temp {
						channel = <0x6>;
					};

					vgpu_temp {
						channel = <0x8>;
					};

					vin1_100k {
						channel = <0x13>;
						pures = <0x0>;
					};

					vin1_open {
						channel = <0x13>;
						pures = <0x3>;
					};

					vin2_open {
						channel = <0x14>;
						pures = <0x3>;
					};

					vin3_open {
						channel = <0x15>;
						pures = <0x0>;
					};

					vin4_open {
						channel = <0x16>;
						pures = <0x3>;
					};

					vin5_open {
						channel = <0x17>;
						pures = <0x3>;
					};

					vin6_open {
						channel = <0x18>;
						pures = <0x0>;
					};

					vin7_open {
						channel = <0x19>;
						pures = <0x3>;
					};

					vproc_temp {
						channel = <0x7>;
					};

					vsyssns {
						avg-num = <0x40>;
						channel = <0x12>;
						resistance-ratio = <0x3 0x1>;
					};

					vtref {
						channel = <0x11>;
						resistance-ratio = <0x3 0x2>;
					};
				};

				mt6363-consys {
					compatible = "mediatek,mt6363-consys";
				};

				mt6363-efuse {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "mediatek,mt6363-efuse";

					mt6363_e_data {
						phandle = <0x45>;
						reg = <0x5e 0x8>;
					};
				};

				mt6363keys {
					compatible = "mediatek,mt6363-keys";
					mediatek,long-press-mode = <0x1>;
					phandle = <0x17c>;
					power-off-time-sec = <0x0>;

					home {
						linux,keycodes = <0x72>;
					};

					power {
						linux,keycodes = <0x74>;
						wakeup-source;
					};
				};

				mtk-spmi-pmic-debug {
					compatible = "mediatek,spmi-pmic-debug";
				};

				mtk_dynamic_loading_throttling {
					compatible = "mediatek,mt6363-dynamic_loading_throttling";
					io-channel-names = "pmic_ptim", "pmic_imix_r", "pmic_batadc";
					io-channels = <0x28 0x2 0x28 0x3 0x28 0x0>;
					mediatek,charger = <0x69>;
					phandle = <0x196>;
					uvlo-level = <0xa28>;
				};

				regulators {

					ISINK_LOAD {
						phandle = <0x29>;
						regulator-compatible = "isink_load";
						regulator-name = "mt6363_isink_load";
					};

					VA12_1 {
						phandle = <0x191>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VA12_1";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_va12_1";
					};

					VA12_2 {
						phandle = <0x192>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VA12_2";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_va12_2";
					};

					VA15 {
						phandle = <0x18d>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VA15";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_va15";
					};

					VAUX18 {
						phandle = <0x189>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VAUX18";
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "mt6363_vaux18";
					};

					VBUCK1 {
						phandle = <0x62>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK1";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck1";
					};

					VBUCK2 {
						phandle = <0x63>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK2";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck2";
					};

					VBUCK3 {
						phandle = <0x17e>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK3";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck3";
					};

					VBUCK4 {
						phandle = <0x91>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK4";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck4";
					};

					VBUCK5 {
						phandle = <0x84>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK5";
						regulator-enable-ramp-delay = <0xc8>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck5";
					};

					VBUCK6 {
						phandle = <0x75>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK6";
						regulator-enable-ramp-delay = <0x12c>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck6";
					};

					VBUCK7 {
						phandle = <0x17f>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK7";
						regulator-enable-ramp-delay = <0x12c>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vbuck7";
					};

					VCN13 {
						phandle = <0x187>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VCN13";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x1b9e50>;
						regulator-min-microvolt = <0xdbba0>;
						regulator-name = "mt6363_vcn13";
					};

					VCN15 {
						phandle = <0x18a>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VCN15";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vcn15";
					};

					VEMC {
						phandle = <0x7b>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VEMC";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6363_vemc";
					};

					VIO075 {
						phandle = <0x190>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VIO075";
						regulator-enable-ramp-delay = <0xbb8>;
						regulator-max-microvolt = <0xc3500>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vio075";
					};

					VIO18 {
						phandle = <0x18b>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VIO18";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vio18";
					};

					VM18 {
						phandle = <0x18c>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VM18";
						regulator-enable-ramp-delay = <0x118>;
						regulator-max-microvolt = <0x1c3a90>;
						regulator-min-microvolt = <0x86470>;
						regulator-name = "mt6363_vm18";
					};

					VRF09 {
						phandle = <0x195>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRF09";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x1b9e50>;
						regulator-min-microvolt = <0xdbba0>;
						regulator-name = "mt6363_vrf09";
					};

					VRF12 {
						phandle = <0x193>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VRF12";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vrf12";
					};

					VRF13 {
						phandle = <0x194>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRF13";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x1b9e50>;
						regulator-min-microvolt = <0xdbba0>;
						regulator-name = "mt6363_vrf13";
					};

					VRF18 {
						phandle = <0x18e>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRF18";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vrf18";
					};

					VRFIO18 {
						phandle = <0x18f>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VRFIO18";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vrfio18";
					};

					VS1 {
						phandle = <0x5c>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VS1";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x2191c0>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vs1";
					};

					VS2 {
						phandle = <0x17d>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VS2";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x186a00>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vs2";
					};

					VS3 {
						phandle = <0x180>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VS3";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6363_vs3";
					};

					VSRAM_APU {
						phandle = <0x186>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VSRAM_APU";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_apu";
					};

					VSRAM_CPUB {
						phandle = <0x183>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VSRAM_CPUB";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_cpub";
					};

					VSRAM_CPUL {
						phandle = <0x185>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VSRAM_CPUL";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_cpul";
					};

					VSRAM_CPUM {
						phandle = <0x184>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VSRAM_CPUM";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_cpum";
					};

					VSRAM_DIGRF {
						phandle = <0x181>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VSRAM_DIGRF";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_digrf";
					};

					VSRAM_MDFE {
						phandle = <0x182>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VSRAM_MDFE";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_mdfe";
					};

					VSRAM_MODEM {
						phandle = <0x76>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VSRAM_MODEM";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6363_vsram_modem";
					};

					VTREF18 {
						phandle = <0x188>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VTREF18";
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "mt6363_vtref18";
					};

					VUFS12 {
						phandle = <0x80>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VUFS12";
						regulator-enable-ramp-delay = <0x118>;
						regulator-max-microvolt = <0x1c3a90>;
						regulator-min-microvolt = <0x86470>;
						regulator-name = "mt6363_vufs12";
					};

					VUFS18 {
						phandle = <0x7c>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VUFS18";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6363_vufs18";
					};
				};
			};

			second_pmic@5 {
				#address-cells = <0x1>;
				#interrupt-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "mediatek,mt6369";
				interrupt-controller;
				interrupts = <0x5>;
				reg = <0x5 0x0>;

				accdet {
					accdet,gm_sw_gpio = <0x17 0x2d 0x0>;
					accdet,hmic_sw_gpio = <0x17 0x86 0x0>;
					accdet,hplr_sw_gpio = <0x17 0xb7 0x0>;
					accdet-mic-mode = <0x1>;
					accdet-mic-vol = <0x7>;
					accdet-name = "mt63xx-accdet";
					accdet-plugout-debounce = <0x1>;
					compatible = "mediatek,mt6369-accdet";
					eint_use_ext_res = <0x0>;
					headset-eint-num = <0x0>;
					headset-eint-trig-mode = <0x1>;
					headset-four-key-threshold = <0x0 0x3a 0x79 0xc0 0x190>;
					headset-key-mode = <0x0>;
					headset-mode-setting = <0x500 0x500 0x1 0x1f0 0x800 0x800 0x20 0x44 0x4 0x1 0x5 0x3 0x3 0x5 0xe>;
					headset-three-key-threshold = <0x0 0x50 0xbe 0x258>;
					headset-three-key-threshold-CDD = <0x0 0x50 0xc0 0x258>;
					headset-use-ap-eint = <0x0>;
					io-channel-names = "pmic_accdet";
					io-channels = <0x46 0x9>;
					nvmem = <0x6a>;
					nvmem-names = "mt63xx-accdet-efuse";
					phandle = <0x197>;
					phy-names = "usb2-phy";
					phys = <0x25 0x3>;
					status = "okay";
				};

				mt6369-auxadc {
					#io-channel-cells = <0x1>;
					compatible = "mediatek,mt6368-auxadc";
					phandle = <0x46>;

					accdet {
						channel = <0x9>;
					};

					chip_temp {
						channel = <0x5>;
					};

					hpofs_cal {
						avg-num = <0x100>;
						channel = <0xc>;
					};

					vcore_temp {
						channel = <0x6>;
					};

					vgpu_temp {
						channel = <0x8>;
					};

					vin1_open {
						channel = <0x13>;
						pures = <0x3>;
					};

					vin2_open {
						channel = <0x14>;
						pures = <0x3>;
					};

					vproc_temp {
						channel = <0x7>;
					};
				};

				mt6369-consys {
					compatible = "mediatek,mt6369-consys";
					phandle = <0x198>;
				};

				mt6369-efuse {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "mediatek,mt6373-efuse";
					phandle = <0x6a>;

					mt6369_e_data {
						phandle = <0x47>;
						reg = <0x4a 0xa>;
					};
				};

				mt6369codec {
					compatible = "mediatek,mt6369-sound";
					io-channel-names = "pmic_hpofs_cal";
					io-channels = <0x46 0xc>;
					mediatek,dmic-mode = <0x0>;
					mediatek,mic-type = <0x1 0x1 0x1>;
					nvmem = <0x6a>;
					nvmem-names = "pmic-hp-efuse";
					phandle = <0x199>;
					reg_vant18-supply = <0x6b>;
				};

				mtk-spmi-pmic-debug {
					compatible = "mediatek,spmi-pmic-debug";
				};

				regulators {

					VANT18 {
						phandle = <0x6b>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VANT18";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x200b20>;
						regulator-min-microvolt = <0x927c0>;
						regulator-name = "mt6369_vant18";
					};

					VAUD28 {
						phandle = <0x1a3>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VAUD28";
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "mt6369_vaud28";
					};

					VAUX18 {
						phandle = <0x19b>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VAUX18";
						regulator-enable-ramp-delay = <0xf0>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "mt6369_vaux18";
					};

					VBUCK1 {
						phandle = <0x19a>;
						regulator-allowed-modes = <0x0 0x1 0x2>;
						regulator-always-on;
						regulator-compatible = "VBUCK1";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "mt6369_vbuck1";
					};

					VCN33_1 {
						phandle = <0x1a1>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VCN33_1";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vcn33_1";
					};

					VCN33_2 {
						phandle = <0x1a2>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VCN33_2";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vcn33_2";
					};

					VDIGRF {
						phandle = <0x77>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VDIGRF";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6369_vdigrf";
					};

					VEFUSE {
						phandle = <0x1a4>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VEFUSE";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vefuse";
					};

					VFP {
						phandle = <0x19e>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VFP";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x325aa0>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "mt6369_vfp";
					};

					VIBR {
						phandle = <0xaa>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VIBR";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vibr";
					};

					VIO28 {
						phandle = <0x19d>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VIO28";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vio28";
					};

					VMC {
						phandle = <0x7f>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VMC";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vmc";
					};

					VMCH {
						phandle = <0x1a0>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VMCH";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vmch";
					};

					VMCH_EINT_HIGH {
						phandle = <0x1a5>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VMCH_EINT_HIGH";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vmch_eint_high";
					};

					VMCH_EINT_LOW {
						phandle = <0x1a6>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VMCH_EINT_LOW";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vmch_eint_low";
					};

					VSRAM_CORE {
						phandle = <0x85>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VSRAM_CORE";
						regulator-enable-ramp-delay = <0xb4>;
						regulator-max-microvolt = <0x123716>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "mt6369_vsram_core";
					};

					VTP {
						phandle = <0x19f>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-compatible = "VTP";
						regulator-enable-ramp-delay = <0x2a8>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vtp";
					};

					VUSB {
						phandle = <0x19c>;
						regulator-allowed-modes = <0x0 0x2>;
						regulator-always-on;
						regulator-compatible = "VUSB";
						regulator-enable-ramp-delay = <0x2d0>;
						regulator-max-microvolt = <0x3567e0>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "mt6369_vusb";
					};
				};
			};
		};

		spmi_pmif_mpu@1c804900 {
			compatible = "mediatek,mt6895-spmi_pmif_mpu";
			mediatek,pmic_all_rgn_en = <0x60401>;
			phandle = <0x1ad>;
			reg = <0x0 0x1c804900 0x0 0x500>;
			reg-names = "pmif_mpu";
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0x0 0x10214000 0x0 0x1000>;
		};

		srclken-rc@1c00d000 {
			bt-ctl = "XO_RFCK1B";
			compatible = "mediatek,srclken-rc";
			gps-ctl = "XO_RFCK1B";
			mcu-ctl = "XO_BBCK2";
			md1-ctl = "XO_RFCK2A";
			mediatek,enable;
			mediatek,srclken-rc-broadcast;
			mediatek,subsys-ctl = "suspend", "md1", "md2", "md3", "rf", "mmwave", "gps", "bt", "wifi", "conn_mcu", "co-ant", "nfc", "rsv", "ufs";
			nfc-ctl = "XO_BBCK4";
			phandle = <0x6e>;
			reg = <0x0 0x1c00d000 0x0 0x100 0x0 0x1c00d100 0x0 0x700>;
			suspend-ctl = "XO_BBCK1";
			ufs-ctl = "XO_BBCK3";
			wifi-ctl = "XO_BBCK2";
		};

		subpmic_pmu_eint {
			phandle = <0x215>;
		};

		sys_cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10204000 0x0 0x1000>;
		};

		sys_cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10312000 0x0 0x1000>;
		};

		sys_cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10313000 0x0 0x1000>;
		};

		sys_cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10314000 0x0 0x1000>;
		};

		sys_cirq@10350000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10350000 0x0 0x1000>;
		};

		sys_cirq@10351000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10351000 0x0 0x1000>;
		};

		sys_cirq@10352000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10352000 0x0 0x1000>;
		};

		sys_cirq@10354000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10354000 0x0 0x1000>;
		};

		sys_cirq@10355000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10355000 0x0 0x1000>;
		};

		sys_cirq@10356000 {
			compatible = "mediatek,sys_cirq";
			reg = <0x0 0x10356000 0x0 0x1000>;
		};

		systimer@1c011000 {
			clocks = <0x92>;
			compatible = "mediatek,mt6855-timer", "mediatek,mt6765-timer";
			interrupts = <0x0 0xf9 0x4 0x0>;
			phandle = <0x1db>;
			reg = <0x0 0x1c011000 0x0 0x1000>;
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0x0 0x10000000 0x0 0x1000>;
		};

		topckgen_ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0x0 0x1001b000 0x0 0x1000>;
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0x0 0x10011000 0x0 0x1000>;
		};

		toprgu@10007000 {
			compatible = "mediatek,toprgu";
			reg = <0x0 0x10007000 0x0 0x1000>;
		};

		tran_sensor_cust {
			compatible = "mediatek,tran_sensor";
			phandle = <0x1e1>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0x0 0x1020f000 0x0 0x1000>;
		};

		ufs_ao_cfg@112b8000 {
			compatible = "mediatek,ufs_ao_cfg", "syscon", "simple-mfd";
			phandle = <0x1cb>;
			reg = <0x0 0x112b8000 0x0 0x1000>;

			reset-controller {
				#reset-cells = <0x1>;
				compatible = "ti,syscon-reset";
				phandle = <0x81>;
				ti,reset-bits = <0x44 0x1 0x48 0x1 0x0 0x0 0x1c>;
			};
		};

		ufs_pdn_cfg@112bc000 {
			compatible = "mediatek,ufs_pdn_cfg", "syscon", "simple-mfd";
			phandle = <0x1cc>;
			reg = <0x0 0x112bc000 0x0 0x1000>;

			reset-controller {
				#reset-cells = <0x1>;
				compatible = "ti,syscon-reset";
				phandle = <0x82>;
				ti,reset-bits = <0x44 0x0 0x48 0x0 0x0 0x0 0x1c 0x44 0x1 0x48 0x1 0x0 0x0 0x1c>;
			};
		};

		ufshci@112b0000 {
			bootmode = <0x24>;
			clock-names = "aes_ufsfde_ck", "ufs_ck";
			clocks = <0x2 0x24 0x2 0x25>;
			compatible = "mediatek,mt8183-ufshci";
			freq-table-hz = <0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x189 0x4 0x0>;
			mediatek,ufs-qos;
			phandle = <0x1cd>;
			power-domains = <0xb 0x2>;
			reg = <0x0 0x112b0000 0x0 0x2300>;
			reset-names = "unipro_rst", "crypto_rst", "hci_rst";
			resets = <0x81 0x0 0x82 0x0 0x82 0x1>;
			vcc-supply = <0x7b>;
			vccq-supply = <0x80>;
			vccq2-supply = <0x7c>;
		};

		usb-phy {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,fpga-u3phy";
			fpga_i2c_physical_base = <0x11ed2000>;
			mediatek,ippc = <0x11e40000>;
			phandle = <0x21d>;
			status = "disabled";

			usb-phy@0 {
				#phy-cells = <0x1>;
				chip-id = <0xa60931a>;
				pclk_phase = <0x17>;
				phandle = <0x21e>;
				port = <0x0>;
			};
		};

		usb-phy@11e40000 {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "mediatek,generic-tphy-v2";
			phandle = <0x21c>;
			ranges;
			status = "okay";

			usb-phy@11e40000 {
				#phy-cells = <0x1>;
				clock-names = "ref";
				clocks = <0x6f>;
				mediatek,bgr-div = <0x1>;
				mediatek,discth = <0x9>;
				mediatek,eye-term = <0x2>;
				mediatek,eye-term-host = <0x4>;
				mediatek,eye-vrt = <0x4>;
				mediatek,eye-vrt-host = <0x6>;
				mediatek,pll-bw = <0x3>;
				mediatek,rev4 = <0x1>;
				mediatek,rev6 = <0x1>;
				mediatek,rev6-host = <0x3>;
				mediatek,rx_sqth = <0x5>;
				nvmem-cell-masks = <0x1f>;
				nvmem-cell-names = "intr_cal";
				nvmem-cells = <0xfc>;
				phandle = <0x25>;
				reg = <0x0 0x11e40000 0x0 0x700>;
				status = "okay";
				usb2uart;
			};
		};

		usb0@11210000 {
			cdp-block;
			clock-names = "sys_clk", "phy_clk", "mcu_clk", "dma_clk";
			clocks = <0x5 0x14 0x5 0x13 0x5 0x16 0x5 0x15>;
			compatible = "mediatek,mt6855-usb20";
			dr_mode = "otg";
			interrupt-names = "mc";
			interrupts = <0x0 0x180 0x4 0x0>;
			mode = <0x2>;
			multipoint = <0x1>;
			num_eps = <0x10>;
			pericfg = <0x5>;
			phandle = <0x26>;
			phys = <0x25 0x3>;
			reg = <0x0 0x11210000 0x0 0x10000 0x0 0x11e40000 0x0 0x10000>;
			usb-role-switch;
			wakeup-source;

			port {

				endpoint@0 {
					phandle = <0x5f>;
					remote-endpoint = <0xfb>;
				};
			};
		};

		usb_boost_manager {
			compatible = "mediatek,usb_boost";
			interconnect-names = "icc-bw";
			interconnects = <0xc 0x17 0xc 0x0>;
			phandle = <0x21f>;
			required-opps = <0xd>;
		};

		usb_meta {
			compatible = "mediatek,usb_meta";
			phandle = <0x1af>;
			udc = <0x26>;
		};

		vcp@1ec00000 {
			clock-names = "mmup-sel", "mmup-clk", "mmup-26m";
			clocks = <0x2 0x7 0x2 0x51 0x2 0x8f>;
			compatible = "mediatek,vcp";
			core_0 = "enable";
			core_nums = <0x1>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			femter_ck = <0x8>;
			interrupt-names = "wdt", "reserved", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
			interrupts = <0x0 0xc8 0x4 0x0 0x0 0xc9 0x4 0x0 0x0 0xca 0x4 0x0 0x0 0xcb 0x4 0x0 0x0 0xcc 0x4 0x0 0x0 0xcd 0x4 0x0 0x0 0xce 0x4 0x0>;
			iommus = <0x16 0x60422>;
			mbox_count = <0x5>;
			mediatek,smi = <0x88>;
			phandle = <0x1d7>;
			power-domains = <0xb 0xe>;
			recv_table = <0x1 0x0 0x12 0x0 0x2 0x1 0x1 0x1 0x4 0x1 0xa 0x0 0x5 0x1 0x1 0x0 0x6 0x1 0x2 0x0 0xa 0x2 0x12 0x0 0xc 0x2 0x4 0x0 0xd 0x3 0x1 0x1 0x11 0x3 0xa 0x0 0x12 0x3 0x6 0x0 0x13 0x3 0x1 0x0 0x14 0x3 0x2 0x0 0x16 0x4 0x4 0x0>;
			reg = <0x0 0x1ea00000 0x0 0x40000 0x0 0x1ec24000 0x0 0x1000 0x0 0x1ec30000 0x0 0x1000 0x0 0x1ec40000 0x0 0x1000 0x0 0x1ec52000 0x0 0x1000 0x0 0x1ec60000 0x0 0x40000 0x0 0x1eca5000 0x0 0x4 0x0 0x1e820000 0x0 0x4 0x0 0x1ecfb000 0x0 0x100 0x0 0x1ecfb100 0x0 0x4 0x0 0x1ecfb10c 0x0 0x4 0x0 0x1eca5020 0x0 0x4 0x0 0x1ecfc000 0x0 0x100 0x0 0x1ecfc100 0x0 0x4 0x0 0x1ecfc10c 0x0 0x4 0x0 0x1eca5024 0x0 0x4 0x0 0x1ecfd000 0x0 0x100 0x0 0x1ecfd100 0x0 0x4 0x0 0x1ecfd10c 0x0 0x4 0x0 0x1eca5028 0x0 0x4 0x0 0x1ecfe000 0x0 0x100 0x0 0x1ecfe100 0x0 0x4 0x0 0x1ecfe10c 0x0 0x4 0x0 0x1eca502c 0x0 0x4 0x0 0x1ecff000 0x0 0x100 0x0 0x1ecff100 0x0 0x4 0x0 0x1ecff10c 0x0 0x4 0x0 0x1eca5030 0x0 0x4>;
			reg-names = "vcp_sram_base", "vcp_cfgreg", "vcp_cfgreg_core0", "vcp_cfgreg_core1", "vcp_bus_tracker", "vcp_l1creg", "vcp_cfgreg_sec", "vcp_cfgreg_mmu", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
			send_table = <0x0 0x0 0x12 0x2 0x1 0x2 0x3 0x1 0x1 0x9 0x2 0x12 0xb 0x2 0x4 0xd 0x3 0x2 0xe 0x3 0x1 0xf 0x3 0x6 0x10 0x3 0x2 0x15 0x4 0x4>;
			status = "okay";
			twohart = <0x1>;
			vcp-support = <0x1>;
			vcp_dramSize = <0x800000>;
			vcp_mem_key = "mediatek,reserve-memory-vcp_share";
			vcp_mem_tbl = <0x0 0x78000 0x1 0x8000 0x2 0x180000 0x3 0x400 0x4 0x400 0x5 0x400 0x6 0x400 0x7 0x100000>;
			vcp_sramSize = <0x40000>;
		};

		vcp_iommu_vdec {
			compatible = "mediatek,vcp-io-vdec";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <0x16 0x40420>;
			vcp-support = <0x2>;
		};

		vcp_iommu_venc {
			compatible = "mediatek,vcp-io-venc";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <0x16 0x50421>;
			vcp-support = <0x3>;
		};

		vcp_iommu_work {
			compatible = "mediatek,vcp-io-work";
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <0x16 0x70423>;
			vcp-support = <0x4>;
		};

		vcu@16000000 {
			compatible = "mediatek-vcu";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done", "venc_pps_done", "venc_sps_done";
			gce-events = <0x89 0x1 0x89 0x2 0x89 0x4 0x89 0x5 0x89 0x8 0x89 0x9>;
			gce-gpr = <0xa 0xb>;
			gce_norm_token = [02 dc];
			gce_sec_token = [02 dd];
			iommus = <0x16 0x100e0 0x16 0x100e1 0x16 0x100e2 0x16 0x100e3 0x16 0x100e4 0x16 0x100e5 0x16 0x100e5 0x16 0x100e6 0x16 0x100e7 0x16 0x100e8 0x16 0xe9 0x16 0xea 0x16 0xeb 0x16 0xec>;
			mboxes = <0xe 0xc 0x0 0x1 0xe 0x16 0x0 0x1 0x8a 0xc 0x0 0x1>;
			mediatek,dec_gce_th_num = <0x0>;
			mediatek,enc_gce_th_num = <0x2>;
			mediatek,gcem = <0xe>;
			mediatek,mailbox-gce = <0x89>;
			mediatek,vcu-off = <0x0>;
			mediatek,vcuid = <0x0>;
			mediatek,vcuname = "vcu";
			phandle = <0x8c>;
			reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x17820000 0x0 0x10000 0x0 0x14006000 0x0 0x1000 0x0 0x14106000 0x0 0x1000>;
		};

		vcu_iommu_venc {
			compatible = "mediatek,vcu-io-venc";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <0x16 0x100e0 0x16 0x100e1 0x16 0x100e2 0x16 0x100e3 0x16 0x100e4 0x16 0x100e5 0x16 0x100e6 0x16 0x100e7 0x16 0x100e8 0x16 0xe9 0x16 0xea 0x16 0xeb 0x16 0xec>;
			mediatek,vcuid = <0x0>;
		};

		vdec@16000000 {
			bandwidth-table = <0x3 0x44c 0x2 0x226 0x5 0xa 0x5 0xa 0x5 0x0 0x5 0x0 0x0 0x1a 0x0 0x1a 0x5 0x1a 0x6 0x4>;
			clock-names = "CORE_MT_CG_VDEC0";
			clocks = <0x1b 0x4>;
			compatible = "mediatek,mt6855-vcodec-dec";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvfsrc-vcore-supply = <0x15>;
			interconnect-names = "path_vdec_mc", "path_vdec_pp", "path_vdec_pred_rd", "path_vdec_pred_wr", "path_vdec_ppwrap", "path_vdec_tile", "path_vdec_vld", "path_vdec_vld2", "path_vdec_avc_mv", "path_larb4";
			interconnect-num = <0xa>;
			interconnects = <0x13 0x40080 0x13 0x10000 0x13 0x40081 0x13 0x10000 0x13 0x40082 0x13 0x10000 0x13 0x40083 0x13 0x10000 0x13 0x40084 0x13 0x10000 0x13 0x40085 0x13 0x10000 0x13 0x40086 0x13 0x10000 0x13 0x40087 0x13 0x10000 0x13 0x40088 0x13 0x10000 0x13 0x30004 0x13 0x10000>;
			interrupts = <0x0 0x1e8 0x4 0x0>;
			iommus = <0x16 0x80080 0x16 0x80081 0x16 0x80082 0x16 0x80083 0x16 0x80084 0x16 0x80085 0x16 0x80085 0x16 0x80086 0x16 0x80087 0x16 0x80088 0x16 0x80089 0x16 0x8008a 0x16 0x8008b 0x16 0x8008c>;
			m4u-port-names = "M4U_PORT_VDEC_MC", "M4U_PORT_VDEC_UFO", "M4U_PORT_VDEC_PP", "M4U_PORT_VDEC_PRED_RD", "M4U_PORT_VDEC_PRED_WR", "M4U_PORT_VDEC_PPWRAP", "M4U_PORT_VDEC_TILE", "M4U_PORT_VDEC_VLD", "M4U_PORT_VDEC_VLD2", "M4U_PORT_VDEC_AVC_MV", "M4U_PORT_VDEC_RG_CTRL_DMA", "M4U_PORT_VDEC_UFO_ENC", "M4U_PORT_VIDEO_UP_1", "M4U_PORT_VIDEO_UP_2", "M4U_PORT_VIDEO_UP_3", "M4U_PORT_VIDEO_UP_4";
			m4u-ports = <0x80080 0x80081 0x80082 0x80083 0x80084 0x80085 0x80086 0x80087 0x80088 0x80089 0x8008a 0x8008b 0x40420 0x50421 0x60422 0x70423>;
			max-op-rate-table = <0x3447504d 0xe1000 0x5a 0x384000 0x1e 0x870000 0x1e 0x3147504d 0xe1000 0x5a 0x384000 0x1e 0x870000 0x1e 0x3247504d 0xe1000 0x5a 0x384000 0x1e 0x870000 0x1e 0x33363248 0xe1000 0x5a 0x384000 0x11 0x870000 0x5 0x34363248 0xe1000 0x5a 0x384000 0x1e 0x870000 0x1e 0x31435641 0xe1000 0x5a 0x384000 0x1e 0x870000 0x1e 0x43564548 0xe1000 0x5a 0x384000 0x1e 0x870000 0x1e 0x35363248 0xe1000 0x5a 0x384000 0x1e 0x870000 0x1e 0x46494548 0x40000 0x226 0x200000 0x226 0x870000 0x3c 0x30385056 0xe1000 0x5a 0x384000 0x1e 0x870000 0x1e 0x30395056 0xe1000 0x5a 0x384000 0x1e 0x870000 0x1e 0x30315641 0xe1000 0x5a 0x384000 0x1e 0x870000 0x1e>;
			mediatek,clock-parents = <0x4 0x3>;
			mediatek,ipm = <0x1>;
			mediatek,larbs = <0x8b>;
			mediatek,platform = "platform:mt6855";
			mediatek,vcu = <0x8c>;
			operating-points-v2 = <0x8d>;
			power-domains = <0xb 0x7>;
			profile-duration = <0x3c 0x7d0>;
			profile-target = <0xf 0x19 0x1e 0x32 0x3c 0x5a 0x78 0x96 0xb4 0xf0 0x1e0>;
			reg = <0x0 0x16000000 0x0 0x1000 0x0 0x1602f000 0x0 0x1000 0x0 0x16020000 0x0 0x1000 0x0 0x16021000 0x0 0x1000 0x0 0x16023000 0x0 0x1000 0x0 0x16025000 0x0 0x4000>;
			reg-names = "VDEC_BASE", "VDEC_SYS", "VDEC_VLD", "VDEC_MC", "VDEC_MV", "VDEC_MISC";
			throughput-min = <0xcfe6a80>;
			throughput-normal-max = <0x1298be00>;
			throughput-op-rate-thresh = <0x78>;
			throughput-table = <0x3447504d 0x0 0x1a1 0x1a1 0x3147504d 0x0 0x1a1 0x1a1 0x3247504d 0x0 0x1a1 0x1a1 0x33363248 0x0 0x1a1 0x1a1 0x34363248 0x0 0x2d2 0x2d2 0x31435641 0x0 0x2d2 0x2d2 0x43564548 0x0 0x2d2 0x2d2 0x35363248 0x0 0x2d2 0x2d2 0x46494548 0x0 0x2d2 0x2d2 0x30385056 0x0 0x1a1 0x1a1 0x30395056 0x0 0x2d2 0x2d2 0x30315641 0x0 0x2d2 0x2d2>;
		};

		vdec_fmt@16080000 {
			clock-names = "MT_CG_VDEC", "MT_CG_MINI_MDP";
			clocks = <0x1b 0x4 0x1b 0x3>;
			compatible = "mediatek-vdec-fmt";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvfsrc-vcore-supply = <0x15>;
			gce-gpr = <0xa>;
			interconnect-names = "path_mini_mdp_r0", "path_mini_mdp_w0";
			interconnects = <0x13 0x40089 0x13 0x10000 0x13 0x4008a 0x13 0x10000>;
			iommus = <0x16 0x80089 0x16 0x8008a>;
			m4u-ports = <0x80089 0x8008a>;
			mboxes = <0xe 0x6 0x7d0 0x1 0xe 0x7 0x7d0 0x1>;
			mediatek,fmt_gce_th_num = <0x1>;
			mediatek,fmtname = "vdec-fmt";
			mediatek,larbs = <0x8b>;
			operating-points-v2 = <0x8d>;
			phandle = <0x1d8>;
			power-domains = <0xb 0x7>;
			rdma0_sw_rst_done_eng = [01 90];
			rdma0_tile_done = [01 91];
			rdma1_sw_rst_done_eng = [01 94];
			rdma1_tile_done = [01 95];
			reg = <0x0 0x16080000 0x0 0x1000 0x0 0x16081000 0x0 0x1000 0x0 0x1602f000 0x0 0x10000>;
			wdma0_sw_rst_done_eng = [01 92];
			wdma0_tile_done = [01 93];
			wdma1_sw_rst_done_eng = [01 96];
			wdma1_tile_done = [01 97];
		};

		venc@17000000 {
			bandwidth-table = <0x4 0xa 0x3 0xa0 0x0 0x14 0x5 0x4 0x5 0x10 0x1 0xc2 0x2 0x61 0x1 0x0 0x2 0x282 0x6 0x7>;
			clock-names = "MT_CG_VENC0";
			clocks = <0x8f 0x1>;
			compatible = "mediatek,mt6855-vcodec-enc";
			config-table = <0x34363248 0x3b538 0x4 0x4 0x34363248 0x76a70 0x5 0x5 0x34363248 0xed4e0 0xc 0xc 0x43564548 0x3b538 0x2 0x0 0x43564548 0x76a70 0x4 0x1 0x43564548 0xed4e0 0x9 0x7 0x35363248 0x3b538 0x2 0x0 0x35363248 0x76a70 0x4 0x1 0x35363248 0xed4e0 0x9 0x7 0x46494548 0x3b538 0x2 0x0 0x46494548 0x76a70 0x4 0x1 0x46494548 0xed4e0 0x9 0x7 0x46494548 0xffffffff 0x9 0x7>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			dvfsrc-vcore-supply = <0x15>;
			interconnect-names = "path_venc_rcpu", "path_venc_rec", "path_venc_bsdma", "path_venc_sv_comv", "path_venc_rd_comv", "path_venc_cur_luma", "path_venc_cur_chroma", "venc_ref_luma", "path_venc_ref_chroma", "path_larb7";
			interconnect-num = <0xa>;
			interconnects = <0x13 0x400e0 0x13 0x10000 0x13 0x400e1 0x13 0x10000 0x13 0x400e2 0x13 0x10000 0x13 0x400e3 0x13 0x10000 0x13 0x400e4 0x13 0x10000 0x13 0x400e5 0x13 0x10000 0x13 0x400e6 0x13 0x10000 0x13 0x400e7 0x13 0x10000 0x13 0x400e8 0x13 0x10000 0x13 0x30007 0x13 0x10000>;
			interrupts = <0x0 0x1ee 0x4 0x0>;
			iommus = <0x16 0x100e0 0x16 0x100e1 0x16 0x100e2 0x16 0x100e3 0x16 0x100e4 0x16 0x100e5 0x16 0x100e6 0x16 0x100e7 0x16 0x100e8 0x16 0xe9 0x16 0xea 0x16 0xeb 0x16 0xec>;
			mediatek,ipm = <0x1>;
			mediatek,larbs = <0x8e>;
			mediatek,platform = "platform:mt6855";
			mediatek,uniq_dom = <0x1>;
			mediatek,vcu = <0x8c>;
			operating-points-v2 = <0x90>;
			power-domains = <0xb 0x8>;
			reg = <0x0 0x17020000 0x0 0x2000 0x0 0x17820000 0x0 0x20000>;
			reg-names = "VENC_SYS", "VENC_C1_SYS";
			throughput-config-offset = <0x2>;
			throughput-min = <0xee6b280>;
			throughput-normal-max = <0x1b4c8680>;
			throughput-op-rate-thresh = <0x78>;
			throughput-table = <0x34363248 0x4 0x35c 0x587 0x34363248 0x5 0x2fe 0x47f 0x34363248 0xc 0x19d 0x200 0x43564548 0x2 0x9b4 0xe77 0x43564548 0x4 0x6f4 0xb49 0x43564548 0x9 0x522 0x63b 0x35363248 0x2 0x9b4 0xe77 0x35363248 0x4 0x6f4 0xb49 0x35363248 0x9 0x522 0x63b 0x46494548 0x2 0x9b4 0xe77 0x46494548 0x4 0x6f4 0xb49 0x46494548 0x9 0x522 0x63b>;
		};

		watchdog@1c007000 {
			compatible = "mediatek,mt6855-wdt", "mediatek,mt6589-wdt", "syscon", "simple-mfd";
			phandle = <0x1d9>;
			reg = <0x0 0x1c007000 0x0 0x100>;

			reboot-mode {
				compatible = "syscon-reboot-mode";
				mask = <0xf>;
				mode-bootloader = <0x3>;
				mode-charger = <0x1>;
				mode-ddr-reserve = <0x6>;
				mode-dm-verity-dev-corrupt = <0x4>;
				mode-kpoc = <0x5>;
				mode-meta = <0x7>;
				mode-recovery = <0x2>;
				mode-rpmbpk = <0x8>;
				offset = <0x24>;
			};
		};

		wifi@18000000 {
			compatible = "mediatek,wifi";
			emi-addr = <0x0>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0xc0000000>;
			emi-size = <0x600000>;
			interrupts = <0x0 0x83 0x4 0x0>;
			phandle = <0x220>;
			reg = <0x0 0x18000000 0x0 0x100000>;
		};
	};

	ssheap {
		compatible = "mediatek,trusted_mem_ssheap";
		memory-region = <0x43>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x42>;
	};

	sspm@1c340000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc";
		interrupts = <0x0 0x1fc 0x4 0x0>;
		phandle = <0x161>;
		reg = <0x0 0x1c300000 0x0 0x30000 0x0 0x1c340000 0x0 0x10000 0x0 0x1c380000 0x0 0x80>;
		reg-names = "sspm_base", "cfgreg", "mbox_share";
		sspm_res_ram_size = <0x110000>;
		sspm_res_ram_start = <0x0>;
	};

	ssram1@1c350000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mmio-sram_1";
		ranges = <0x0 0x0 0x1c350000 0x80>;
		reg = <0x0 0x1c350000 0x0 0x80>;

		tiny_mbox@0 {
			compatible = "arm,scmi-tx-shmem";
			phandle = <0x40>;
			reg = <0x0 0x80>;
		};
	};

	ssram2@1c360000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "mmio-sram_2";
		ranges = <0x0 0x0 0x1c360000 0x80>;
		reg = <0x0 0x1c360000 0x0 0x80>;

		tiny_mbox@1 {
			compatible = "arm,scmi-rx-shmem";
			phandle = <0x41>;
			reg = <0x0 0x80>;
		};
	};

	swpm {
		compatible = "mediatek,mtk-swpm";
		phandle = <0x13c>;
		pmu_boundary_num = <0x6>;
		pmu_dsu_support = <0x0>;
		pmu_dsu_type = <0x9>;
	};

	syscon@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-topckgen", "syscon";
		phandle = <0x2>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	syscon@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-infracfg_ao", "syscon", "simple-mfd";
		phandle = <0x3>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	syscon@1000C000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-apmixedsys", "syscon";
		phandle = <0xa>;
		reg = <0x0 0x1000c000 0x0 0x1000>;
	};

	syscon@11036000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-pericfg_ao", "syscon";
		phandle = <0x5>;
		reg = <0x0 0x11036000 0x0 0x1000>;
	};

	syscon@11050000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-afe", "syscon";
		phandle = <0xe7>;
		reg = <0x0 0x11050000 0x0 0x1000>;
	};

	syscon@11281000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-imp_iic_wrap0", "syscon";
		phandle = <0x6>;
		reg = <0x0 0x11281000 0x0 0x1000>;
	};

	syscon@11B21000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-imp_iic_wrap3", "syscon";
		phandle = <0x9>;
		reg = <0x0 0x11b21000 0x0 0x1000>;
	};

	syscon@11DB5000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-imp_iic_wrap2", "syscon";
		phandle = <0x8>;
		reg = <0x0 0x11db5000 0x0 0x1000>;
	};

	syscon@11ED5000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-imp_iic_wrap1", "syscon";
		phandle = <0x7>;
		reg = <0x0 0x11ed5000 0x0 0x1000>;
	};

	syscon@13fa0000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-mfg_pll_ctrl", "syscon";
		phandle = <0x118>;
		reg = <0x0 0x13fa0000 0x0 0x1000>;
	};

	syscon@14000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-dispsys", "syscon";
		phandle = <0x19>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	syscon@15020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-imgsys1", "syscon";
		phandle = <0x12>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	syscon@15820000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-imgsys2", "syscon";
		phandle = <0x11>;
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	syscon@1602f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-vdec_gcon_base", "syscon";
		phandle = <0x1b>;
		reg = <0x0 0x1602f000 0x0 0x1000>;
	};

	syscon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-vencsys", "syscon";
		phandle = <0x8f>;
		reg = <0x0 0x17000000 0x0 0x1000>;
	};

	syscon@1C00C000 {
		compatible = "mediatek,mt6855-vlpcfg_bus", "syscon";
		phandle = <0x1f>;
		reg = <0x0 0x1c00c000 0x0 0x1000>;
	};

	syscon@1C013000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-vlp_cksys", "syscon";
		phandle = <0x4>;
		reg = <0x0 0x1c013000 0x0 0x1000>;
	};

	syscon@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-camsys_main", "syscon";
		phandle = <0x18>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	syscon@1a04f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-camsys_rawa", "syscon";
		phandle = <0x1c>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	syscon@1a06f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-camsys_rawb", "syscon";
		phandle = <0x1d>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	syscon@1b000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-ipesys", "syscon";
		phandle = <0x1e>;
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	syscon@1e800000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-mminfra_config", "syscon";
		phandle = <0xa9>;
		reg = <0x0 0x1e800000 0x0 0x1000>;
	};

	syscon@1f000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-mdpsys", "syscon";
		phandle = <0x1a>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	syscon@1f800000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6855-mdpsys1_config", "syscon";
		phandle = <0x11d>;
		reg = <0x0 0x1f800000 0x0 0x1000>;
	};

	tc30 {
		compatible = "mediatek,charger,tc30";
		gauge = <0x2b>;
		phandle = <0x223>;
	};

	teeperf {
		compatible = "mediatek,teeperf";
		cpu-map = <0x2>;
		cpu-type = <0x2>;
	};

	therm_intf@00114000 {
		compatible = "mediatek,therm_intf";
		phandle = <0x14d>;
		reg = <0x0 0x114000 0x0 0x400 0x0 0x190e1000 0x0 0x1000>;
		reg-names = "therm_sram", "apu_mbox";
	};

	thermal-ntc1 {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6855-board-ntc";
		phandle = <0x4a>;
		reg = <0x0 0x1c8050d4 0x0 0x4>;
		status = "okay";
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x0 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
	};

	thermal-ntc2 {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6855-board-ntc";
		phandle = <0x4b>;
		reg = <0x0 0x1c8050d8 0x0 0x4>;
		status = "okay";
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x0 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
	};

	thermal-ntc3 {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6855-board-ntc";
		phandle = <0x4c>;
		reg = <0x0 0x1c8050dc 0x0 0x4>;
		status = "okay";
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x0 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
	};

	thermal-ntc4 {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6855-board-ntc";
		io-channel-names = "pmic6363_ts5";
		io-channels = <0x44 0x15>;
		phandle = <0x4d>;
		reg = <0x0 0x1c8050e0 0x0 0x4>;
		status = "okay";
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x0 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
	};

	thermal-ntc5 {
		#thermal-sensor-cells = <0x0>;
		compatible = "mediatek,mt6855-board-ntc";
		io-channel-names = "pmic6363_ts6";
		io-channels = <0x44 0x18>;
		phandle = <0x4e>;
		reg = <0x0 0x1c8050e4 0x0 0x4>;
		status = "okay";
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x0 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
	};

	thermal-ntc6 {
		#thermal-sensor-cells = <0x0>;
		calculate_temp_by_voltage;
		compatible = "generic-adc-thermal";
		io-channel-names = "sensor-channel";
		io-channels = <0x22 0xa>;
		phandle = <0x49>;
		status = "okay";
		temperature-lookup-table = <0xffff63c0 0x43183f 0xffff67a8 0x3e73ca 0xffff6b90 0x3a2985 0xffff6f78 0x363205 0xffff7360 0x328684 0xffff7748 0x2f20d7 0xffff7b30 0x2bfb5c 0xffff7f18 0x2910ee 0xffff8300 0x265cd9 0xffff86e8 0x23dad2 0xffff8ad0 0x2186e9 0xffff8eb8 0x1f5d86 0xffff92a0 0x1d5b5c 0xffff9688 0x1b7d65 0xffff9a70 0x19c0dd 0xffff9e58 0x182339 0xffffa240 0x16a15c 0xffffa628 0x153a09 0xffffaa10 0x13eb45 0xffffadf8 0x12b33b 0xffffb1e0 0x11903d 0xffffb5c8 0x1080bf 0xffffb9b0 0xf8355 0xffffbd98 0xe96b0 0xffffc180 0xdb999 0xffffc568 0xceaf3 0xffffc950 0xc29b7 0xffffcd38 0xb74f2 0xffffd120 0xacbc4 0xffffd508 0xa2d5c 0xffffd8f0 0x998fc 0xffffdcd8 0x90dbe 0xffffe0c0 0x88b3b 0xffffe4a8 0x810da 0xffffe890 0x79e0c 0xffffec78 0x73250 0xfffff060 0x6cd4c 0xfffff448 0x66e68 0xfffff830 0x6153c 0xfffffc18 0x5c169 0x0 0x57294 0x3e8 0x52856 0x7d0 0x4e27a 0xbb8 0x4a0b7 0xfa0 0x462ca 0x1388 0x42874 0x1770 0x3f17a 0x1b58 0x3bda8 0x1f40 0x38cc9 0x2328 0x35eaf 0x2710 0x3332e 0x2af8 0x30a1c 0x2ee0 0x2e354 0x32c8 0x2beb2 0x36b0 0x29c13 0x3a98 0x27b5b 0x3e80 0x25c66 0x4268 0x23f20 0x4650 0x2236e 0x4a38 0x20938 0x4e20 0x1f068 0x5208 0x1d8ea 0x55f0 0x1c2a8 0x59d8 0x1ad92 0x5dc0 0x19994 0x61a8 0x186a0 0x6590 0x174a6 0x6978 0x16398 0x6d60 0x15369 0x7148 0x1440c 0x7530 0x13576 0x7918 0x1279b 0x7d00 0x11a72 0x80e8 0x10df0 0x84d0 0x1020d 0x88b8 0xf6bf 0x8ca0 0xebff 0x9088 0xe1c5 0x9470 0xd80a 0x9858 0xcec6 0x9c40 0xc5f5 0xa028 0xbd90 0xa410 0xb592 0xa7f8 0xadf5 0xabe0 0xa6b3 0xafc8 0x9fc8 0xb3b0 0x992d 0xb798 0x92e1 0xbb80 0x8cdf 0xbf68 0x8723 0xc350 0x81ab 0xc738 0x7c73 0xcb20 0x7778 0xcf08 0x72b6 0xd2f0 0x6e2b 0xd6d8 0x69d3 0xdac0 0x65ac 0xdea8 0x61b5 0xe290 0x5dea 0xe678 0x5a49 0xea60 0x56d0 0xee48 0x537e 0xf230 0x5050 0xf618 0x4d46 0xfa00 0x4a5c 0xfde8 0x4792 0x101d0 0x44e8 0x105b8 0x425a 0x109a0 0x3fe8 0x10d88 0x3d8f 0x11170 0x3b50 0x11558 0x3927 0x11940 0x3714 0x11d28 0x3517 0x12110 0x332f 0x124f8 0x315b 0x128e0 0x2f9b 0x12cc8 0x2dec 0x130b0 0x2c4f 0x13498 0x2ac2 0x13880 0x2945 0x13c68 0x27d7 0x14050 0x2677 0x14438 0x2525 0x14820 0x23e0 0x14c08 0x22a8 0x14ff0 0x217c 0x153d8 0x205b 0x157c0 0x1f45 0x15ba8 0x1e3a 0x15f90 0x1d39 0x16378 0x1c42 0x16760 0x1b55 0x16b48 0x1a71 0x16f30 0x1994 0x17318 0x18c1 0x17700 0x17f4 0x17ae8 0x172e 0x17ed0 0x1670 0x182b8 0x15b9 0x186a0 0x1508 0x18a88 0x145e 0x18e70 0x13bb 0x19258 0x131d 0x19640 0x1285 0x19a28 0x11f2 0x19e10 0x1165 0x1a1f8 0x10dc 0x1a5e0 0x1058 0x1a9c8 0xfd9 0x1adb0 0xf5e 0x1b198 0xee8 0x1b580 0xe75 0x1b968 0xe07 0x1bd50 0xd9c 0x1c138 0xd34 0x1c520 0xcd1 0x1c908 0xc71 0x1ccf0 0xc15 0x1d0d8 0xbbb 0x1d4c0 0xb64 0x1d8a8 0xb10 0x1dc90 0xabf 0x1e078 0xa70 0x1e460 0xa24 0x1e848 0x9da>;
	};

	thermal-zones {
		phandle = <0x14e>;

		ap_ntc {
			phandle = <0x151>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x4a>;
		};

		camera_main {
			phandle = <0x154>;
			polling-delay = <0x3e8>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x52>;
		};

		camera_main_two {
			phandle = <0x156>;
			polling-delay = <0x3e8>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x54>;
		};

		camera_sub {
			phandle = <0x155>;
			polling-delay = <0x3e8>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x53>;
		};

		consys {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x51>;
		};

		cpu_big1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x1>;
		};

		cpu_big2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x2>;
		};

		cpu_big3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x3>;
		};

		cpu_big4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x4>;
		};

		cpu_little1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x5>;
		};

		cpu_little2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x6>;
		};

		cpu_little3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x7>;
		};

		cpu_little4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x8>;
		};

		cpu_little5 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x9>;
		};

		cpu_little6 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0xa>;
		};

		cpu_little7 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0xb>;
		};

		cpu_little8 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0xc>;
		};

		gpu1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0xd>;
		};

		gpu2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0xe>;
		};

		ltepa_ntc {
			phandle = <0x152>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x4b>;
		};

		md1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x13>;
		};

		md2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x14>;
		};

		md3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x15>;
		};

		nrpa_ntc {
			phandle = <0x153>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x4c>;
		};

		pmic6363_bk3_bk7 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x4f 0x2>;
		};

		pmic6363_cam {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x4e>;
		};

		pmic6363_usb {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x4d>;
		};

		pmic6363_vio18 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x4f 0x0>;
		};

		pmic6363_vs1_vs3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x4f 0x1>;
		};

		pmic6363_vs2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x4f 0x3>;
		};

		pmic6369_vbk1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x50 0x1>;
		};

		pmic6369_vcn33_1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x50 0x2>;
		};

		pmic6369_vefuse {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x50 0x3>;
		};

		pmic6369_vpa {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x50 0x0>;
		};

		soc1 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0xf>;
		};

		soc2 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x10>;
		};

		soc3 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x11>;
		};

		soc4 {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x12>;
		};

		soc_max {
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x48 0x0>;

			trips {

				soc_max_crit@0 {
					hysteresis = <0x7d0>;
					phandle = <0x14f>;
					temperature = <0x1bb5c>;
					type = "critical";
				};
			};
		};

		tscharger_ntc {
			phandle = <0x150>;
			polling-delay = <0x0>;
			polling-delay-passive = <0x0>;
			thermal-sensors = <0x49>;
		};
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x0 0x1 0xe 0x4 0x0 0x1 0xb 0x4 0x0 0x1 0xa 0x4 0x0>;
		phandle = <0x15c>;
	};

	tinysys_mbox@1c351000 {
		#mbox-cells = <0x1>;
		compatible = "mediatek,tinysys_mbox";
		interrupts = <0x0 0x1fd 0x4 0x0 0x0 0x1fe 0x4 0x0>;
		phandle = <0x3f>;
		reg = <0x0 0x1c351000 0x0 0x1000 0x0 0x1c361000 0x0 0x1000>;
		shmem = <0x40 0x41>;
	};

	touch {
		compatible = "mediatek,touch";
		phandle = <0x119>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x7e 0x1 0x0>;
		phandle = <0x163>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	wpe_a@15811000 {
		clock-names = "WPE_CLK_IMG_LARB9", "WPE_CLK_IMG_WPE_A", "WPE_CLK_IMG";
		clocks = <0x11 0x0 0x11 0x3 0x11 0x0>;
		compatible = "mediatek,wpe_a";
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		interrupts = <0x0 0xaf 0x4 0x0>;
		iommus = <0x16 0x1016f 0x16 0x10170 0x16 0x10171>;
		mediatek,larb = <0x10 0xf>;
		power-domains = <0xb 0x4 0xb 0x5>;
		reg = <0x0 0x15811000 0x0 0x1000>;
	};
};
