事項:以下paper再細讀:

[A High Level Synthesis Approach to the Software Hardware Codesign of NTT Based Post-Quantum Cryptography Algorithms](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8977896)

[A Flexible and Scalable NTT Hardware: Applications from Homomorphically Encrypted Deep Learning to Post-Quantum Cryptography](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9116470)

Hardware Architectures for Post-Quantum Digital Signature – Deepraj Soni, Kanad Basu, Mohammed Nabeel, Najwa Aaraj, Marc – 1st ed., 2021

[Falcon Takes Off - A Hardware Implementation of the Falcon Signature Scheme](https://eprint.iacr.org/2023/1885.pdf)

High-Level Synthesis design approach for Number-Theoretic Transform Implementations

Secure Hardware Accelerators for Post-Quantum Cryptography

[High-speed Instruction-set Coprocessor for Lattice-based Key Encapsulation Mechanism: Saber in Hardware](https://eprint.iacr.org/2020/434.pdf)
