// Seed: 2566562872
module module_0 (
    output wire id_0
    , id_5,
    input tri1 id_1,
    output wor id_2,
    output supply0 id_3
);
  assign id_5 = (-1 + -1);
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output wire id_2,
    input  wand id_3
);
  logic [7:0] id_5;
  assign id_5[1'h0] = 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout tri id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [(  -1  )  <=  -1 : -1] id_5;
  tri0 id_6;
  assign id_6 = id_5 == id_4;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  wire id_7;
  ;
  assign id_5[-1'h0] = ~id_4[-1 :-1'b0];
endmodule
