Startpoint: _73946_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_dataOut[13] (output port clocked by clock)
Path Group: clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _73946_/CK (DFF_X1)
   0.12    0.12 v _73946_/Q (DFF_X1)
   0.08    0.21 ^ _28974_/ZN (INV_X1)
   1.47    1.68 v _29001_/ZN (NAND4_X1)
   0.58    2.25 v _29110_/ZN (OR2_X1)
   0.07    2.33 v _29184_/ZN (AND4_X1)
   0.02    2.35 ^ _29185_/ZN (NAND4_X1)
   0.09    2.44 v _29215_/ZN (NOR4_X1)
   0.15    2.59 ^ _29216_/ZN (NAND2_X1)
   0.03    2.62 v _30988_/ZN (OAI211_X1)
   0.00    2.62 v io_dataOut[13] (out)
           2.62   data arrival time

   5.00    5.00   clock clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
  -1.00    4.00   output external delay
           4.00   data required time
---------------------------------------------------------
           4.00   data required time
          -2.62   data arrival time
---------------------------------------------------------
           1.38   slack (MET)


