--
--	Conversion of SensorFusion.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Jul 12 09:17:53 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__SCL_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
SIGNAL Net_116 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__SCL_net_0 : bit;
SIGNAL tmpOE__SDA_net_0 : bit;
SIGNAL tmpFB_0__SDA_net_0 : bit;
SIGNAL Net_114 : bit;
TERMINAL tmpSIOVREF__SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_net_0 : bit;
SIGNAL \xbeeSerial:Net_9\ : bit;
SIGNAL \xbeeSerial:Net_61\ : bit;
SIGNAL \xbeeSerial:BUART:clock_op\ : bit;
SIGNAL \xbeeSerial:BUART:reset_reg\ : bit;
SIGNAL \xbeeSerial:BUART:tx_hd_send_break\ : bit;
SIGNAL \xbeeSerial:BUART:HalfDuplexSend\ : bit;
SIGNAL \xbeeSerial:BUART:FinalParityType_1\ : bit;
SIGNAL \xbeeSerial:BUART:FinalParityType_0\ : bit;
SIGNAL \xbeeSerial:BUART:FinalAddrMode_2\ : bit;
SIGNAL \xbeeSerial:BUART:FinalAddrMode_1\ : bit;
SIGNAL \xbeeSerial:BUART:FinalAddrMode_0\ : bit;
SIGNAL \xbeeSerial:BUART:tx_ctrl_mark\ : bit;
SIGNAL \xbeeSerial:BUART:reset_sr\ : bit;
SIGNAL \xbeeSerial:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_13 : bit;
SIGNAL \xbeeSerial:BUART:txn\ : bit;
SIGNAL Net_19 : bit;
SIGNAL \xbeeSerial:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_20 : bit;
SIGNAL \xbeeSerial:BUART:rx_interrupt_out\ : bit;
SIGNAL \xbeeSerial:BUART:tx_state_1\ : bit;
SIGNAL \xbeeSerial:BUART:tx_state_0\ : bit;
SIGNAL \xbeeSerial:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:tx_shift_out\ : bit;
SIGNAL \xbeeSerial:BUART:tx_fifo_notfull\ : bit;
SIGNAL \xbeeSerial:BUART:tx_fifo_empty\ : bit;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:counter_load_not\ : bit;
SIGNAL \xbeeSerial:BUART:tx_state_2\ : bit;
SIGNAL \xbeeSerial:BUART:tx_bitclk_dp\ : bit;
SIGNAL \xbeeSerial:BUART:tx_counter_dp\ : bit;
SIGNAL \xbeeSerial:BUART:sc_out_7\ : bit;
SIGNAL \xbeeSerial:BUART:sc_out_6\ : bit;
SIGNAL \xbeeSerial:BUART:sc_out_5\ : bit;
SIGNAL \xbeeSerial:BUART:sc_out_4\ : bit;
SIGNAL \xbeeSerial:BUART:sc_out_3\ : bit;
SIGNAL \xbeeSerial:BUART:sc_out_2\ : bit;
SIGNAL \xbeeSerial:BUART:sc_out_1\ : bit;
SIGNAL \xbeeSerial:BUART:sc_out_0\ : bit;
SIGNAL \xbeeSerial:BUART:tx_counter_tc\ : bit;
SIGNAL \xbeeSerial:BUART:tx_status_6\ : bit;
SIGNAL \xbeeSerial:BUART:tx_status_5\ : bit;
SIGNAL \xbeeSerial:BUART:tx_status_4\ : bit;
SIGNAL \xbeeSerial:BUART:tx_status_0\ : bit;
SIGNAL \xbeeSerial:BUART:tx_status_1\ : bit;
SIGNAL \xbeeSerial:BUART:tx_status_2\ : bit;
SIGNAL \xbeeSerial:BUART:tx_status_3\ : bit;
SIGNAL Net_15 : bit;
SIGNAL \xbeeSerial:BUART:tx_bitclk\ : bit;
SIGNAL \xbeeSerial:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \xbeeSerial:BUART:tx_mark\ : bit;
SIGNAL \xbeeSerial:BUART:tx_parity_bit\ : bit;
SIGNAL \xbeeSerial:BUART:rx_addressmatch\ : bit;
SIGNAL \xbeeSerial:BUART:rx_addressmatch1\ : bit;
SIGNAL \xbeeSerial:BUART:rx_addressmatch2\ : bit;
SIGNAL \xbeeSerial:BUART:rx_state_1\ : bit;
SIGNAL \xbeeSerial:BUART:rx_state_0\ : bit;
SIGNAL \xbeeSerial:BUART:rx_bitclk_enable\ : bit;
SIGNAL \xbeeSerial:BUART:rx_postpoll\ : bit;
SIGNAL \xbeeSerial:BUART:rx_load_fifo\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:hd_shift_out\ : bit;
SIGNAL \xbeeSerial:BUART:rx_fifonotempty\ : bit;
SIGNAL \xbeeSerial:BUART:rx_fifofull\ : bit;
SIGNAL \xbeeSerial:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \xbeeSerial:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:rx_counter_load\ : bit;
SIGNAL \xbeeSerial:BUART:rx_state_3\ : bit;
SIGNAL \xbeeSerial:BUART:rx_state_2\ : bit;
SIGNAL \xbeeSerial:BUART:rx_bitclk_pre\ : bit;
SIGNAL \xbeeSerial:BUART:rx_count_2\ : bit;
SIGNAL \xbeeSerial:BUART:rx_count_1\ : bit;
SIGNAL \xbeeSerial:BUART:rx_count_0\ : bit;
SIGNAL \xbeeSerial:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \xbeeSerial:BUART:rx_count_6\ : bit;
SIGNAL \xbeeSerial:BUART:rx_count_5\ : bit;
SIGNAL \xbeeSerial:BUART:rx_count_4\ : bit;
SIGNAL \xbeeSerial:BUART:rx_count_3\ : bit;
SIGNAL \xbeeSerial:BUART:rx_count7_tc\ : bit;
SIGNAL \xbeeSerial:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \xbeeSerial:BUART:rx_bitclk\ : bit;
SIGNAL \xbeeSerial:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \xbeeSerial:BUART:rx_poll_bit1\ : bit;
SIGNAL \xbeeSerial:BUART:rx_poll_bit2\ : bit;
SIGNAL \xbeeSerial:BUART:pollingrange\ : bit;
SIGNAL \xbeeSerial:BUART:pollcount_1\ : bit;
SIGNAL Net_18 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \xbeeSerial:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \xbeeSerial:BUART:rx_status_0\ : bit;
SIGNAL \xbeeSerial:BUART:rx_markspace_status\ : bit;
SIGNAL \xbeeSerial:BUART:rx_status_1\ : bit;
SIGNAL \xbeeSerial:BUART:rx_status_2\ : bit;
SIGNAL \xbeeSerial:BUART:rx_parity_error_status\ : bit;
SIGNAL \xbeeSerial:BUART:rx_status_3\ : bit;
SIGNAL \xbeeSerial:BUART:rx_stop_bit_error\ : bit;
SIGNAL \xbeeSerial:BUART:rx_status_4\ : bit;
SIGNAL \xbeeSerial:BUART:rx_status_5\ : bit;
SIGNAL \xbeeSerial:BUART:rx_status_6\ : bit;
SIGNAL \xbeeSerial:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_14 : bit;
SIGNAL \xbeeSerial:BUART:rx_markspace_pre\ : bit;
SIGNAL \xbeeSerial:BUART:rx_parity_error_pre\ : bit;
SIGNAL \xbeeSerial:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \xbeeSerial:BUART:rx_address_detected\ : bit;
SIGNAL \xbeeSerial:BUART:rx_last\ : bit;
SIGNAL \xbeeSerial:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \xbeeSerial:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \xbeeSerial:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__to_xbee_rx_net_0 : bit;
SIGNAL tmpIO_0__to_xbee_rx_net_0 : bit;
TERMINAL tmpSIOVREF__to_xbee_rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__to_xbee_rx_net_0 : bit;
SIGNAL tmpOE__to_xbee_tx_net_0 : bit;
SIGNAL tmpFB_0__to_xbee_tx_net_0 : bit;
SIGNAL tmpIO_0__to_xbee_tx_net_0 : bit;
TERMINAL tmpSIOVREF__to_xbee_tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__to_xbee_tx_net_0 : bit;
SIGNAL \gpsSerial:Net_9\ : bit;
SIGNAL \gpsSerial:Net_61\ : bit;
SIGNAL \gpsSerial:BUART:clock_op\ : bit;
SIGNAL \gpsSerial:BUART:reset_reg\ : bit;
SIGNAL \gpsSerial:BUART:tx_hd_send_break\ : bit;
SIGNAL \gpsSerial:BUART:HalfDuplexSend\ : bit;
SIGNAL \gpsSerial:BUART:FinalParityType_1\ : bit;
SIGNAL \gpsSerial:BUART:FinalParityType_0\ : bit;
SIGNAL \gpsSerial:BUART:FinalAddrMode_2\ : bit;
SIGNAL \gpsSerial:BUART:FinalAddrMode_1\ : bit;
SIGNAL \gpsSerial:BUART:FinalAddrMode_0\ : bit;
SIGNAL \gpsSerial:BUART:tx_ctrl_mark\ : bit;
SIGNAL \gpsSerial:BUART:reset_sr\ : bit;
SIGNAL \gpsSerial:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \gpsSerial:BUART:txn\ : bit;
SIGNAL Net_32 : bit;
SIGNAL \gpsSerial:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_33 : bit;
SIGNAL \gpsSerial:BUART:rx_interrupt_out\ : bit;
SIGNAL \gpsSerial:BUART:tx_state_1\ : bit;
SIGNAL \gpsSerial:BUART:tx_state_0\ : bit;
SIGNAL \gpsSerial:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:tx_shift_out\ : bit;
SIGNAL \gpsSerial:BUART:tx_fifo_notfull\ : bit;
SIGNAL \gpsSerial:BUART:tx_fifo_empty\ : bit;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:counter_load_not\ : bit;
SIGNAL \gpsSerial:BUART:tx_state_2\ : bit;
SIGNAL \gpsSerial:BUART:tx_bitclk_dp\ : bit;
SIGNAL \gpsSerial:BUART:tx_counter_dp\ : bit;
SIGNAL \gpsSerial:BUART:sc_out_7\ : bit;
SIGNAL \gpsSerial:BUART:sc_out_6\ : bit;
SIGNAL \gpsSerial:BUART:sc_out_5\ : bit;
SIGNAL \gpsSerial:BUART:sc_out_4\ : bit;
SIGNAL \gpsSerial:BUART:sc_out_3\ : bit;
SIGNAL \gpsSerial:BUART:sc_out_2\ : bit;
SIGNAL \gpsSerial:BUART:sc_out_1\ : bit;
SIGNAL \gpsSerial:BUART:sc_out_0\ : bit;
SIGNAL \gpsSerial:BUART:tx_counter_tc\ : bit;
SIGNAL \gpsSerial:BUART:tx_status_6\ : bit;
SIGNAL \gpsSerial:BUART:tx_status_5\ : bit;
SIGNAL \gpsSerial:BUART:tx_status_4\ : bit;
SIGNAL \gpsSerial:BUART:tx_status_0\ : bit;
SIGNAL \gpsSerial:BUART:tx_status_1\ : bit;
SIGNAL \gpsSerial:BUART:tx_status_2\ : bit;
SIGNAL \gpsSerial:BUART:tx_status_3\ : bit;
SIGNAL Net_28 : bit;
SIGNAL \gpsSerial:BUART:tx_bitclk\ : bit;
SIGNAL \gpsSerial:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \gpsSerial:BUART:tx_mark\ : bit;
SIGNAL \gpsSerial:BUART:tx_parity_bit\ : bit;
SIGNAL \gpsSerial:BUART:rx_addressmatch\ : bit;
SIGNAL \gpsSerial:BUART:rx_addressmatch1\ : bit;
SIGNAL \gpsSerial:BUART:rx_addressmatch2\ : bit;
SIGNAL \gpsSerial:BUART:rx_state_1\ : bit;
SIGNAL \gpsSerial:BUART:rx_state_0\ : bit;
SIGNAL \gpsSerial:BUART:rx_bitclk_enable\ : bit;
SIGNAL \gpsSerial:BUART:rx_postpoll\ : bit;
SIGNAL \gpsSerial:BUART:rx_load_fifo\ : bit;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:hd_shift_out\ : bit;
SIGNAL \gpsSerial:BUART:rx_fifonotempty\ : bit;
SIGNAL \gpsSerial:BUART:rx_fifofull\ : bit;
SIGNAL \gpsSerial:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \gpsSerial:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:rx_counter_load\ : bit;
SIGNAL \gpsSerial:BUART:rx_state_3\ : bit;
SIGNAL \gpsSerial:BUART:rx_state_2\ : bit;
SIGNAL \gpsSerial:BUART:rx_bitclk_pre\ : bit;
SIGNAL \gpsSerial:BUART:rx_count_2\ : bit;
SIGNAL \gpsSerial:BUART:rx_count_1\ : bit;
SIGNAL \gpsSerial:BUART:rx_count_0\ : bit;
SIGNAL \gpsSerial:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \gpsSerial:BUART:rx_count_6\ : bit;
SIGNAL \gpsSerial:BUART:rx_count_5\ : bit;
SIGNAL \gpsSerial:BUART:rx_count_4\ : bit;
SIGNAL \gpsSerial:BUART:rx_count_3\ : bit;
SIGNAL \gpsSerial:BUART:rx_count7_tc\ : bit;
SIGNAL \gpsSerial:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \gpsSerial:BUART:rx_bitclk\ : bit;
SIGNAL \gpsSerial:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \gpsSerial:BUART:rx_poll_bit1\ : bit;
SIGNAL \gpsSerial:BUART:rx_poll_bit2\ : bit;
SIGNAL \gpsSerial:BUART:pollingrange\ : bit;
SIGNAL \gpsSerial:BUART:pollcount_1\ : bit;
SIGNAL Net_31 : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \gpsSerial:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \gpsSerial:BUART:rx_status_0\ : bit;
SIGNAL \gpsSerial:BUART:rx_markspace_status\ : bit;
SIGNAL \gpsSerial:BUART:rx_status_1\ : bit;
SIGNAL \gpsSerial:BUART:rx_status_2\ : bit;
SIGNAL \gpsSerial:BUART:rx_parity_error_status\ : bit;
SIGNAL \gpsSerial:BUART:rx_status_3\ : bit;
SIGNAL \gpsSerial:BUART:rx_stop_bit_error\ : bit;
SIGNAL \gpsSerial:BUART:rx_status_4\ : bit;
SIGNAL \gpsSerial:BUART:rx_status_5\ : bit;
SIGNAL \gpsSerial:BUART:rx_status_6\ : bit;
SIGNAL \gpsSerial:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_27 : bit;
SIGNAL \gpsSerial:BUART:rx_markspace_pre\ : bit;
SIGNAL \gpsSerial:BUART:rx_parity_error_pre\ : bit;
SIGNAL \gpsSerial:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \gpsSerial:BUART:rx_address_detected\ : bit;
SIGNAL \gpsSerial:BUART:rx_last\ : bit;
SIGNAL \gpsSerial:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \gpsSerial:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \gpsSerial:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__to_gps_tx_net_0 : bit;
SIGNAL tmpIO_0__to_gps_tx_net_0 : bit;
TERMINAL tmpSIOVREF__to_gps_tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__to_gps_tx_net_0 : bit;
SIGNAL tmpOE__to_gps_rx_net_0 : bit;
SIGNAL tmpFB_0__to_gps_rx_net_0 : bit;
SIGNAL tmpIO_0__to_gps_rx_net_0 : bit;
TERMINAL tmpSIOVREF__to_gps_rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__to_gps_rx_net_0 : bit;
SIGNAL \debugSerial:Net_9\ : bit;
SIGNAL \debugSerial:Net_61\ : bit;
SIGNAL \debugSerial:BUART:clock_op\ : bit;
SIGNAL \debugSerial:BUART:reset_reg\ : bit;
SIGNAL \debugSerial:BUART:tx_hd_send_break\ : bit;
SIGNAL \debugSerial:BUART:HalfDuplexSend\ : bit;
SIGNAL \debugSerial:BUART:FinalParityType_1\ : bit;
SIGNAL \debugSerial:BUART:FinalParityType_0\ : bit;
SIGNAL \debugSerial:BUART:FinalAddrMode_2\ : bit;
SIGNAL \debugSerial:BUART:FinalAddrMode_1\ : bit;
SIGNAL \debugSerial:BUART:FinalAddrMode_0\ : bit;
SIGNAL \debugSerial:BUART:tx_ctrl_mark\ : bit;
SIGNAL \debugSerial:BUART:reset_sr\ : bit;
SIGNAL \debugSerial:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \debugSerial:BUART:txn\ : bit;
SIGNAL Net_45 : bit;
SIGNAL \debugSerial:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_46 : bit;
SIGNAL \debugSerial:BUART:rx_interrupt_out\ : bit;
SIGNAL \debugSerial:BUART:tx_state_1\ : bit;
SIGNAL \debugSerial:BUART:tx_state_0\ : bit;
SIGNAL \debugSerial:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \debugSerial:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:tx_shift_out\ : bit;
SIGNAL \debugSerial:BUART:tx_fifo_notfull\ : bit;
SIGNAL \debugSerial:BUART:tx_fifo_empty\ : bit;
SIGNAL \debugSerial:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:counter_load_not\ : bit;
SIGNAL \debugSerial:BUART:tx_state_2\ : bit;
SIGNAL \debugSerial:BUART:tx_bitclk_dp\ : bit;
SIGNAL \debugSerial:BUART:tx_counter_dp\ : bit;
SIGNAL \debugSerial:BUART:sc_out_7\ : bit;
SIGNAL \debugSerial:BUART:sc_out_6\ : bit;
SIGNAL \debugSerial:BUART:sc_out_5\ : bit;
SIGNAL \debugSerial:BUART:sc_out_4\ : bit;
SIGNAL \debugSerial:BUART:sc_out_3\ : bit;
SIGNAL \debugSerial:BUART:sc_out_2\ : bit;
SIGNAL \debugSerial:BUART:sc_out_1\ : bit;
SIGNAL \debugSerial:BUART:sc_out_0\ : bit;
SIGNAL \debugSerial:BUART:tx_counter_tc\ : bit;
SIGNAL \debugSerial:BUART:tx_status_6\ : bit;
SIGNAL \debugSerial:BUART:tx_status_5\ : bit;
SIGNAL \debugSerial:BUART:tx_status_4\ : bit;
SIGNAL \debugSerial:BUART:tx_status_0\ : bit;
SIGNAL \debugSerial:BUART:tx_status_1\ : bit;
SIGNAL \debugSerial:BUART:tx_status_2\ : bit;
SIGNAL \debugSerial:BUART:tx_status_3\ : bit;
SIGNAL Net_41 : bit;
SIGNAL \debugSerial:BUART:tx_bitclk\ : bit;
SIGNAL \debugSerial:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \debugSerial:BUART:tx_mark\ : bit;
SIGNAL \debugSerial:BUART:tx_parity_bit\ : bit;
SIGNAL \debugSerial:BUART:rx_addressmatch\ : bit;
SIGNAL \debugSerial:BUART:rx_addressmatch1\ : bit;
SIGNAL \debugSerial:BUART:rx_addressmatch2\ : bit;
SIGNAL \debugSerial:BUART:rx_state_1\ : bit;
SIGNAL \debugSerial:BUART:rx_state_0\ : bit;
SIGNAL \debugSerial:BUART:rx_bitclk_enable\ : bit;
SIGNAL \debugSerial:BUART:rx_postpoll\ : bit;
SIGNAL \debugSerial:BUART:rx_load_fifo\ : bit;
SIGNAL \debugSerial:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:hd_shift_out\ : bit;
SIGNAL \debugSerial:BUART:rx_fifonotempty\ : bit;
SIGNAL \debugSerial:BUART:rx_fifofull\ : bit;
SIGNAL \debugSerial:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \debugSerial:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \debugSerial:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:rx_counter_load\ : bit;
SIGNAL \debugSerial:BUART:rx_state_3\ : bit;
SIGNAL \debugSerial:BUART:rx_state_2\ : bit;
SIGNAL \debugSerial:BUART:rx_bitclk_pre\ : bit;
SIGNAL \debugSerial:BUART:rx_count_2\ : bit;
SIGNAL \debugSerial:BUART:rx_count_1\ : bit;
SIGNAL \debugSerial:BUART:rx_count_0\ : bit;
SIGNAL \debugSerial:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \debugSerial:BUART:rx_count_6\ : bit;
SIGNAL \debugSerial:BUART:rx_count_5\ : bit;
SIGNAL \debugSerial:BUART:rx_count_4\ : bit;
SIGNAL \debugSerial:BUART:rx_count_3\ : bit;
SIGNAL \debugSerial:BUART:rx_count7_tc\ : bit;
SIGNAL \debugSerial:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \debugSerial:BUART:rx_bitclk\ : bit;
SIGNAL \debugSerial:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \debugSerial:BUART:rx_poll_bit1\ : bit;
SIGNAL \debugSerial:BUART:rx_poll_bit2\ : bit;
SIGNAL \debugSerial:BUART:pollingrange\ : bit;
SIGNAL \debugSerial:BUART:pollcount_1\ : bit;
SIGNAL Net_44 : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_1\ : bit;
SIGNAL \debugSerial:BUART:pollcount_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_12\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_13\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODIN9_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODIN9_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODIN10_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODIN10_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODIN11_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODIN11_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \debugSerial:BUART:rx_status_0\ : bit;
SIGNAL \debugSerial:BUART:rx_markspace_status\ : bit;
SIGNAL \debugSerial:BUART:rx_status_1\ : bit;
SIGNAL \debugSerial:BUART:rx_status_2\ : bit;
SIGNAL \debugSerial:BUART:rx_parity_error_status\ : bit;
SIGNAL \debugSerial:BUART:rx_status_3\ : bit;
SIGNAL \debugSerial:BUART:rx_stop_bit_error\ : bit;
SIGNAL \debugSerial:BUART:rx_status_4\ : bit;
SIGNAL \debugSerial:BUART:rx_status_5\ : bit;
SIGNAL \debugSerial:BUART:rx_status_6\ : bit;
SIGNAL \debugSerial:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_40 : bit;
SIGNAL \debugSerial:BUART:rx_markspace_pre\ : bit;
SIGNAL \debugSerial:BUART:rx_parity_error_pre\ : bit;
SIGNAL \debugSerial:BUART:rx_break_status\ : bit;
SIGNAL \debugSerial:BUART:sRX:cmp_vv_vv_MODGEN_14\ : bit;
SIGNAL \debugSerial:BUART:rx_address_detected\ : bit;
SIGNAL \debugSerial:BUART:rx_last\ : bit;
SIGNAL \debugSerial:BUART:rx_parity_bit\ : bit;
SIGNAL \debugSerial:BUART:sRX:cmp_vv_vv_MODGEN_15\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODIN12_6\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODIN12_5\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODIN12_4\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODIN12_3\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \debugSerial:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \debugSerial:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_net_0 : bit;
SIGNAL tmpIO_0__Rx_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_net_0 : bit;
SIGNAL tmpOE__Tx_net_0 : bit;
SIGNAL tmpFB_0__Tx_net_0 : bit;
SIGNAL tmpIO_0__Tx_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_net_0 : bit;
SIGNAL tmpOE__right_arm_led_net_0 : bit;
SIGNAL tmpFB_0__right_arm_led_net_0 : bit;
SIGNAL tmpIO_0__right_arm_led_net_0 : bit;
TERMINAL tmpSIOVREF__right_arm_led_net_0 : bit;
TERMINAL Net_87 : bit;
SIGNAL tmpINTERRUPT_0__right_arm_led_net_0 : bit;
SIGNAL tmpOE__left_arm_led_net_0 : bit;
SIGNAL tmpFB_0__left_arm_led_net_0 : bit;
SIGNAL tmpIO_0__left_arm_led_net_0 : bit;
TERMINAL tmpSIOVREF__left_arm_led_net_0 : bit;
TERMINAL Net_88 : bit;
SIGNAL tmpINTERRUPT_0__left_arm_led_net_0 : bit;
TERMINAL Net_51 : bit;
TERMINAL Net_52 : bit;
TERMINAL Net_98 : bit;
SIGNAL Net_99 : bit;
SIGNAL Net_101 : bit;
SIGNAL \deltaTimer:Net_260\ : bit;
SIGNAL Net_54 : bit;
SIGNAL \deltaTimer:Net_55\ : bit;
SIGNAL Net_115 : bit;
SIGNAL \deltaTimer:Net_53\ : bit;
SIGNAL \deltaTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \deltaTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \deltaTimer:TimerUDB:control_7\ : bit;
SIGNAL \deltaTimer:TimerUDB:control_6\ : bit;
SIGNAL \deltaTimer:TimerUDB:control_5\ : bit;
SIGNAL \deltaTimer:TimerUDB:control_4\ : bit;
SIGNAL \deltaTimer:TimerUDB:control_3\ : bit;
SIGNAL \deltaTimer:TimerUDB:control_2\ : bit;
SIGNAL \deltaTimer:TimerUDB:control_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:control_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \deltaTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \deltaTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \deltaTimer:TimerUDB:capture_last\ : bit;
SIGNAL \deltaTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \deltaTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \deltaTimer:TimerUDB:run_mode\ : bit;
SIGNAL \deltaTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \deltaTimer:TimerUDB:status_tc\ : bit;
SIGNAL \deltaTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \deltaTimer:TimerUDB:per_zero\ : bit;
SIGNAL \deltaTimer:TimerUDB:tc_i\ : bit;
SIGNAL \deltaTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \deltaTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \deltaTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_58 : bit;
SIGNAL \deltaTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \deltaTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \deltaTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \deltaTimer:TimerUDB:status_6\ : bit;
SIGNAL \deltaTimer:TimerUDB:status_5\ : bit;
SIGNAL \deltaTimer:TimerUDB:status_4\ : bit;
SIGNAL \deltaTimer:TimerUDB:status_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:status_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:status_2\ : bit;
SIGNAL \deltaTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \deltaTimer:TimerUDB:status_3\ : bit;
SIGNAL \deltaTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \deltaTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \deltaTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:nc0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:nc11\ : bit;
SIGNAL \deltaTimer:TimerUDB:nc14\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:nc1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:nc10\ : bit;
SIGNAL \deltaTimer:TimerUDB:nc13\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:nc2\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:nc9\ : bit;
SIGNAL \deltaTimer:TimerUDB:nc12\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \deltaTimer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \deltaTimer:Net_102\ : bit;
SIGNAL \deltaTimer:Net_266\ : bit;
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:Net_643_1\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:bus_clk\ : bit;
SIGNAL \I2C:Net_1109_0\ : bit;
SIGNAL \I2C:Net_1109_1\ : bit;
SIGNAL \I2C:Net_643_0\ : bit;
SIGNAL \I2C:Net_643_2\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:Net_969\ : bit;
SIGNAL \I2C:Net_968\ : bit;
SIGNAL \I2C:udb_clk\ : bit;
SIGNAL Net_119 : bit;
SIGNAL \I2C:Net_973\ : bit;
SIGNAL Net_120 : bit;
SIGNAL \I2C:Net_974\ : bit;
SIGNAL \I2C:scl_yfb\ : bit;
SIGNAL \I2C:sda_yfb\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C:timeout_clk\ : bit;
SIGNAL Net_125 : bit;
SIGNAL \I2C:Net_975\ : bit;
SIGNAL Net_123 : bit;
SIGNAL Net_124 : bit;
SIGNAL \xbeeSerial:BUART:reset_reg\\D\ : bit;
SIGNAL \xbeeSerial:BUART:txn\\D\ : bit;
SIGNAL \xbeeSerial:BUART:tx_state_1\\D\ : bit;
SIGNAL \xbeeSerial:BUART:tx_state_0\\D\ : bit;
SIGNAL \xbeeSerial:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_15D : bit;
SIGNAL \xbeeSerial:BUART:tx_bitclk\\D\ : bit;
SIGNAL \xbeeSerial:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \xbeeSerial:BUART:tx_mark\\D\ : bit;
SIGNAL \xbeeSerial:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_state_1\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_state_0\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_state_3\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_state_2\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_bitclk\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \xbeeSerial:BUART:pollcount_1\\D\ : bit;
SIGNAL \xbeeSerial:BUART:pollcount_0\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_break_status\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_address_detected\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_last\\D\ : bit;
SIGNAL \xbeeSerial:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \gpsSerial:BUART:reset_reg\\D\ : bit;
SIGNAL \gpsSerial:BUART:txn\\D\ : bit;
SIGNAL \gpsSerial:BUART:tx_state_1\\D\ : bit;
SIGNAL \gpsSerial:BUART:tx_state_0\\D\ : bit;
SIGNAL \gpsSerial:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_28D : bit;
SIGNAL \gpsSerial:BUART:tx_bitclk\\D\ : bit;
SIGNAL \gpsSerial:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \gpsSerial:BUART:tx_mark\\D\ : bit;
SIGNAL \gpsSerial:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_state_1\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_state_0\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_state_3\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_state_2\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_bitclk\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \gpsSerial:BUART:pollcount_1\\D\ : bit;
SIGNAL \gpsSerial:BUART:pollcount_0\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_break_status\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_address_detected\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_last\\D\ : bit;
SIGNAL \gpsSerial:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \debugSerial:BUART:reset_reg\\D\ : bit;
SIGNAL \debugSerial:BUART:txn\\D\ : bit;
SIGNAL \debugSerial:BUART:tx_state_1\\D\ : bit;
SIGNAL \debugSerial:BUART:tx_state_0\\D\ : bit;
SIGNAL \debugSerial:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_41D : bit;
SIGNAL \debugSerial:BUART:tx_bitclk\\D\ : bit;
SIGNAL \debugSerial:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \debugSerial:BUART:tx_mark\\D\ : bit;
SIGNAL \debugSerial:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_state_1\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_state_0\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_state_3\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_state_2\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_bitclk\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \debugSerial:BUART:pollcount_1\\D\ : bit;
SIGNAL \debugSerial:BUART:pollcount_0\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_break_status\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_address_detected\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_last\\D\ : bit;
SIGNAL \debugSerial:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \deltaTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \deltaTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \deltaTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \deltaTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__SCL_net_0 <=  ('1') ;

Net_13 <= (not \xbeeSerial:BUART:txn\);

\xbeeSerial:BUART:counter_load_not\ <= ((not \xbeeSerial:BUART:tx_bitclk_enable_pre\ and \xbeeSerial:BUART:tx_state_2\)
	OR \xbeeSerial:BUART:tx_state_0\
	OR \xbeeSerial:BUART:tx_state_1\);

\xbeeSerial:BUART:tx_status_0\ <= ((not \xbeeSerial:BUART:tx_state_1\ and not \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_bitclk_enable_pre\ and \xbeeSerial:BUART:tx_fifo_empty\ and \xbeeSerial:BUART:tx_state_2\));

\xbeeSerial:BUART:tx_status_2\ <= (not \xbeeSerial:BUART:tx_fifo_notfull\);

Net_15D <= ((not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:tx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:tx_state_0\)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:tx_state_1\));

\xbeeSerial:BUART:tx_bitclk\\D\ <= ((not \xbeeSerial:BUART:tx_state_2\ and \xbeeSerial:BUART:tx_bitclk_enable_pre\)
	OR (\xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_bitclk_enable_pre\)
	OR (\xbeeSerial:BUART:tx_state_1\ and \xbeeSerial:BUART:tx_bitclk_enable_pre\));

\xbeeSerial:BUART:tx_mark\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:tx_mark\));

\xbeeSerial:BUART:tx_state_2\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_2\ and \xbeeSerial:BUART:tx_state_1\ and \xbeeSerial:BUART:tx_counter_dp\ and \xbeeSerial:BUART:tx_bitclk\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_2\ and \xbeeSerial:BUART:tx_state_1\ and \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_bitclk\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_1\ and \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_state_1\ and \xbeeSerial:BUART:tx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_bitclk_enable_pre\ and \xbeeSerial:BUART:tx_state_2\));

\xbeeSerial:BUART:tx_state_1\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_1\ and not \xbeeSerial:BUART:tx_state_2\ and \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_bitclk\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_2\ and not \xbeeSerial:BUART:tx_bitclk\ and \xbeeSerial:BUART:tx_state_1\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_bitclk_enable_pre\ and \xbeeSerial:BUART:tx_state_1\ and \xbeeSerial:BUART:tx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_0\ and not \xbeeSerial:BUART:tx_counter_dp\ and \xbeeSerial:BUART:tx_state_1\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_state_1\ and \xbeeSerial:BUART:tx_state_2\));

\xbeeSerial:BUART:tx_state_0\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_1\ and not \xbeeSerial:BUART:tx_fifo_empty\ and \xbeeSerial:BUART:tx_bitclk_enable_pre\ and \xbeeSerial:BUART:tx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_1\ and not \xbeeSerial:BUART:tx_state_0\ and not \xbeeSerial:BUART:tx_fifo_empty\ and not \xbeeSerial:BUART:tx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_bitclk_enable_pre\ and \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_2\ and not \xbeeSerial:BUART:tx_bitclk\ and \xbeeSerial:BUART:tx_state_0\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_fifo_empty\ and \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_1\ and \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_state_2\));

\xbeeSerial:BUART:txn\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_0\ and not \xbeeSerial:BUART:tx_shift_out\ and not \xbeeSerial:BUART:tx_state_2\ and not \xbeeSerial:BUART:tx_counter_dp\ and \xbeeSerial:BUART:tx_state_1\ and \xbeeSerial:BUART:tx_bitclk\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_1\ and not \xbeeSerial:BUART:tx_state_2\ and not \xbeeSerial:BUART:tx_bitclk\ and \xbeeSerial:BUART:tx_state_0\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_state_1\ and not \xbeeSerial:BUART:tx_shift_out\ and not \xbeeSerial:BUART:tx_state_2\ and \xbeeSerial:BUART:tx_state_0\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:tx_bitclk\ and \xbeeSerial:BUART:txn\ and \xbeeSerial:BUART:tx_state_1\)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:txn\ and \xbeeSerial:BUART:tx_state_2\));

\xbeeSerial:BUART:tx_parity_bit\\D\ <= ((not \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:txn\ and \xbeeSerial:BUART:tx_parity_bit\)
	OR (not \xbeeSerial:BUART:tx_state_1\ and not \xbeeSerial:BUART:tx_state_0\ and \xbeeSerial:BUART:tx_parity_bit\)
	OR \xbeeSerial:BUART:tx_parity_bit\);

\xbeeSerial:BUART:rx_counter_load\ <= ((not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_0\ and not \xbeeSerial:BUART:rx_state_3\ and not \xbeeSerial:BUART:rx_state_2\));

\xbeeSerial:BUART:rx_bitclk_pre\ <= ((not \xbeeSerial:BUART:rx_count_2\ and not \xbeeSerial:BUART:rx_count_1\ and not \xbeeSerial:BUART:rx_count_0\));

\xbeeSerial:BUART:rx_state_stop1_reg\\D\ <= (not \xbeeSerial:BUART:rx_state_2\
	OR not \xbeeSerial:BUART:rx_state_3\
	OR \xbeeSerial:BUART:rx_state_0\
	OR \xbeeSerial:BUART:rx_state_1\);

\xbeeSerial:BUART:pollcount_1\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_count_2\ and not \xbeeSerial:BUART:rx_count_1\ and not MODIN1_1 and Net_18 and MODIN1_0)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_count_2\ and not \xbeeSerial:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_count_2\ and not \xbeeSerial:BUART:rx_count_1\ and not Net_18 and MODIN1_1));

\xbeeSerial:BUART:pollcount_0\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_count_2\ and not \xbeeSerial:BUART:rx_count_1\ and not MODIN1_0 and Net_18)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_count_2\ and not \xbeeSerial:BUART:rx_count_1\ and not Net_18 and MODIN1_0));

\xbeeSerial:BUART:rx_postpoll\ <= ((Net_18 and MODIN1_0)
	OR MODIN1_1);

\xbeeSerial:BUART:rx_status_4\ <= ((\xbeeSerial:BUART:rx_load_fifo\ and \xbeeSerial:BUART:rx_fifofull\));

\xbeeSerial:BUART:rx_status_5\ <= ((\xbeeSerial:BUART:rx_fifonotempty\ and \xbeeSerial:BUART:rx_state_stop1_reg\));

\xbeeSerial:BUART:rx_stop_bit_error\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \xbeeSerial:BUART:rx_bitclk_enable\ and \xbeeSerial:BUART:rx_state_3\ and \xbeeSerial:BUART:rx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_0\ and not Net_18 and not MODIN1_1 and \xbeeSerial:BUART:rx_bitclk_enable\ and \xbeeSerial:BUART:rx_state_3\ and \xbeeSerial:BUART:rx_state_2\));

\xbeeSerial:BUART:rx_load_fifo\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_0\ and not \xbeeSerial:BUART:rx_state_2\ and \xbeeSerial:BUART:rx_bitclk_enable\ and \xbeeSerial:BUART:rx_state_3\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_3\ and not \xbeeSerial:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \xbeeSerial:BUART:rx_state_0\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_3\ and not \xbeeSerial:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \xbeeSerial:BUART:rx_state_0\));

\xbeeSerial:BUART:rx_state_3\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \xbeeSerial:BUART:rx_state_0\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \xbeeSerial:BUART:rx_state_0\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_bitclk_enable\ and \xbeeSerial:BUART:rx_state_3\)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_state_1\ and \xbeeSerial:BUART:rx_state_3\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_2\ and \xbeeSerial:BUART:rx_state_3\)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_state_0\ and \xbeeSerial:BUART:rx_state_3\));

\xbeeSerial:BUART:rx_state_2\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_0\ and not \xbeeSerial:BUART:rx_state_3\ and not \xbeeSerial:BUART:rx_state_2\ and not Net_18 and \xbeeSerial:BUART:rx_last\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_0\ and not \xbeeSerial:BUART:rx_state_2\ and \xbeeSerial:BUART:rx_bitclk_enable\ and \xbeeSerial:BUART:rx_state_3\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \xbeeSerial:BUART:rx_state_0\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \xbeeSerial:BUART:rx_state_0\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_bitclk_enable\ and \xbeeSerial:BUART:rx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_state_1\ and \xbeeSerial:BUART:rx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_state_0\ and \xbeeSerial:BUART:rx_state_2\));

\xbeeSerial:BUART:rx_state_1\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_state_1\));

\xbeeSerial:BUART:rx_state_0\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \xbeeSerial:BUART:rx_bitclk_enable\ and \xbeeSerial:BUART:rx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and not \xbeeSerial:BUART:rx_state_1\ and not \xbeeSerial:BUART:rx_state_3\ and not Net_18 and not MODIN1_1 and \xbeeSerial:BUART:rx_bitclk_enable\ and \xbeeSerial:BUART:rx_state_2\)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_state_0\ and MODIN4_6)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_state_0\ and \xbeeSerial:BUART:rx_state_3\)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_state_1\ and \xbeeSerial:BUART:rx_state_0\)
	OR (not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_state_0\ and \xbeeSerial:BUART:rx_state_2\));

\xbeeSerial:BUART:rx_last\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and Net_18));

\xbeeSerial:BUART:rx_address_detected\\D\ <= ((not \xbeeSerial:BUART:reset_reg\ and \xbeeSerial:BUART:rx_address_detected\));

Net_26 <= (not \gpsSerial:BUART:txn\);

\gpsSerial:BUART:counter_load_not\ <= ((not \gpsSerial:BUART:tx_bitclk_enable_pre\ and \gpsSerial:BUART:tx_state_2\)
	OR \gpsSerial:BUART:tx_state_0\
	OR \gpsSerial:BUART:tx_state_1\);

\gpsSerial:BUART:tx_status_0\ <= ((not \gpsSerial:BUART:tx_state_1\ and not \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_bitclk_enable_pre\ and \gpsSerial:BUART:tx_fifo_empty\ and \gpsSerial:BUART:tx_state_2\));

\gpsSerial:BUART:tx_status_2\ <= (not \gpsSerial:BUART:tx_fifo_notfull\);

Net_28D <= ((not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:tx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:tx_state_0\)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:tx_state_1\));

\gpsSerial:BUART:tx_bitclk\\D\ <= ((not \gpsSerial:BUART:tx_state_2\ and \gpsSerial:BUART:tx_bitclk_enable_pre\)
	OR (\gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_bitclk_enable_pre\)
	OR (\gpsSerial:BUART:tx_state_1\ and \gpsSerial:BUART:tx_bitclk_enable_pre\));

\gpsSerial:BUART:tx_mark\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:tx_mark\));

\gpsSerial:BUART:tx_state_2\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_2\ and \gpsSerial:BUART:tx_state_1\ and \gpsSerial:BUART:tx_counter_dp\ and \gpsSerial:BUART:tx_bitclk\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_2\ and \gpsSerial:BUART:tx_state_1\ and \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_bitclk\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_1\ and \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_state_1\ and \gpsSerial:BUART:tx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_bitclk_enable_pre\ and \gpsSerial:BUART:tx_state_2\));

\gpsSerial:BUART:tx_state_1\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_1\ and not \gpsSerial:BUART:tx_state_2\ and \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_bitclk\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_2\ and not \gpsSerial:BUART:tx_bitclk\ and \gpsSerial:BUART:tx_state_1\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_bitclk_enable_pre\ and \gpsSerial:BUART:tx_state_1\ and \gpsSerial:BUART:tx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_0\ and not \gpsSerial:BUART:tx_counter_dp\ and \gpsSerial:BUART:tx_state_1\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_state_1\ and \gpsSerial:BUART:tx_state_2\));

\gpsSerial:BUART:tx_state_0\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_1\ and not \gpsSerial:BUART:tx_fifo_empty\ and \gpsSerial:BUART:tx_bitclk_enable_pre\ and \gpsSerial:BUART:tx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_1\ and not \gpsSerial:BUART:tx_state_0\ and not \gpsSerial:BUART:tx_fifo_empty\ and not \gpsSerial:BUART:tx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_bitclk_enable_pre\ and \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_2\ and not \gpsSerial:BUART:tx_bitclk\ and \gpsSerial:BUART:tx_state_0\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_fifo_empty\ and \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_1\ and \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_state_2\));

\gpsSerial:BUART:txn\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_0\ and not \gpsSerial:BUART:tx_shift_out\ and not \gpsSerial:BUART:tx_state_2\ and not \gpsSerial:BUART:tx_counter_dp\ and \gpsSerial:BUART:tx_state_1\ and \gpsSerial:BUART:tx_bitclk\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_1\ and not \gpsSerial:BUART:tx_state_2\ and not \gpsSerial:BUART:tx_bitclk\ and \gpsSerial:BUART:tx_state_0\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_state_1\ and not \gpsSerial:BUART:tx_shift_out\ and not \gpsSerial:BUART:tx_state_2\ and \gpsSerial:BUART:tx_state_0\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:tx_bitclk\ and \gpsSerial:BUART:txn\ and \gpsSerial:BUART:tx_state_1\)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:txn\ and \gpsSerial:BUART:tx_state_2\));

\gpsSerial:BUART:tx_parity_bit\\D\ <= ((not \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:txn\ and \gpsSerial:BUART:tx_parity_bit\)
	OR (not \gpsSerial:BUART:tx_state_1\ and not \gpsSerial:BUART:tx_state_0\ and \gpsSerial:BUART:tx_parity_bit\)
	OR \gpsSerial:BUART:tx_parity_bit\);

\gpsSerial:BUART:rx_counter_load\ <= ((not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_0\ and not \gpsSerial:BUART:rx_state_3\ and not \gpsSerial:BUART:rx_state_2\));

\gpsSerial:BUART:rx_bitclk_pre\ <= ((not \gpsSerial:BUART:rx_count_2\ and not \gpsSerial:BUART:rx_count_1\ and not \gpsSerial:BUART:rx_count_0\));

\gpsSerial:BUART:rx_state_stop1_reg\\D\ <= (not \gpsSerial:BUART:rx_state_2\
	OR not \gpsSerial:BUART:rx_state_3\
	OR \gpsSerial:BUART:rx_state_0\
	OR \gpsSerial:BUART:rx_state_1\);

\gpsSerial:BUART:pollcount_1\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_count_2\ and not \gpsSerial:BUART:rx_count_1\ and not MODIN5_1 and Net_31 and MODIN5_0)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_count_2\ and not \gpsSerial:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_count_2\ and not \gpsSerial:BUART:rx_count_1\ and not Net_31 and MODIN5_1));

\gpsSerial:BUART:pollcount_0\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_count_2\ and not \gpsSerial:BUART:rx_count_1\ and not MODIN5_0 and Net_31)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_count_2\ and not \gpsSerial:BUART:rx_count_1\ and not Net_31 and MODIN5_0));

\gpsSerial:BUART:rx_postpoll\ <= ((Net_31 and MODIN5_0)
	OR MODIN5_1);

\gpsSerial:BUART:rx_status_4\ <= ((\gpsSerial:BUART:rx_load_fifo\ and \gpsSerial:BUART:rx_fifofull\));

\gpsSerial:BUART:rx_status_5\ <= ((\gpsSerial:BUART:rx_fifonotempty\ and \gpsSerial:BUART:rx_state_stop1_reg\));

\gpsSerial:BUART:rx_stop_bit_error\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \gpsSerial:BUART:rx_bitclk_enable\ and \gpsSerial:BUART:rx_state_3\ and \gpsSerial:BUART:rx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_0\ and not Net_31 and not MODIN5_1 and \gpsSerial:BUART:rx_bitclk_enable\ and \gpsSerial:BUART:rx_state_3\ and \gpsSerial:BUART:rx_state_2\));

\gpsSerial:BUART:rx_load_fifo\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_0\ and not \gpsSerial:BUART:rx_state_2\ and \gpsSerial:BUART:rx_bitclk_enable\ and \gpsSerial:BUART:rx_state_3\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_3\ and not \gpsSerial:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \gpsSerial:BUART:rx_state_0\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_3\ and not \gpsSerial:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \gpsSerial:BUART:rx_state_0\));

\gpsSerial:BUART:rx_state_3\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \gpsSerial:BUART:rx_state_0\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \gpsSerial:BUART:rx_state_0\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_bitclk_enable\ and \gpsSerial:BUART:rx_state_3\)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_state_1\ and \gpsSerial:BUART:rx_state_3\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_2\ and \gpsSerial:BUART:rx_state_3\)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_state_0\ and \gpsSerial:BUART:rx_state_3\));

\gpsSerial:BUART:rx_state_2\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_0\ and not \gpsSerial:BUART:rx_state_3\ and not \gpsSerial:BUART:rx_state_2\ and not Net_31 and \gpsSerial:BUART:rx_last\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_0\ and not \gpsSerial:BUART:rx_state_2\ and \gpsSerial:BUART:rx_bitclk_enable\ and \gpsSerial:BUART:rx_state_3\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \gpsSerial:BUART:rx_state_0\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \gpsSerial:BUART:rx_state_0\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_bitclk_enable\ and \gpsSerial:BUART:rx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_state_1\ and \gpsSerial:BUART:rx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_state_0\ and \gpsSerial:BUART:rx_state_2\));

\gpsSerial:BUART:rx_state_1\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_state_1\));

\gpsSerial:BUART:rx_state_0\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \gpsSerial:BUART:rx_bitclk_enable\ and \gpsSerial:BUART:rx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and not \gpsSerial:BUART:rx_state_1\ and not \gpsSerial:BUART:rx_state_3\ and not Net_31 and not MODIN5_1 and \gpsSerial:BUART:rx_bitclk_enable\ and \gpsSerial:BUART:rx_state_2\)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_state_0\ and MODIN8_6)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_state_0\ and \gpsSerial:BUART:rx_state_3\)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_state_1\ and \gpsSerial:BUART:rx_state_0\)
	OR (not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_state_0\ and \gpsSerial:BUART:rx_state_2\));

\gpsSerial:BUART:rx_last\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and Net_31));

\gpsSerial:BUART:rx_address_detected\\D\ <= ((not \gpsSerial:BUART:reset_reg\ and \gpsSerial:BUART:rx_address_detected\));

Net_39 <= (not \debugSerial:BUART:txn\);

\debugSerial:BUART:counter_load_not\ <= ((not \debugSerial:BUART:tx_bitclk_enable_pre\ and \debugSerial:BUART:tx_state_2\)
	OR \debugSerial:BUART:tx_state_0\
	OR \debugSerial:BUART:tx_state_1\);

\debugSerial:BUART:tx_status_0\ <= ((not \debugSerial:BUART:tx_state_1\ and not \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_bitclk_enable_pre\ and \debugSerial:BUART:tx_fifo_empty\ and \debugSerial:BUART:tx_state_2\));

\debugSerial:BUART:tx_status_2\ <= (not \debugSerial:BUART:tx_fifo_notfull\);

Net_41D <= ((not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:tx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:tx_state_0\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:tx_state_1\));

\debugSerial:BUART:tx_bitclk\\D\ <= ((not \debugSerial:BUART:tx_state_2\ and \debugSerial:BUART:tx_bitclk_enable_pre\)
	OR (\debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_bitclk_enable_pre\)
	OR (\debugSerial:BUART:tx_state_1\ and \debugSerial:BUART:tx_bitclk_enable_pre\));

\debugSerial:BUART:tx_mark\\D\ <= ((not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:tx_mark\));

\debugSerial:BUART:tx_state_2\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_2\ and \debugSerial:BUART:tx_state_1\ and \debugSerial:BUART:tx_counter_dp\ and \debugSerial:BUART:tx_bitclk\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_2\ and \debugSerial:BUART:tx_state_1\ and \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_bitclk\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_1\ and \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_state_1\ and \debugSerial:BUART:tx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_bitclk_enable_pre\ and \debugSerial:BUART:tx_state_2\));

\debugSerial:BUART:tx_state_1\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_1\ and not \debugSerial:BUART:tx_state_2\ and \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_bitclk\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_2\ and not \debugSerial:BUART:tx_bitclk\ and \debugSerial:BUART:tx_state_1\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_bitclk_enable_pre\ and \debugSerial:BUART:tx_state_1\ and \debugSerial:BUART:tx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_0\ and not \debugSerial:BUART:tx_counter_dp\ and \debugSerial:BUART:tx_state_1\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_state_1\ and \debugSerial:BUART:tx_state_2\));

\debugSerial:BUART:tx_state_0\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_1\ and not \debugSerial:BUART:tx_fifo_empty\ and \debugSerial:BUART:tx_bitclk_enable_pre\ and \debugSerial:BUART:tx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_1\ and not \debugSerial:BUART:tx_state_0\ and not \debugSerial:BUART:tx_fifo_empty\ and not \debugSerial:BUART:tx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_bitclk_enable_pre\ and \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_2\ and not \debugSerial:BUART:tx_bitclk\ and \debugSerial:BUART:tx_state_0\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_fifo_empty\ and \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_1\ and \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_state_2\));

\debugSerial:BUART:txn\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_0\ and not \debugSerial:BUART:tx_shift_out\ and not \debugSerial:BUART:tx_state_2\ and not \debugSerial:BUART:tx_counter_dp\ and \debugSerial:BUART:tx_state_1\ and \debugSerial:BUART:tx_bitclk\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_1\ and not \debugSerial:BUART:tx_state_2\ and not \debugSerial:BUART:tx_bitclk\ and \debugSerial:BUART:tx_state_0\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_state_1\ and not \debugSerial:BUART:tx_shift_out\ and not \debugSerial:BUART:tx_state_2\ and \debugSerial:BUART:tx_state_0\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:tx_bitclk\ and \debugSerial:BUART:txn\ and \debugSerial:BUART:tx_state_1\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:txn\ and \debugSerial:BUART:tx_state_2\));

\debugSerial:BUART:tx_parity_bit\\D\ <= ((not \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:txn\ and \debugSerial:BUART:tx_parity_bit\)
	OR (not \debugSerial:BUART:tx_state_1\ and not \debugSerial:BUART:tx_state_0\ and \debugSerial:BUART:tx_parity_bit\)
	OR \debugSerial:BUART:tx_parity_bit\);

\debugSerial:BUART:rx_counter_load\ <= ((not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_0\ and not \debugSerial:BUART:rx_state_3\ and not \debugSerial:BUART:rx_state_2\));

\debugSerial:BUART:rx_bitclk_pre\ <= ((not \debugSerial:BUART:rx_count_2\ and not \debugSerial:BUART:rx_count_1\ and not \debugSerial:BUART:rx_count_0\));

\debugSerial:BUART:rx_state_stop1_reg\\D\ <= (not \debugSerial:BUART:rx_state_2\
	OR not \debugSerial:BUART:rx_state_3\
	OR \debugSerial:BUART:rx_state_0\
	OR \debugSerial:BUART:rx_state_1\);

\debugSerial:BUART:pollcount_1\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_count_2\ and not \debugSerial:BUART:rx_count_1\ and not \debugSerial:BUART:pollcount_1\ and Net_44 and \debugSerial:BUART:pollcount_0\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_count_2\ and not \debugSerial:BUART:rx_count_1\ and not \debugSerial:BUART:pollcount_0\ and \debugSerial:BUART:pollcount_1\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_count_2\ and not \debugSerial:BUART:rx_count_1\ and not Net_44 and \debugSerial:BUART:pollcount_1\));

\debugSerial:BUART:pollcount_0\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_count_2\ and not \debugSerial:BUART:rx_count_1\ and not \debugSerial:BUART:pollcount_0\ and Net_44)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_count_2\ and not \debugSerial:BUART:rx_count_1\ and not Net_44 and \debugSerial:BUART:pollcount_0\));

\debugSerial:BUART:rx_postpoll\ <= ((Net_44 and \debugSerial:BUART:pollcount_0\)
	OR \debugSerial:BUART:pollcount_1\);

\debugSerial:BUART:rx_status_4\ <= ((\debugSerial:BUART:rx_load_fifo\ and \debugSerial:BUART:rx_fifofull\));

\debugSerial:BUART:rx_status_5\ <= ((\debugSerial:BUART:rx_fifonotempty\ and \debugSerial:BUART:rx_state_stop1_reg\));

\debugSerial:BUART:rx_stop_bit_error\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_0\ and not \debugSerial:BUART:pollcount_1\ and not \debugSerial:BUART:pollcount_0\ and \debugSerial:BUART:rx_bitclk_enable\ and \debugSerial:BUART:rx_state_3\ and \debugSerial:BUART:rx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_0\ and not \debugSerial:BUART:pollcount_1\ and not Net_44 and \debugSerial:BUART:rx_bitclk_enable\ and \debugSerial:BUART:rx_state_3\ and \debugSerial:BUART:rx_state_2\));

\debugSerial:BUART:rx_load_fifo\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_0\ and not \debugSerial:BUART:rx_state_2\ and \debugSerial:BUART:rx_bitclk_enable\ and \debugSerial:BUART:rx_state_3\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_3\ and not \debugSerial:BUART:rx_state_2\ and not \debugSerial:BUART:rx_count_6\ and not \debugSerial:BUART:rx_count_4\ and \debugSerial:BUART:rx_state_0\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_3\ and not \debugSerial:BUART:rx_state_2\ and not \debugSerial:BUART:rx_count_6\ and not \debugSerial:BUART:rx_count_5\ and \debugSerial:BUART:rx_state_0\));

\debugSerial:BUART:rx_state_3\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_2\ and not \debugSerial:BUART:rx_count_6\ and not \debugSerial:BUART:rx_count_4\ and \debugSerial:BUART:rx_state_0\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_2\ and not \debugSerial:BUART:rx_count_6\ and not \debugSerial:BUART:rx_count_5\ and \debugSerial:BUART:rx_state_0\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_bitclk_enable\ and \debugSerial:BUART:rx_state_3\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_state_1\ and \debugSerial:BUART:rx_state_3\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_2\ and \debugSerial:BUART:rx_state_3\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_state_0\ and \debugSerial:BUART:rx_state_3\));

\debugSerial:BUART:rx_state_2\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_0\ and not \debugSerial:BUART:rx_state_3\ and not \debugSerial:BUART:rx_state_2\ and not Net_44 and \debugSerial:BUART:rx_last\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_0\ and not \debugSerial:BUART:rx_state_2\ and \debugSerial:BUART:rx_bitclk_enable\ and \debugSerial:BUART:rx_state_3\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_3\ and not \debugSerial:BUART:rx_count_6\ and not \debugSerial:BUART:rx_count_4\ and \debugSerial:BUART:rx_state_0\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_3\ and not \debugSerial:BUART:rx_count_6\ and not \debugSerial:BUART:rx_count_5\ and \debugSerial:BUART:rx_state_0\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_bitclk_enable\ and \debugSerial:BUART:rx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_state_1\ and \debugSerial:BUART:rx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_state_0\ and \debugSerial:BUART:rx_state_2\));

\debugSerial:BUART:rx_state_1\\D\ <= ((not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_state_1\));

\debugSerial:BUART:rx_state_0\\D\ <= ((not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_3\ and not \debugSerial:BUART:pollcount_1\ and not \debugSerial:BUART:pollcount_0\ and \debugSerial:BUART:rx_bitclk_enable\ and \debugSerial:BUART:rx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and not \debugSerial:BUART:rx_state_1\ and not \debugSerial:BUART:rx_state_3\ and not \debugSerial:BUART:pollcount_1\ and not Net_44 and \debugSerial:BUART:rx_bitclk_enable\ and \debugSerial:BUART:rx_state_2\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_state_0\ and \debugSerial:BUART:rx_count_5\ and \debugSerial:BUART:rx_count_4\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_state_0\ and \debugSerial:BUART:rx_count_6\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_state_0\ and \debugSerial:BUART:rx_state_3\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_state_1\ and \debugSerial:BUART:rx_state_0\)
	OR (not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_state_0\ and \debugSerial:BUART:rx_state_2\));

\debugSerial:BUART:rx_last\\D\ <= ((not \debugSerial:BUART:reset_reg\ and Net_44));

\debugSerial:BUART:rx_address_detected\\D\ <= ((not \debugSerial:BUART:reset_reg\ and \debugSerial:BUART:rx_address_detected\));

\deltaTimer:TimerUDB:status_tc\ <= ((\deltaTimer:TimerUDB:control_7\ and \deltaTimer:TimerUDB:per_zero\));

SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCL_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>Net_116,
		siovref=>(tmpSIOVREF__SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCL_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCL_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_net_0);
SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCL_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_net_0),
		analog=>(open),
		io=>Net_114,
		siovref=>(tmpSIOVREF__SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCL_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCL_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_net_0);
\xbeeSerial:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\xbeeSerial:Net_9\,
		dig_domain_out=>open);
\xbeeSerial:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\xbeeSerial:Net_9\,
		enable=>tmpOE__SCL_net_0,
		clock_out=>\xbeeSerial:BUART:clock_op\);
\xbeeSerial:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\xbeeSerial:BUART:reset_reg\,
		clk=>\xbeeSerial:BUART:clock_op\,
		cs_addr=>(\xbeeSerial:BUART:tx_state_1\, \xbeeSerial:BUART:tx_state_0\, \xbeeSerial:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\xbeeSerial:BUART:tx_shift_out\,
		f0_bus_stat=>\xbeeSerial:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\xbeeSerial:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\xbeeSerial:BUART:reset_reg\,
		clk=>\xbeeSerial:BUART:clock_op\,
		cs_addr=>(zero, zero, \xbeeSerial:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\xbeeSerial:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\xbeeSerial:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\xbeeSerial:BUART:sc_out_7\, \xbeeSerial:BUART:sc_out_6\, \xbeeSerial:BUART:sc_out_5\, \xbeeSerial:BUART:sc_out_4\,
			\xbeeSerial:BUART:sc_out_3\, \xbeeSerial:BUART:sc_out_2\, \xbeeSerial:BUART:sc_out_1\, \xbeeSerial:BUART:sc_out_0\));
\xbeeSerial:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\xbeeSerial:BUART:reset_reg\,
		clock=>\xbeeSerial:BUART:clock_op\,
		status=>(zero, zero, zero, \xbeeSerial:BUART:tx_fifo_notfull\,
			\xbeeSerial:BUART:tx_status_2\, \xbeeSerial:BUART:tx_fifo_empty\, \xbeeSerial:BUART:tx_status_0\),
		interrupt=>\xbeeSerial:BUART:tx_interrupt_out\);
\xbeeSerial:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\xbeeSerial:BUART:reset_reg\,
		clk=>\xbeeSerial:BUART:clock_op\,
		cs_addr=>(\xbeeSerial:BUART:rx_state_1\, \xbeeSerial:BUART:rx_state_0\, \xbeeSerial:BUART:rx_bitclk_enable\),
		route_si=>\xbeeSerial:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\xbeeSerial:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\xbeeSerial:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\xbeeSerial:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\xbeeSerial:BUART:hd_shift_out\,
		f0_bus_stat=>\xbeeSerial:BUART:rx_fifonotempty\,
		f0_blk_stat=>\xbeeSerial:BUART:rx_fifofull\,
		f1_bus_stat=>\xbeeSerial:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\xbeeSerial:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\xbeeSerial:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\xbeeSerial:BUART:clock_op\,
		reset=>\xbeeSerial:BUART:reset_reg\,
		load=>\xbeeSerial:BUART:rx_counter_load\,
		enable=>tmpOE__SCL_net_0,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\xbeeSerial:BUART:rx_count_2\, \xbeeSerial:BUART:rx_count_1\, \xbeeSerial:BUART:rx_count_0\),
		tc=>\xbeeSerial:BUART:rx_count7_tc\);
\xbeeSerial:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\xbeeSerial:BUART:reset_reg\,
		clock=>\xbeeSerial:BUART:clock_op\,
		status=>(zero, \xbeeSerial:BUART:rx_status_5\, \xbeeSerial:BUART:rx_status_4\, \xbeeSerial:BUART:rx_status_3\,
			\xbeeSerial:BUART:rx_status_2\, zero, zero),
		interrupt=>\xbeeSerial:BUART:rx_interrupt_out\);
to_xbee_rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCL_net_0),
		y=>(zero),
		fb=>Net_18,
		analog=>(open),
		io=>(tmpIO_0__to_xbee_rx_net_0),
		siovref=>(tmpSIOVREF__to_xbee_rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCL_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCL_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__to_xbee_rx_net_0);
to_xbee_tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCL_net_0),
		y=>Net_13,
		fb=>(tmpFB_0__to_xbee_tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__to_xbee_tx_net_0),
		siovref=>(tmpSIOVREF__to_xbee_tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCL_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCL_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__to_xbee_tx_net_0);
\gpsSerial:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9fa9e446-746e-4a22-ba29-dbae4b579ae9/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\gpsSerial:Net_9\,
		dig_domain_out=>open);
\gpsSerial:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\gpsSerial:Net_9\,
		enable=>tmpOE__SCL_net_0,
		clock_out=>\gpsSerial:BUART:clock_op\);
\gpsSerial:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\gpsSerial:BUART:reset_reg\,
		clk=>\gpsSerial:BUART:clock_op\,
		cs_addr=>(\gpsSerial:BUART:tx_state_1\, \gpsSerial:BUART:tx_state_0\, \gpsSerial:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\gpsSerial:BUART:tx_shift_out\,
		f0_bus_stat=>\gpsSerial:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\gpsSerial:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\gpsSerial:BUART:reset_reg\,
		clk=>\gpsSerial:BUART:clock_op\,
		cs_addr=>(zero, zero, \gpsSerial:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\gpsSerial:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\gpsSerial:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\gpsSerial:BUART:sc_out_7\, \gpsSerial:BUART:sc_out_6\, \gpsSerial:BUART:sc_out_5\, \gpsSerial:BUART:sc_out_4\,
			\gpsSerial:BUART:sc_out_3\, \gpsSerial:BUART:sc_out_2\, \gpsSerial:BUART:sc_out_1\, \gpsSerial:BUART:sc_out_0\));
\gpsSerial:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\gpsSerial:BUART:reset_reg\,
		clock=>\gpsSerial:BUART:clock_op\,
		status=>(zero, zero, zero, \gpsSerial:BUART:tx_fifo_notfull\,
			\gpsSerial:BUART:tx_status_2\, \gpsSerial:BUART:tx_fifo_empty\, \gpsSerial:BUART:tx_status_0\),
		interrupt=>\gpsSerial:BUART:tx_interrupt_out\);
\gpsSerial:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\gpsSerial:BUART:reset_reg\,
		clk=>\gpsSerial:BUART:clock_op\,
		cs_addr=>(\gpsSerial:BUART:rx_state_1\, \gpsSerial:BUART:rx_state_0\, \gpsSerial:BUART:rx_bitclk_enable\),
		route_si=>\gpsSerial:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\gpsSerial:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\gpsSerial:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\gpsSerial:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\gpsSerial:BUART:hd_shift_out\,
		f0_bus_stat=>\gpsSerial:BUART:rx_fifonotempty\,
		f0_blk_stat=>\gpsSerial:BUART:rx_fifofull\,
		f1_bus_stat=>\gpsSerial:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\gpsSerial:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\gpsSerial:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\gpsSerial:BUART:clock_op\,
		reset=>\gpsSerial:BUART:reset_reg\,
		load=>\gpsSerial:BUART:rx_counter_load\,
		enable=>tmpOE__SCL_net_0,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\gpsSerial:BUART:rx_count_2\, \gpsSerial:BUART:rx_count_1\, \gpsSerial:BUART:rx_count_0\),
		tc=>\gpsSerial:BUART:rx_count7_tc\);
\gpsSerial:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\gpsSerial:BUART:reset_reg\,
		clock=>\gpsSerial:BUART:clock_op\,
		status=>(zero, \gpsSerial:BUART:rx_status_5\, \gpsSerial:BUART:rx_status_4\, \gpsSerial:BUART:rx_status_3\,
			\gpsSerial:BUART:rx_status_2\, zero, zero),
		interrupt=>\gpsSerial:BUART:rx_interrupt_out\);
to_gps_tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ca611b2-252b-4423-b6f2-ec22d0e72189",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCL_net_0),
		y=>(zero),
		fb=>Net_31,
		analog=>(open),
		io=>(tmpIO_0__to_gps_tx_net_0),
		siovref=>(tmpSIOVREF__to_gps_tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCL_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCL_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__to_gps_tx_net_0);
to_gps_rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5c50bbb6-a7b1-4788-9e98-94dc39b5621c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCL_net_0),
		y=>Net_26,
		fb=>(tmpFB_0__to_gps_rx_net_0),
		analog=>(open),
		io=>(tmpIO_0__to_gps_rx_net_0),
		siovref=>(tmpSIOVREF__to_gps_rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCL_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCL_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__to_gps_rx_net_0);
\debugSerial:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c3ce1df6-2883-4095-b443-ce5330685ee5/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\debugSerial:Net_9\,
		dig_domain_out=>open);
\debugSerial:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\debugSerial:Net_9\,
		enable=>tmpOE__SCL_net_0,
		clock_out=>\debugSerial:BUART:clock_op\);
\debugSerial:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\debugSerial:BUART:reset_reg\,
		clk=>\debugSerial:BUART:clock_op\,
		cs_addr=>(\debugSerial:BUART:tx_state_1\, \debugSerial:BUART:tx_state_0\, \debugSerial:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\debugSerial:BUART:tx_shift_out\,
		f0_bus_stat=>\debugSerial:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\debugSerial:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\debugSerial:BUART:reset_reg\,
		clk=>\debugSerial:BUART:clock_op\,
		cs_addr=>(zero, zero, \debugSerial:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\debugSerial:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\debugSerial:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\debugSerial:BUART:sc_out_7\, \debugSerial:BUART:sc_out_6\, \debugSerial:BUART:sc_out_5\, \debugSerial:BUART:sc_out_4\,
			\debugSerial:BUART:sc_out_3\, \debugSerial:BUART:sc_out_2\, \debugSerial:BUART:sc_out_1\, \debugSerial:BUART:sc_out_0\));
\debugSerial:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\debugSerial:BUART:reset_reg\,
		clock=>\debugSerial:BUART:clock_op\,
		status=>(zero, zero, zero, \debugSerial:BUART:tx_fifo_notfull\,
			\debugSerial:BUART:tx_status_2\, \debugSerial:BUART:tx_fifo_empty\, \debugSerial:BUART:tx_status_0\),
		interrupt=>\debugSerial:BUART:tx_interrupt_out\);
\debugSerial:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\debugSerial:BUART:reset_reg\,
		clk=>\debugSerial:BUART:clock_op\,
		cs_addr=>(\debugSerial:BUART:rx_state_1\, \debugSerial:BUART:rx_state_0\, \debugSerial:BUART:rx_bitclk_enable\),
		route_si=>\debugSerial:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\debugSerial:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\debugSerial:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\debugSerial:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\debugSerial:BUART:hd_shift_out\,
		f0_bus_stat=>\debugSerial:BUART:rx_fifonotempty\,
		f0_blk_stat=>\debugSerial:BUART:rx_fifofull\,
		f1_bus_stat=>\debugSerial:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\debugSerial:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\debugSerial:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\debugSerial:BUART:clock_op\,
		reset=>\debugSerial:BUART:reset_reg\,
		load=>\debugSerial:BUART:rx_counter_load\,
		enable=>tmpOE__SCL_net_0,
		count=>(\debugSerial:BUART:rx_count_6\, \debugSerial:BUART:rx_count_5\, \debugSerial:BUART:rx_count_4\, \debugSerial:BUART:rx_count_3\,
			\debugSerial:BUART:rx_count_2\, \debugSerial:BUART:rx_count_1\, \debugSerial:BUART:rx_count_0\),
		tc=>\debugSerial:BUART:rx_count7_tc\);
\debugSerial:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\debugSerial:BUART:reset_reg\,
		clock=>\debugSerial:BUART:clock_op\,
		status=>(zero, \debugSerial:BUART:rx_status_5\, \debugSerial:BUART:rx_status_4\, \debugSerial:BUART:rx_status_3\,
			\debugSerial:BUART:rx_status_2\, zero, zero),
		interrupt=>\debugSerial:BUART:rx_interrupt_out\);
Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7f09af4b-355e-4090-ab16-b70d26b52a9a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCL_net_0),
		y=>(zero),
		fb=>Net_44,
		analog=>(open),
		io=>(tmpIO_0__Rx_net_0),
		siovref=>(tmpSIOVREF__Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCL_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCL_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_net_0);
Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"411534ba-fcd8-4cab-98e4-ab639987cf7b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCL_net_0),
		y=>Net_39,
		fb=>(tmpFB_0__Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_net_0),
		siovref=>(tmpSIOVREF__Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__SCL_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCL_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_net_0);
right_arm_led:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCL_net_0),
		y=>(zero),
		fb=>(tmpFB_0__right_arm_led_net_0),
		analog=>(open),
		io=>(tmpIO_0__right_arm_led_net_0),
		siovref=>(tmpSIOVREF__right_arm_led_net_0),
		annotation=>Net_87,
		in_clock=>zero,
		in_clock_en=>tmpOE__SCL_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCL_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__right_arm_led_net_0);
left_arm_led:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6335f217-52c9-4ab5-bf04-e5aa47f7cc7d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__SCL_net_0),
		y=>(zero),
		fb=>(tmpFB_0__left_arm_led_net_0),
		analog=>(open),
		io=>(tmpIO_0__left_arm_led_net_0),
		siovref=>(tmpSIOVREF__left_arm_led_net_0),
		annotation=>Net_88,
		in_clock=>zero,
		in_clock_en=>tmpOE__SCL_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__SCL_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__left_arm_led_net_0);
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_87, Net_51));
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_88, Net_52));
D_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_51, Net_98));
D_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_52, Net_98));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_98);
clk_1khz:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_99,
		dig_domain_out=>open);
\deltaTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_99,
		enable=>tmpOE__SCL_net_0,
		clock_out=>\deltaTimer:TimerUDB:ClockOutFromEnBlock\);
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_99,
		enable=>tmpOE__SCL_net_0,
		clock_out=>\deltaTimer:TimerUDB:Clk_Ctl_i\);
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\deltaTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\deltaTimer:TimerUDB:control_7\, \deltaTimer:TimerUDB:control_6\, \deltaTimer:TimerUDB:control_5\, \deltaTimer:TimerUDB:control_4\,
			\deltaTimer:TimerUDB:control_3\, \deltaTimer:TimerUDB:control_2\, \deltaTimer:TimerUDB:control_1\, \deltaTimer:TimerUDB:control_0\));
\deltaTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\deltaTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \deltaTimer:TimerUDB:status_3\,
			\deltaTimer:TimerUDB:status_2\, zero, \deltaTimer:TimerUDB:status_tc\),
		interrupt=>\deltaTimer:Net_55\);
\deltaTimer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\deltaTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \deltaTimer:TimerUDB:control_7\, \deltaTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\deltaTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\deltaTimer:TimerUDB:nc11\,
		f0_blk_stat=>\deltaTimer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\deltaTimer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\deltaTimer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\deltaTimer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\deltaTimer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\deltaTimer:TimerUDB:sT32:timerdp:cap0_1\, \deltaTimer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\deltaTimer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\deltaTimer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\deltaTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \deltaTimer:TimerUDB:control_7\, \deltaTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\deltaTimer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\deltaTimer:TimerUDB:nc10\,
		f0_blk_stat=>\deltaTimer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\deltaTimer:TimerUDB:sT32:timerdp:carry0\,
		co=>\deltaTimer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\deltaTimer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\deltaTimer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\deltaTimer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\deltaTimer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\deltaTimer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\deltaTimer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\deltaTimer:TimerUDB:sT32:timerdp:cap0_1\, \deltaTimer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\deltaTimer:TimerUDB:sT32:timerdp:cap1_1\, \deltaTimer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\deltaTimer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\deltaTimer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\deltaTimer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\deltaTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \deltaTimer:TimerUDB:control_7\, \deltaTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\deltaTimer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\deltaTimer:TimerUDB:nc9\,
		f0_blk_stat=>\deltaTimer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\deltaTimer:TimerUDB:sT32:timerdp:carry1\,
		co=>\deltaTimer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\deltaTimer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\deltaTimer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\deltaTimer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\deltaTimer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\deltaTimer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\deltaTimer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\deltaTimer:TimerUDB:sT32:timerdp:cap1_1\, \deltaTimer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\deltaTimer:TimerUDB:sT32:timerdp:cap2_1\, \deltaTimer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\deltaTimer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\deltaTimer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\deltaTimer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\deltaTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \deltaTimer:TimerUDB:control_7\, \deltaTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\deltaTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\deltaTimer:TimerUDB:status_3\,
		f0_blk_stat=>\deltaTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\deltaTimer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\deltaTimer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\deltaTimer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\deltaTimer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\deltaTimer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \deltaTimer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\deltaTimer:TimerUDB:sT32:timerdp:cap2_1\, \deltaTimer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\deltaTimer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
deltTime:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_115);
\I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C:Net_697\);
\I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C:bus_clk\,
		scl_in=>\I2C:Net_1109_0\,
		sda_in=>\I2C:Net_1109_1\,
		scl_out=>\I2C:Net_643_0\,
		sda_out=>\I2C:sda_x_wire\,
		interrupt=>\I2C:Net_697\);
\I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C:bus_clk\,
		dig_domain_out=>open);
\I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_0\,
		oe=>tmpOE__SCL_net_0,
		y=>Net_116,
		yfb=>\I2C:Net_1109_0\);
\I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C:sda_x_wire\,
		oe=>tmpOE__SCL_net_0,
		y=>Net_114,
		yfb=>\I2C:Net_1109_1\);
\xbeeSerial:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:reset_reg\);
\xbeeSerial:BUART:txn\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:txn\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:txn\);
\xbeeSerial:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:tx_state_1\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:tx_state_1\);
\xbeeSerial:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:tx_state_0\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:tx_state_0\);
\xbeeSerial:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:tx_state_2\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:tx_state_2\);
Net_15:cy_dff
	PORT MAP(d=>Net_15D,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>Net_15);
\xbeeSerial:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:tx_bitclk\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:tx_bitclk\);
\xbeeSerial:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:tx_ctrl_mark_last\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:tx_ctrl_mark_last\);
\xbeeSerial:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:tx_mark\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:tx_mark\);
\xbeeSerial:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:tx_parity_bit\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:tx_parity_bit\);
\xbeeSerial:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_state_1\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_state_1\);
\xbeeSerial:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_state_0\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_state_0\);
\xbeeSerial:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_load_fifo\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_load_fifo\);
\xbeeSerial:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_state_3\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_state_3\);
\xbeeSerial:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_state_2\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_state_2\);
\xbeeSerial:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_bitclk_pre\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_bitclk_enable\);
\xbeeSerial:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_state_stop1_reg\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_state_stop1_reg\);
\xbeeSerial:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:pollcount_1\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>MODIN1_1);
\xbeeSerial:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:pollcount_0\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>MODIN1_0);
\xbeeSerial:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_markspace_status\);
\xbeeSerial:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_status_2\);
\xbeeSerial:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_stop_bit_error\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_status_3\);
\xbeeSerial:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_addr_match_status\);
\xbeeSerial:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_markspace_pre\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_markspace_pre\);
\xbeeSerial:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_parity_error_pre\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_parity_error_pre\);
\xbeeSerial:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_break_status\);
\xbeeSerial:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_address_detected\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_address_detected\);
\xbeeSerial:BUART:rx_last\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_last\\D\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_last\);
\xbeeSerial:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\xbeeSerial:BUART:rx_parity_bit\,
		clk=>\xbeeSerial:BUART:clock_op\,
		q=>\xbeeSerial:BUART:rx_parity_bit\);
\gpsSerial:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:reset_reg\);
\gpsSerial:BUART:txn\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:txn\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:txn\);
\gpsSerial:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:tx_state_1\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:tx_state_1\);
\gpsSerial:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:tx_state_0\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:tx_state_0\);
\gpsSerial:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:tx_state_2\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:tx_state_2\);
Net_28:cy_dff
	PORT MAP(d=>Net_28D,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>Net_28);
\gpsSerial:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:tx_bitclk\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:tx_bitclk\);
\gpsSerial:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:tx_ctrl_mark_last\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:tx_ctrl_mark_last\);
\gpsSerial:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:tx_mark\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:tx_mark\);
\gpsSerial:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:tx_parity_bit\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:tx_parity_bit\);
\gpsSerial:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_state_1\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_state_1\);
\gpsSerial:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_state_0\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_state_0\);
\gpsSerial:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_load_fifo\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_load_fifo\);
\gpsSerial:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_state_3\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_state_3\);
\gpsSerial:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_state_2\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_state_2\);
\gpsSerial:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_bitclk_pre\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_bitclk_enable\);
\gpsSerial:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_state_stop1_reg\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_state_stop1_reg\);
\gpsSerial:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:pollcount_1\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>MODIN5_1);
\gpsSerial:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:pollcount_0\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>MODIN5_0);
\gpsSerial:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_markspace_status\);
\gpsSerial:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_status_2\);
\gpsSerial:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_stop_bit_error\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_status_3\);
\gpsSerial:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_addr_match_status\);
\gpsSerial:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_markspace_pre\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_markspace_pre\);
\gpsSerial:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_parity_error_pre\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_parity_error_pre\);
\gpsSerial:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_break_status\);
\gpsSerial:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_address_detected\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_address_detected\);
\gpsSerial:BUART:rx_last\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_last\\D\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_last\);
\gpsSerial:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\gpsSerial:BUART:rx_parity_bit\,
		clk=>\gpsSerial:BUART:clock_op\,
		q=>\gpsSerial:BUART:rx_parity_bit\);
\debugSerial:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:reset_reg\);
\debugSerial:BUART:txn\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:txn\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:txn\);
\debugSerial:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:tx_state_1\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:tx_state_1\);
\debugSerial:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:tx_state_0\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:tx_state_0\);
\debugSerial:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:tx_state_2\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:tx_state_2\);
Net_41:cy_dff
	PORT MAP(d=>Net_41D,
		clk=>\debugSerial:BUART:clock_op\,
		q=>Net_41);
\debugSerial:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:tx_bitclk\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:tx_bitclk\);
\debugSerial:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:tx_ctrl_mark_last\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:tx_ctrl_mark_last\);
\debugSerial:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:tx_mark\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:tx_mark\);
\debugSerial:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:tx_parity_bit\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:tx_parity_bit\);
\debugSerial:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_state_1\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_state_1\);
\debugSerial:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_state_0\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_state_0\);
\debugSerial:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_load_fifo\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_load_fifo\);
\debugSerial:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_state_3\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_state_3\);
\debugSerial:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_state_2\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_state_2\);
\debugSerial:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_bitclk_pre\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_bitclk_enable\);
\debugSerial:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_state_stop1_reg\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_state_stop1_reg\);
\debugSerial:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:pollcount_1\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:pollcount_1\);
\debugSerial:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:pollcount_0\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:pollcount_0\);
\debugSerial:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_markspace_status\);
\debugSerial:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_status_2\);
\debugSerial:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_stop_bit_error\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_status_3\);
\debugSerial:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_addr_match_status\);
\debugSerial:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_markspace_pre\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_markspace_pre\);
\debugSerial:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_parity_error_pre\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_parity_error_pre\);
\debugSerial:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_break_status\);
\debugSerial:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_address_detected\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_address_detected\);
\debugSerial:BUART:rx_last\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_last\\D\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_last\);
\debugSerial:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\debugSerial:BUART:rx_parity_bit\,
		clk=>\debugSerial:BUART:clock_op\,
		q=>\debugSerial:BUART:rx_parity_bit\);
\deltaTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\deltaTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\deltaTimer:TimerUDB:capture_last\);
\deltaTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\deltaTimer:TimerUDB:status_tc\,
		clk=>\deltaTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_115);
\deltaTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\deltaTimer:TimerUDB:control_7\,
		clk=>\deltaTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\deltaTimer:TimerUDB:hwEnable_reg\);
\deltaTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\deltaTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\deltaTimer:TimerUDB:capture_out_reg_i\);

END R_T_L;
