#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557905e4f090 .scope module, "mux8x1_tb" "mux8x1_tb" 2 4;
 .timescale -9 -12;
v0x557905e7ebf0_0 .var "I", 7 0;
v0x557905e7ece0_0 .var "SEL", 2 0;
v0x557905e7edb0_0 .net "Y", 0 0, L_0x557905e80f40;  1 drivers
S_0x557905e4ec20 .scope module, "dut" "mux8x1" 2 10, 3 5 0, S_0x557905e4f090;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "I";
    .port_info 1 /INPUT 3 "SEL";
    .port_info 2 /OUTPUT 1 "Y";
v0x557905e7e820_0 .net "I", 7 0, v0x557905e7ebf0_0;  1 drivers
v0x557905e7e920_0 .net "SEL", 2 0, v0x557905e7ece0_0;  1 drivers
v0x557905e7ea00_0 .net "W", 1 0, L_0x557905e80ea0;  1 drivers
v0x557905e7eac0_0 .net "Y", 0 0, L_0x557905e80f40;  alias, 1 drivers
L_0x557905e7fd90 .part v0x557905e7ebf0_0, 0, 4;
L_0x557905e7fe30 .part v0x557905e7ece0_0, 0, 2;
L_0x557905e80cd0 .part v0x557905e7ebf0_0, 4, 4;
L_0x557905e80d70 .part v0x557905e7ece0_0, 0, 2;
L_0x557905e80ea0 .concat8 [ 1 1 0 0], L_0x557905e7f8d0, L_0x557905e80810;
L_0x557905e80fe0 .part L_0x557905e80ea0, 0, 1;
L_0x557905e81080 .part L_0x557905e80ea0, 1, 1;
L_0x557905e81170 .part v0x557905e7ece0_0, 2, 1;
S_0x557905e51f50 .scope module, "M1" "mux4x1" 3 15, 4 4 0, S_0x557905e4ec20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 1 "y";
v0x557905e7c510_0 .net "i", 3 0, L_0x557905e7fd90;  1 drivers
v0x557905e7c610_0 .net "sel", 1 0, L_0x557905e7fe30;  1 drivers
v0x557905e7c6f0_0 .net "w", 1 0, L_0x557905e7f420;  1 drivers
v0x557905e7c7b0_0 .net "y", 0 0, L_0x557905e7f8d0;  1 drivers
L_0x557905e7f000 .part L_0x557905e7fd90, 0, 1;
L_0x557905e7f0f0 .part L_0x557905e7fd90, 1, 1;
L_0x557905e7f230 .part L_0x557905e7fe30, 0, 1;
L_0x557905e7f420 .concat8 [ 1 1 0 0], L_0x557905e7eed0, L_0x557905e7f320;
L_0x557905e7f5c0 .part L_0x557905e7fd90, 2, 1;
L_0x557905e7f6b0 .part L_0x557905e7fd90, 3, 1;
L_0x557905e7f7e0 .part L_0x557905e7fe30, 0, 1;
L_0x557905e7f9c0 .part L_0x557905e7f420, 0, 1;
L_0x557905e7fb50 .part L_0x557905e7f420, 1, 1;
L_0x557905e7fc40 .part L_0x557905e7fe30, 1, 1;
S_0x557905e530e0 .scope module, "m1" "mux2x1" 4 13, 5 1 0, S_0x557905e51f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "sel";
v0x557905e5d100_0 .net "a", 0 0, L_0x557905e7f000;  1 drivers
v0x557905e7b660_0 .net "b", 0 0, L_0x557905e7f0f0;  1 drivers
v0x557905e7b720_0 .net "sel", 0 0, L_0x557905e7f230;  1 drivers
v0x557905e7b7c0_0 .net "y", 0 0, L_0x557905e7eed0;  1 drivers
L_0x557905e7eed0 .functor MUXZ 1, L_0x557905e7f000, L_0x557905e7f0f0, L_0x557905e7f230, C4<>;
S_0x557905e7b900 .scope module, "m2" "mux2x1" 4 14, 5 1 0, S_0x557905e51f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "sel";
v0x557905e7bb70_0 .net "a", 0 0, L_0x557905e7f5c0;  1 drivers
v0x557905e7bc30_0 .net "b", 0 0, L_0x557905e7f6b0;  1 drivers
v0x557905e7bcf0_0 .net "sel", 0 0, L_0x557905e7f7e0;  1 drivers
v0x557905e7bd90_0 .net "y", 0 0, L_0x557905e7f320;  1 drivers
L_0x557905e7f320 .functor MUXZ 1, L_0x557905e7f5c0, L_0x557905e7f6b0, L_0x557905e7f7e0, C4<>;
S_0x557905e7bed0 .scope module, "m3" "mux2x1" 4 16, 5 1 0, S_0x557905e51f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "sel";
v0x557905e7c150_0 .net "a", 0 0, L_0x557905e7f9c0;  1 drivers
v0x557905e7c210_0 .net "b", 0 0, L_0x557905e7fb50;  1 drivers
v0x557905e7c2d0_0 .net "sel", 0 0, L_0x557905e7fc40;  1 drivers
v0x557905e7c3a0_0 .net "y", 0 0, L_0x557905e7f8d0;  alias, 1 drivers
L_0x557905e7f8d0 .functor MUXZ 1, L_0x557905e7f9c0, L_0x557905e7fb50, L_0x557905e7fc40, C4<>;
S_0x557905e7c8e0 .scope module, "M2" "mux4x1" 3 16, 4 4 0, S_0x557905e4ec20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 1 "y";
v0x557905e7de00_0 .net "i", 3 0, L_0x557905e80cd0;  1 drivers
v0x557905e7df00_0 .net "sel", 1 0, L_0x557905e80d70;  1 drivers
v0x557905e7dfe0_0 .net "w", 1 0, L_0x557905e80330;  1 drivers
v0x557905e7e0a0_0 .net "y", 0 0, L_0x557905e80810;  1 drivers
L_0x557905e7ff70 .part L_0x557905e80cd0, 0, 1;
L_0x557905e80060 .part L_0x557905e80cd0, 1, 1;
L_0x557905e801a0 .part L_0x557905e80d70, 0, 1;
L_0x557905e80330 .concat8 [ 1 1 0 0], L_0x557905e7fed0, L_0x557905e80290;
L_0x557905e80470 .part L_0x557905e80cd0, 2, 1;
L_0x557905e80560 .part L_0x557905e80cd0, 3, 1;
L_0x557905e80720 .part L_0x557905e80d70, 0, 1;
L_0x557905e80900 .part L_0x557905e80330, 0, 1;
L_0x557905e80a90 .part L_0x557905e80330, 1, 1;
L_0x557905e80b80 .part L_0x557905e80d70, 1, 1;
S_0x557905e7cb10 .scope module, "m1" "mux2x1" 4 13, 5 1 0, S_0x557905e7c8e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "sel";
v0x557905e7cdb0_0 .net "a", 0 0, L_0x557905e7ff70;  1 drivers
v0x557905e7ce90_0 .net "b", 0 0, L_0x557905e80060;  1 drivers
v0x557905e7cf50_0 .net "sel", 0 0, L_0x557905e801a0;  1 drivers
v0x557905e7d020_0 .net "y", 0 0, L_0x557905e7fed0;  1 drivers
L_0x557905e7fed0 .functor MUXZ 1, L_0x557905e7ff70, L_0x557905e80060, L_0x557905e801a0, C4<>;
S_0x557905e7d190 .scope module, "m2" "mux2x1" 4 14, 5 1 0, S_0x557905e7c8e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "sel";
v0x557905e7d400_0 .net "a", 0 0, L_0x557905e80470;  1 drivers
v0x557905e7d4c0_0 .net "b", 0 0, L_0x557905e80560;  1 drivers
v0x557905e7d580_0 .net "sel", 0 0, L_0x557905e80720;  1 drivers
v0x557905e7d650_0 .net "y", 0 0, L_0x557905e80290;  1 drivers
L_0x557905e80290 .functor MUXZ 1, L_0x557905e80470, L_0x557905e80560, L_0x557905e80720, C4<>;
S_0x557905e7d7c0 .scope module, "m3" "mux2x1" 4 16, 5 1 0, S_0x557905e7c8e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "sel";
v0x557905e7da40_0 .net "a", 0 0, L_0x557905e80900;  1 drivers
v0x557905e7db00_0 .net "b", 0 0, L_0x557905e80a90;  1 drivers
v0x557905e7dbc0_0 .net "sel", 0 0, L_0x557905e80b80;  1 drivers
v0x557905e7dc90_0 .net "y", 0 0, L_0x557905e80810;  alias, 1 drivers
L_0x557905e80810 .functor MUXZ 1, L_0x557905e80900, L_0x557905e80a90, L_0x557905e80b80, C4<>;
S_0x557905e7e1d0 .scope module, "M3" "mux2x1" 3 19, 5 1 0, S_0x557905e4ec20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "sel";
v0x557905e7e480_0 .net "a", 0 0, L_0x557905e80fe0;  1 drivers
v0x557905e7e520_0 .net "b", 0 0, L_0x557905e81080;  1 drivers
v0x557905e7e5e0_0 .net "sel", 0 0, L_0x557905e81170;  1 drivers
v0x557905e7e6b0_0 .net "y", 0 0, L_0x557905e80f40;  alias, 1 drivers
L_0x557905e80f40 .functor MUXZ 1, L_0x557905e80fe0, L_0x557905e81080, L_0x557905e81170, C4<>;
    .scope S_0x557905e4f090;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "mux8x1.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 14 "$monitor", "I=%b\011SEL=%b\011Y=%b\011", v0x557905e7ebf0_0, v0x557905e7ece0_0, v0x557905e7edb0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x557905e7ebf0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557905e7ece0_0, 0, 3;
    %pushi/vec4 256, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 8, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x557905e7ece0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x557905e7ece0_0, 0, 3;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557905e7ece0_0, 0, 3;
    %delay 5000, 0;
    %load/vec4 v0x557905e7ebf0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x557905e7ebf0_0, 0, 8;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "mux8x1_tb.v";
    "./mux8x1.v";
    "/share_folder/verilog/new/100_days_of_RTL/4th_day/mux4x1/mux4x1.v";
    "/share_folder/verilog/new/100_days_of_RTL/4th_day/mux2x1.v";
