/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p81v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.810000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.810000 ;
    operating_conditions ( "ssgnp0p81v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.810000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p81v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 32260.700000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.794934, 0.799659, 0.814359, 0.866040, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.794934, 0.799659, 0.814359, 0.866040, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.715441, 0.719693, 0.732923, 0.779436, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.715441, 0.719693, 0.732923, 0.779436, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.017771" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.019893" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.794934, 0.799659, 0.814359, 0.866040, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.794934, 0.799659, 0.814359, 0.866040, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.715441, 0.719693, 0.732923, 0.779436, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.715441, 0.719693, 0.732923, 0.779436, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.017771" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.019893" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004612, 0.004612, 0.004612, 0.004612, 0.004612" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004612, 0.004612, 0.004612, 0.004612, 0.004612" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.407468, 0.424538, 0.442828, 0.478628, 0.550228",\
              "0.418088, 0.435158, 0.453448, 0.489248, 0.560848",\
              "0.430418, 0.447488, 0.465778, 0.501578, 0.573178",\
              "0.448598, 0.465668, 0.483958, 0.519758, 0.591358",\
              "0.473438, 0.490508, 0.508798, 0.544598, 0.616198"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.407468, 0.424538, 0.442828, 0.478628, 0.550228",\
              "0.418088, 0.435158, 0.453448, 0.489248, 0.560848",\
              "0.430418, 0.447488, 0.465778, 0.501578, 0.573178",\
              "0.448598, 0.465668, 0.483958, 0.519758, 0.591358",\
              "0.473438, 0.490508, 0.508798, 0.544598, 0.616198"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010623, 0.039008, 0.073967, 0.144397, 0.286504",\
              "0.010623, 0.039008, 0.073967, 0.144397, 0.286504",\
              "0.010623, 0.039008, 0.073967, 0.144397, 0.286504",\
              "0.010623, 0.039008, 0.073967, 0.144397, 0.286504",\
              "0.010623, 0.039008, 0.073967, 0.144397, 0.286504"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010623, 0.039008, 0.073967, 0.144397, 0.286504",\
              "0.010623, 0.039008, 0.073967, 0.144397, 0.286504",\
              "0.010623, 0.039008, 0.073967, 0.144397, 0.286504",\
              "0.010623, 0.039008, 0.073967, 0.144397, 0.286504",\
              "0.010623, 0.039008, 0.073967, 0.144397, 0.286504"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.488271, 0.507906, 0.529326, 0.571851, 0.656691",\
              "0.500556, 0.520191, 0.541611, 0.584136, 0.668976",\
              "0.514836, 0.534471, 0.555891, 0.598416, 0.683256",\
              "0.535941, 0.555576, 0.576996, 0.619521, 0.704361",\
              "0.564606, 0.584241, 0.605661, 0.648186, 0.733026"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011215, 0.044167, 0.084828, 0.167484, 0.332005",\
              "0.011215, 0.044167, 0.084828, 0.167484, 0.332005",\
              "0.011215, 0.044167, 0.084828, 0.167484, 0.332005",\
              "0.011215, 0.044167, 0.084828, 0.167484, 0.332005",\
              "0.011215, 0.044167, 0.084828, 0.167484, 0.332005"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.488271, 0.507906, 0.529326, 0.571851, 0.656691",\
              "0.500556, 0.520191, 0.541611, 0.584136, 0.668976",\
              "0.514836, 0.534471, 0.555891, 0.598416, 0.683256",\
              "0.535941, 0.555576, 0.576996, 0.619521, 0.704361",\
              "0.564606, 0.584241, 0.605661, 0.648186, 0.733026"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011215, 0.044167, 0.084828, 0.167484, 0.332005",\
              "0.011215, 0.044167, 0.084828, 0.167484, 0.332005",\
              "0.011215, 0.044167, 0.084828, 0.167484, 0.332005",\
              "0.011215, 0.044167, 0.084828, 0.167484, 0.332005",\
              "0.011215, 0.044167, 0.084828, 0.167484, 0.332005"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.039604 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.140952, 0.153972, 0.170037, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.281736, 0.299271, 0.318066, 0.346416, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.794934, 0.799659, 0.814359, 0.866040, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.794934, 0.799659, 0.814359, 0.866040, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.824132" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.073437" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.039883" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.074652" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.412514" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.074674" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.726203" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.074663" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.043905" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001554 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.023766" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.025173" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.206186, 0.222930, 0.244874, 0.282106, 0.342114",\
              "0.206082, 0.222826, 0.244770, 0.282002, 0.342010",\
              "0.206290, 0.223034, 0.244978, 0.282210, 0.342218",\
              "0.207018, 0.223762, 0.245706, 0.282938, 0.342946",\
              "0.205354, 0.222098, 0.244042, 0.281274, 0.341282"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.206186, 0.222930, 0.244874, 0.282106, 0.342114",\
              "0.206082, 0.222826, 0.244770, 0.282002, 0.342010",\
              "0.206290, 0.223034, 0.244978, 0.282210, 0.342218",\
              "0.207018, 0.223762, 0.245706, 0.282938, 0.342946",\
              "0.205354, 0.222098, 0.244042, 0.281274, 0.341282"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.110380, 0.098680, 0.086280, 0.066680, 0.038280",\
              "0.126080, 0.114380, 0.101980, 0.082380, 0.053980",\
              "0.142980, 0.131280, 0.118880, 0.099280, 0.070880",\
              "0.168580, 0.156880, 0.144480, 0.124880, 0.096480",\
              "0.206580, 0.194880, 0.182480, 0.162880, 0.134480"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.110380, 0.098680, 0.086280, 0.066680, 0.038280",\
              "0.126080, 0.114380, 0.101980, 0.082380, 0.053980",\
              "0.142980, 0.131280, 0.118880, 0.099280, 0.070880",\
              "0.168580, 0.156880, 0.144480, 0.124880, 0.096480",\
              "0.206580, 0.194880, 0.182480, 0.162880, 0.134480"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001325 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.017771" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.019893" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.174445, 0.186717, 0.205957, 0.237469, 0.285933",\
              "0.174445, 0.186717, 0.205957, 0.237469, 0.285933",\
              "0.174653, 0.186925, 0.206165, 0.237677, 0.286141",\
              "0.175173, 0.187445, 0.206685, 0.238197, 0.286661",\
              "0.173821, 0.186093, 0.205333, 0.236845, 0.285309"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.174445, 0.186717, 0.205957, 0.237469, 0.285933",\
              "0.174445, 0.186717, 0.205957, 0.237469, 0.285933",\
              "0.174653, 0.186925, 0.206165, 0.237677, 0.286141",\
              "0.175173, 0.187445, 0.206685, 0.238197, 0.286661",\
              "0.173821, 0.186093, 0.205333, 0.236845, 0.285309"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123800, 0.111900, 0.097200, 0.074900, 0.041400",\
              "0.140700, 0.128800, 0.114100, 0.091800, 0.058300",\
              "0.158300, 0.146400, 0.131700, 0.109400, 0.075900",\
              "0.182100, 0.170200, 0.155500, 0.133200, 0.099700",\
              "0.214800, 0.202900, 0.188200, 0.165900, 0.132400"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123800, 0.111900, 0.097200, 0.074900, 0.041400",\
              "0.140700, 0.128800, 0.114100, 0.091800, 0.058300",\
              "0.158300, 0.146400, 0.131700, 0.109400, 0.075900",\
              "0.182100, 0.170200, 0.155500, 0.133200, 0.099700",\
              "0.214800, 0.202900, 0.188200, 0.165900, 0.132400"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001351 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007114" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007290" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.158200, 0.172864, 0.193560, 0.228712, 0.285288",\
              "0.158096, 0.172760, 0.193456, 0.228608, 0.285184",\
              "0.158200, 0.172864, 0.193560, 0.228712, 0.285288",\
              "0.158928, 0.173592, 0.194288, 0.229440, 0.286016",\
              "0.157576, 0.172240, 0.192936, 0.228088, 0.284664"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.158200, 0.172864, 0.193560, 0.228712, 0.285288",\
              "0.158096, 0.172760, 0.193456, 0.228608, 0.285184",\
              "0.158200, 0.172864, 0.193560, 0.228712, 0.285288",\
              "0.158928, 0.173592, 0.194288, 0.229440, 0.286016",\
              "0.157576, 0.172240, 0.192936, 0.228088, 0.284664"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.133520, 0.122920, 0.110720, 0.091920, 0.063620",\
              "0.150320, 0.139720, 0.127520, 0.108720, 0.080420",\
              "0.167620, 0.157020, 0.144820, 0.126020, 0.097720",\
              "0.191620, 0.181020, 0.168820, 0.150020, 0.121720",\
              "0.224520, 0.213920, 0.201720, 0.182920, 0.154620"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.133520, 0.122920, 0.110720, 0.091920, 0.063620",\
              "0.150320, 0.139720, 0.127520, 0.108720, 0.080420",\
              "0.167620, 0.157020, 0.144820, 0.126020, 0.097720",\
              "0.191620, 0.181020, 0.168820, 0.150020, 0.121720",\
              "0.224520, 0.213920, 0.201720, 0.182920, 0.154620"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000810 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003427" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003869" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123526, 0.137982, 0.157222, 0.190606, 0.245622",\
              "0.116974, 0.131430, 0.150670, 0.184054, 0.239070",\
              "0.112710, 0.127166, 0.146406, 0.179790, 0.234806",\
              "0.115206, 0.129662, 0.148902, 0.182286, 0.237302",\
              "0.130702, 0.145158, 0.164398, 0.197782, 0.252798"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123526, 0.137982, 0.157222, 0.190606, 0.245622",\
              "0.116974, 0.131430, 0.150670, 0.184054, 0.239070",\
              "0.112710, 0.127166, 0.146406, 0.179790, 0.234806",\
              "0.115206, 0.129662, 0.148902, 0.182286, 0.237302",\
              "0.130702, 0.145158, 0.164398, 0.197782, 0.252798"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.120360, 0.117360, 0.114560, 0.112560, 0.119760",\
              "0.138860, 0.135860, 0.133060, 0.131060, 0.138260",\
              "0.159160, 0.156160, 0.153360, 0.151360, 0.158560",\
              "0.188260, 0.185260, 0.182460, 0.180460, 0.187660",\
              "0.230360, 0.227360, 0.224560, 0.222560, 0.229760"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.120360, 0.117360, 0.114560, 0.112560, 0.119760",\
              "0.138860, 0.135860, 0.133060, 0.131060, 0.138260",\
              "0.159160, 0.156160, 0.153360, 0.151360, 0.158560",\
              "0.188260, 0.185260, 0.182460, 0.180460, 0.187660",\
              "0.230360, 0.227360, 0.224560, 0.222560, 0.229760"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000810 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003714" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004475" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123526, 0.137982, 0.157222, 0.190606, 0.245622",\
              "0.116974, 0.131430, 0.150670, 0.184054, 0.239070",\
              "0.112710, 0.127166, 0.146406, 0.179790, 0.234806",\
              "0.115206, 0.129662, 0.148902, 0.182286, 0.237302",\
              "0.130702, 0.145158, 0.164398, 0.197782, 0.252798"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123526, 0.137982, 0.157222, 0.190606, 0.245622",\
              "0.116974, 0.131430, 0.150670, 0.184054, 0.239070",\
              "0.112710, 0.127166, 0.146406, 0.179790, 0.234806",\
              "0.115206, 0.129662, 0.148902, 0.182286, 0.237302",\
              "0.130702, 0.145158, 0.164398, 0.197782, 0.252798"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.120860, 0.117860, 0.115060, 0.113060, 0.120260",\
              "0.139360, 0.136360, 0.133560, 0.131560, 0.138760",\
              "0.159660, 0.156660, 0.153860, 0.151860, 0.159060",\
              "0.188760, 0.185760, 0.182960, 0.180960, 0.188160",\
              "0.230860, 0.227860, 0.225060, 0.223060, 0.230260"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.120860, 0.117860, 0.115060, 0.113060, 0.120260",\
              "0.139360, 0.136360, 0.133560, 0.131560, 0.138760",\
              "0.159660, 0.156660, 0.153860, 0.151860, 0.159060",\
              "0.188760, 0.185760, 0.182960, 0.180960, 0.188160",\
              "0.230860, 0.227860, 0.225060, 0.223060, 0.230260"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.242498 ;
    }
}
}
