// Seed: 2562475848
module module_0;
  parameter id_1 = -1;
  parameter id_2 = -1'h0;
  logic [7:0] id_3;
  wire \id_4 ;
  specify
    (id_5 => id_6) = (id_3[1]);
  endspecify
endmodule
module module_1 #(
    parameter id_12 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4[-1 : 1'b0],
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  nand primCall (id_2, id_3, id_4, id_6, id_7, id_8);
  inout logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  module_0 modCall_1 ();
  inout logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  parameter id_9 = 1'b0 % 1;
  wire [-1 : ~  -1] id_10, id_11, _id_12, id_13;
  assign id_7.id_3 = id_6;
  assign id_8 = | -1;
  wire id_14, id_15, id_16;
  logic [7:0][1] id_17;
  ;
  assign id_7[id_12] = id_8;
endmodule
