\doxysubsubsection{Peripheral\+\_\+memory\+\_\+map}
\hypertarget{group___peripheral__memory__map}{}\label{group___peripheral__memory__map}\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+A0000000)
\item 
\Hypertarget{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb}\label{group___peripheral__memory__map_ga45666d911f39addd4c8c0a0ac3388cfb} 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\Hypertarget{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb}\label{group___peripheral__memory__map_ga25b99d6065f1c8f751e78f43ade652cb} 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000)
\item 
\Hypertarget{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5}\label{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5} 
\#define {\bfseries AHBPERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x20000)
\item 
\Hypertarget{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}\label{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5} 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000)
\item 
\Hypertarget{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}\label{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a} 
\#define {\bfseries TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0400)
\item 
\Hypertarget{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}\label{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d} 
\#define {\bfseries TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0800)
\item 
\Hypertarget{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}\label{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e} 
\#define {\bfseries TIM5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}\label{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac} 
\#define {\bfseries TIM6\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1000)
\item 
\Hypertarget{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}\label{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387} 
\#define {\bfseries TIM7\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1400)
\item 
\Hypertarget{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}\label{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd} 
\#define {\bfseries TIM12\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1800)
\item 
\Hypertarget{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}\label{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590} 
\#define {\bfseries TIM13\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}\label{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8} 
\#define {\bfseries TIM14\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2000)
\item 
\Hypertarget{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}\label{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022} 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800)
\item 
\Hypertarget{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}\label{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62} 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}\label{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55} 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000)
\item 
\Hypertarget{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}\label{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86} 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800)
\item 
\Hypertarget{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}\label{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162} 
\#define {\bfseries SPI3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}\label{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090} 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400)
\item 
\Hypertarget{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}\label{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251} 
\#define {\bfseries USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4800)
\item 
\Hypertarget{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}\label{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467} 
\#define {\bfseries UART4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}\label{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a} 
\#define {\bfseries UART5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5000)
\item 
\Hypertarget{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}\label{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3} 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400)
\item 
\Hypertarget{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}\label{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d} 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800)
\item 
\Hypertarget{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}\label{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa} 
\#define {\bfseries CAN1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6400)
\item 
\Hypertarget{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}\label{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1} 
\#define {\bfseries CAN2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6800)
\item 
\Hypertarget{group___peripheral__memory__map_gaa15d5a9f40794105397ba5ea567c4ae1}\label{group___peripheral__memory__map_gaa15d5a9f40794105397ba5ea567c4ae1} 
\#define {\bfseries BKP\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}\label{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a} 
\#define {\bfseries PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000)
\item 
\Hypertarget{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}\label{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38} 
\#define {\bfseries DAC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7400)
\item 
\Hypertarget{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}\label{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440} 
\#define {\bfseries CEC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7800)
\item 
\Hypertarget{group___peripheral__memory__map_ga5f7e3eacfcf4c313c25012795148a680}\label{group___peripheral__memory__map_ga5f7e3eacfcf4c313c25012795148a680} 
\#define {\bfseries AFIO\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000)
\item 
\Hypertarget{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}\label{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061} 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0400)
\item 
\Hypertarget{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}\label{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa} 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0800)
\item 
\Hypertarget{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}\label{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68} 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}\label{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f} 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1000)
\item 
\Hypertarget{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}\label{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec} 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1400)
\item 
\Hypertarget{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}\label{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d} 
\#define {\bfseries GPIOE\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1800)
\item 
\Hypertarget{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}\label{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e} 
\#define {\bfseries GPIOF\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}\label{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe} 
\#define {\bfseries GPIOG\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2000)
\item 
\Hypertarget{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}\label{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91} 
\#define {\bfseries ADC1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2400)
\item 
\Hypertarget{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}\label{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6} 
\#define {\bfseries ADC2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2800)
\item 
\Hypertarget{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}\label{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a} 
\#define {\bfseries TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}\label{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d} 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000)
\item 
\Hypertarget{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}\label{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db} 
\#define {\bfseries TIM8\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3400)
\item 
\Hypertarget{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}\label{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d} 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800)
\item 
\Hypertarget{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}\label{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82} 
\#define {\bfseries ADC3\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}\label{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078} 
\#define {\bfseries TIM15\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000)
\item 
\Hypertarget{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}\label{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf} 
\#define {\bfseries TIM16\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400)
\item 
\Hypertarget{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}\label{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574} 
\#define {\bfseries TIM17\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4800)
\item 
\Hypertarget{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}\label{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08} 
\#define {\bfseries TIM9\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4\+C00)
\item 
\Hypertarget{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}\label{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a} 
\#define {\bfseries TIM10\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x5000)
\item 
\Hypertarget{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}\label{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d} 
\#define {\bfseries TIM11\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x5400)
\item 
\Hypertarget{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}\label{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52} 
\#define {\bfseries SDIO\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x18000)
\item 
\Hypertarget{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}\label{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72} 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0000)
\item 
\Hypertarget{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}\label{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c} 
\#define {\bfseries DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0008)
\item 
\Hypertarget{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}\label{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267} 
\#define {\bfseries DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x001C)
\item 
\Hypertarget{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}\label{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d} 
\#define {\bfseries DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0030)
\item 
\Hypertarget{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}\label{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692} 
\#define {\bfseries DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0044)
\item 
\Hypertarget{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}\label{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478} 
\#define {\bfseries DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0058)
\item 
\Hypertarget{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}\label{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d} 
\#define {\bfseries DMA1\+\_\+\+Channel6\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x006C)
\item 
\Hypertarget{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}\label{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c} 
\#define {\bfseries DMA1\+\_\+\+Channel7\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0080)
\item 
\Hypertarget{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}\label{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64} 
\#define {\bfseries DMA2\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0400)
\item 
\Hypertarget{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}\label{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b} 
\#define {\bfseries DMA2\+\_\+\+Channel1\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0408)
\item 
\Hypertarget{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}\label{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c} 
\#define {\bfseries DMA2\+\_\+\+Channel2\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x041C)
\item 
\Hypertarget{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}\label{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c} 
\#define {\bfseries DMA2\+\_\+\+Channel3\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0430)
\item 
\Hypertarget{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}\label{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee} 
\#define {\bfseries DMA2\+\_\+\+Channel4\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0444)
\item 
\Hypertarget{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}\label{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1} 
\#define {\bfseries DMA2\+\_\+\+Channel5\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0458)
\item 
\Hypertarget{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}\label{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d} 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x1000)
\item 
\Hypertarget{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}\label{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e} 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHBPERIPH\+\_\+\+BASE + 0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~((uint32\+\_\+t)0x1\+FFFF800)
\item 
\Hypertarget{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}\label{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc} 
\#define {\bfseries ETH\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x8000)
\item 
\Hypertarget{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a}\label{group___peripheral__memory__map_ga3cf7005808feb61bff1fee01e50a711a} 
\#define {\bfseries ETH\+\_\+\+MAC\+\_\+\+BASE}~(ETH\+\_\+\+BASE)
\item 
\Hypertarget{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725}\label{group___peripheral__memory__map_ga4946f2b3b03f7998343ac1778fbcf725} 
\#define {\bfseries ETH\+\_\+\+MMC\+\_\+\+BASE}~(ETH\+\_\+\+BASE + 0x0100)
\item 
\Hypertarget{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0}\label{group___peripheral__memory__map_gaa0f60b922aeb7275c785cbaa8f94ecf0} 
\#define {\bfseries ETH\+\_\+\+PTP\+\_\+\+BASE}~(ETH\+\_\+\+BASE + 0x0700)
\item 
\Hypertarget{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}\label{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93} 
\#define {\bfseries ETH\+\_\+\+DMA\+\_\+\+BASE}~(ETH\+\_\+\+BASE + 0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0104)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918}{FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7}{FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x00\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+E0042000)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}\label{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!DBGMCU\_BASE@{DBGMCU\_BASE}}
\index{DBGMCU\_BASE@{DBGMCU\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU\_BASE}{DBGMCU\_BASE}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+BASE~((uint32\+\_\+t)0x\+E0042000)}

Debug MCU registers base address \Hypertarget{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}\label{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_BASE@{FLASH\_BASE}}
\index{FLASH\_BASE@{FLASH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_BASE}{FLASH\_BASE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+BASE~((uint32\+\_\+t)0x08000000)}

FLASH base address in the alias region \Hypertarget{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}\label{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FLASH\_R\_BASE@{FLASH\_R\_BASE}}
\index{FLASH\_R\_BASE@{FLASH\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH\_R\_BASE}{FLASH\_R\_BASE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+R\+\_\+\+BASE~(AHBPERIPH\+\_\+\+BASE + 0x2000)}

Flash registers base address \Hypertarget{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}\label{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}}
\index{FSMC\_Bank1\_R\_BASE@{FSMC\_Bank1\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1\_R\_BASE}{FSMC\_Bank1\_R\_BASE}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0000)}

FSMC Bank1 registers base address \Hypertarget{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}\label{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}}
\index{FSMC\_Bank1E\_R\_BASE@{FSMC\_Bank1E\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E\_R\_BASE}{FSMC\_Bank1E\_R\_BASE}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0104)}

FSMC Bank1E registers base address \Hypertarget{group___peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918}\label{group___peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank2\_R\_BASE@{FSMC\_Bank2\_R\_BASE}}
\index{FSMC\_Bank2\_R\_BASE@{FSMC\_Bank2\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank2\_R\_BASE}{FSMC\_Bank2\_R\_BASE}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0060)}

FSMC Bank2 registers base address \Hypertarget{group___peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7}\label{group___peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank3\_R\_BASE@{FSMC\_Bank3\_R\_BASE}}
\index{FSMC\_Bank3\_R\_BASE@{FSMC\_Bank3\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank3\_R\_BASE}{FSMC\_Bank3\_R\_BASE}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0080)}

FSMC Bank3 registers base address \Hypertarget{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}\label{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}}
\index{FSMC\_Bank4\_R\_BASE@{FSMC\_Bank4\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank4\_R\_BASE}{FSMC\_Bank4\_R\_BASE}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x00\+A0)}

FSMC Bank4 registers base address \Hypertarget{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}\label{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!FSMC\_R\_BASE@{FSMC\_R\_BASE}}
\index{FSMC\_R\_BASE@{FSMC\_R\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_R\_BASE}{FSMC\_R\_BASE}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+R\+\_\+\+BASE~((uint32\+\_\+t)0x\+A0000000)}

FSMC registers base address Peripheral memory map \Hypertarget{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}\label{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!OB\_BASE@{OB\_BASE}}
\index{OB\_BASE@{OB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{OB\_BASE}{OB\_BASE}}
{\footnotesize\ttfamily \#define OB\+\_\+\+BASE~((uint32\+\_\+t)0x1\+FFFF800)}

Flash Option Bytes base address \Hypertarget{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}\label{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BASE@{PERIPH\_BASE}}
\index{PERIPH\_BASE@{PERIPH\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PERIPH\_BASE}{PERIPH\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BASE~((uint32\+\_\+t)0x40000000)}

Peripheral base address in the alias region \Hypertarget{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}\label{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}}
\index{PERIPH\_BB\_BASE@{PERIPH\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{PERIPH\_BB\_BASE}{PERIPH\_BB\_BASE}}
{\footnotesize\ttfamily \#define PERIPH\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x42000000)}

Peripheral base address in the bit-\/band region \Hypertarget{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}\label{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BASE@{SRAM\_BASE}}
\index{SRAM\_BASE@{SRAM\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM\_BASE}{SRAM\_BASE}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BASE~((uint32\+\_\+t)0x20000000)}

SRAM base address in the alias region \Hypertarget{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}\label{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454} 
\index{Peripheral\_memory\_map@{Peripheral\_memory\_map}!SRAM\_BB\_BASE@{SRAM\_BB\_BASE}}
\index{SRAM\_BB\_BASE@{SRAM\_BB\_BASE}!Peripheral\_memory\_map@{Peripheral\_memory\_map}}
\doxysubsubsubsubsection{\texorpdfstring{SRAM\_BB\_BASE}{SRAM\_BB\_BASE}}
{\footnotesize\ttfamily \#define SRAM\+\_\+\+BB\+\_\+\+BASE~((uint32\+\_\+t)0x22000000)}

SRAM base address in the bit-\/band region 