Loading plugins phase: Elapsed time ==> 0s.259ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\RPPSOC-PWM.cyprj -d CY8C5267AXI-LP051 -s C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.929ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.089ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RPPSOC-PWM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\RPPSOC-PWM.cyprj -dcpsoc3 RPPSOC-PWM.v -verilog
======================================================================

======================================================================
Compiling:  RPPSOC-PWM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\RPPSOC-PWM.cyprj -dcpsoc3 RPPSOC-PWM.v -verilog
======================================================================

======================================================================
Compiling:  RPPSOC-PWM.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\RPPSOC-PWM.cyprj -dcpsoc3 -verilog RPPSOC-PWM.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 19 07:50:59 2016


======================================================================
Compiling:  RPPSOC-PWM.v
Program  :   vpp
Options  :    -yv2 -q10 RPPSOC-PWM.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Oct 19 07:50:59 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RPPSOC-PWM.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RPPSOC-PWM.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\RPPSOC-PWM.cyprj -dcpsoc3 -verilog RPPSOC-PWM.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 19 07:50:59 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\codegentemp\RPPSOC-PWM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\codegentemp\RPPSOC-PWM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  RPPSOC-PWM.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\RPPSOC-PWM.cyprj -dcpsoc3 -verilog RPPSOC-PWM.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 19 07:51:00 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\codegentemp\RPPSOC-PWM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\codegentemp\RPPSOC-PWM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_461
	\Control_Reg_2:control_out_0\
	Net_458
	\Control_Reg_2:control_out_1\
	Net_459
	\Control_Reg_2:control_out_2\
	Net_460
	\Control_Reg_2:control_out_3\
	Net_462
	\Control_Reg_2:control_out_4\
	Net_463
	\Control_Reg_2:control_out_5\
	Net_464
	\Control_Reg_2:control_out_6\
	Net_513
	\Control_Reg_1:control_out_4\
	Net_514
	\Control_Reg_1:control_out_5\
	Net_515
	\Control_Reg_1:control_out_6\
	Net_516
	\Control_Reg_1:control_out_7\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_enable\
	\PWM_1:PWMUDB:control_7\
	\PWM_1:PWMUDB:control_6\
	\PWM_1:PWMUDB:control_5\
	\PWM_1:PWMUDB:control_4\
	\PWM_1:PWMUDB:control_3\
	\PWM_1:PWMUDB:control_2\
	\PWM_1:PWMUDB:control_1\
	\PWM_1:PWMUDB:control_0\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_csaddr_2\
	\PWM_1:PWMUDB:db_csaddr_1\
	\PWM_1:PWMUDB:db_csaddr_0\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_31\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_30\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_29\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_28\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_27\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_26\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_25\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_24\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_23\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_22\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_21\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_20\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_19\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_18\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_17\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_16\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_15\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_14\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_13\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_12\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_11\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_10\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_9\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_8\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_7\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_6\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_5\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_4\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_3\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_2\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_1\
	\PWM_1:PWMUDB:genblk7:MODULE_1:b_0\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_31\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_30\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_29\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_28\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_27\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_26\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_25\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_24\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_23\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_22\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_21\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_20\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_19\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_18\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_17\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_16\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_15\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_14\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_13\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_12\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_11\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_10\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_9\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_8\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_7\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_6\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_5\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_4\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_3\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_2\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	Net_433
	Net_434
	\PWM_1:PWMUDB:MODULE_2:b_31\
	\PWM_1:PWMUDB:MODULE_2:b_30\
	\PWM_1:PWMUDB:MODULE_2:b_29\
	\PWM_1:PWMUDB:MODULE_2:b_28\
	\PWM_1:PWMUDB:MODULE_2:b_27\
	\PWM_1:PWMUDB:MODULE_2:b_26\
	\PWM_1:PWMUDB:MODULE_2:b_25\
	\PWM_1:PWMUDB:MODULE_2:b_24\
	\PWM_1:PWMUDB:MODULE_2:b_23\
	\PWM_1:PWMUDB:MODULE_2:b_22\
	\PWM_1:PWMUDB:MODULE_2:b_21\
	\PWM_1:PWMUDB:MODULE_2:b_20\
	\PWM_1:PWMUDB:MODULE_2:b_19\
	\PWM_1:PWMUDB:MODULE_2:b_18\
	\PWM_1:PWMUDB:MODULE_2:b_17\
	\PWM_1:PWMUDB:MODULE_2:b_16\
	\PWM_1:PWMUDB:MODULE_2:b_15\
	\PWM_1:PWMUDB:MODULE_2:b_14\
	\PWM_1:PWMUDB:MODULE_2:b_13\
	\PWM_1:PWMUDB:MODULE_2:b_12\
	\PWM_1:PWMUDB:MODULE_2:b_11\
	\PWM_1:PWMUDB:MODULE_2:b_10\
	\PWM_1:PWMUDB:MODULE_2:b_9\
	\PWM_1:PWMUDB:MODULE_2:b_8\
	\PWM_1:PWMUDB:MODULE_2:b_7\
	\PWM_1:PWMUDB:MODULE_2:b_6\
	\PWM_1:PWMUDB:MODULE_2:b_5\
	\PWM_1:PWMUDB:MODULE_2:b_4\
	\PWM_1:PWMUDB:MODULE_2:b_3\
	\PWM_1:PWMUDB:MODULE_2:b_2\
	\PWM_1:PWMUDB:MODULE_2:b_1\
	\PWM_1:PWMUDB:MODULE_2:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_441
	Net_435
	Net_432
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_2\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 277 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_18_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_3_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_430 to zero
Aliasing Net_239 to zero
Aliasing tmpOE__P3_16_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_238 to zero
Aliasing tmpOE__P3_5_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_7_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_9_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_11_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_558 to zero
Aliasing tmpOE__P3_13_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_246 to zero
Aliasing tmpOE__P3_15_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_245 to zero
Aliasing Net_438 to tmpOE__LED5_4_net_0
Aliasing tmpOE__P3_14_net_0 to tmpOE__LED5_4_net_0
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing tmpOE__P4_3_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_99 to zero
Aliasing tmpOE__P4_5_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_100 to zero
Aliasing tmpOE__P4_7_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_101 to zero
Aliasing tmpOE__P4_9_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_102 to zero
Aliasing tmpOE__P4_11_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_103 to zero
Aliasing tmpOE__P4_13_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_104 to zero
Aliasing tmpOE__P4_15_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_105 to zero
Aliasing tmpOE__P4_4_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_135 to zero
Aliasing tmpOE__P4_6_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_136 to zero
Aliasing tmpOE__P4_8_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_134 to zero
Aliasing tmpOE__P4_10_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_133 to zero
Aliasing tmpOE__P4_12_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_132 to zero
Aliasing tmpOE__P4_14_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_131 to zero
Aliasing tmpOE__P4_16_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_130 to zero
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__P4_18_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_129 to zero
Aliasing tmpOE__P4_17_net_0 to tmpOE__LED5_4_net_0
Aliasing Net_137 to zero
Aliasing tmpOE__RP_GPIO_17_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_27_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_22_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_23_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_24_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_25_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_5_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_6_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_12_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_13_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_19_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_16_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_26_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_20_net_0 to tmpOE__LED5_4_net_0
Aliasing tmpOE__RP_GPIO_21_net_0 to tmpOE__LED5_4_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__LED5_4_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__LED5_4_net_0
Aliasing \PWM_1:PWMUDB:db_ph1_run_temp\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:db_ph1_run_temp\\S\ to zero
Aliasing \PWM_1:PWMUDB:db_ph2_run_temp\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:db_ph2_run_temp\\S\ to zero
Aliasing \PWM_1:PWMUDB:db_cnt_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:db_cnt_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:db_cnt_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:db_cnt_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_4_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED5_4_net_0
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__LED5_4_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED5_4_net_0
Aliasing \PWM_1:PWMUDB:pwm1_i_reg\\D\ to \PWM_1:PWMUDB:pwm_db\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Lhs of wire one[7] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_18_net_0[10] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_3_net_0[16] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_473[17] = \mux_1:tmp__mux_1_reg\[23]
Removing Lhs of wire Net_430[22] = zero[6]
Removing Rhs of wire Net_497[24] = \Control_Reg_1:control_out_0\[219]
Removing Rhs of wire Net_497[24] = \Control_Reg_1:control_0\[239]
Removing Rhs of wire Net_487[25] = \Control_Reg_2:control_out_7\[109]
Removing Rhs of wire Net_487[25] = \Control_Reg_2:control_7\[111]
Removing Rhs of wire Net_498[26] = \PWM_1:PWMUDB:ph1_i_reg\[391]
Removing Lhs of wire Net_239[27] = zero[6]
Removing Lhs of wire tmpOE__P3_16_net_0[29] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_238[30] = zero[6]
Removing Rhs of wire Net_503[38] = \Control_Reg_1:control_out_1\[220]
Removing Rhs of wire Net_503[38] = \Control_Reg_1:control_1\[238]
Removing Rhs of wire Net_494[39] = \PWM_1:PWMUDB:ph2_i_reg\[393]
Removing Rhs of wire Net_495[40] = \mux_2:tmp__mux_2_reg\[37]
Removing Lhs of wire tmpOE__P3_5_net_0[42] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_7_net_0[48] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_506[49] = \mux_3:tmp__mux_3_reg\[82]
Removing Lhs of wire tmpOE__P3_9_net_0[55] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_510[56] = \mux_4:tmp__mux_4_reg\[91]
Removing Lhs of wire tmpOE__P3_11_net_0[62] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_558[63] = zero[6]
Removing Lhs of wire tmpOE__P3_13_net_0[69] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_246[70] = zero[6]
Removing Lhs of wire tmpOE__P3_15_net_0[76] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_245[77] = zero[6]
Removing Rhs of wire Net_507[83] = \Control_Reg_1:control_out_2\[221]
Removing Rhs of wire Net_507[83] = \Control_Reg_1:control_2\[237]
Removing Lhs of wire Net_438[84] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__P3_14_net_0[86] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire Net_511[92] = \Control_Reg_1:control_out_3\[222]
Removing Rhs of wire Net_511[92] = \Control_Reg_1:control_3\[236]
Removing Lhs of wire \Control_Reg_2:clk\[93] = zero[6]
Removing Lhs of wire \Control_Reg_2:rst\[94] = zero[6]
Removing Lhs of wire tmpOE__P4_3_net_0[120] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_99[121] = zero[6]
Removing Lhs of wire tmpOE__P4_5_net_0[127] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_100[128] = zero[6]
Removing Lhs of wire tmpOE__P4_7_net_0[134] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_101[135] = zero[6]
Removing Lhs of wire tmpOE__P4_9_net_0[141] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_102[142] = zero[6]
Removing Lhs of wire tmpOE__P4_11_net_0[148] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_103[149] = zero[6]
Removing Lhs of wire tmpOE__P4_13_net_0[155] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_104[156] = zero[6]
Removing Lhs of wire tmpOE__P4_15_net_0[162] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_105[163] = zero[6]
Removing Lhs of wire tmpOE__P4_4_net_0[169] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_135[170] = zero[6]
Removing Lhs of wire tmpOE__P4_6_net_0[176] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_136[177] = zero[6]
Removing Lhs of wire tmpOE__P4_8_net_0[183] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_134[184] = zero[6]
Removing Lhs of wire tmpOE__P4_10_net_0[190] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_133[191] = zero[6]
Removing Lhs of wire tmpOE__P4_12_net_0[197] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_132[198] = zero[6]
Removing Lhs of wire tmpOE__P4_14_net_0[204] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_131[205] = zero[6]
Removing Lhs of wire tmpOE__P4_16_net_0[211] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_130[212] = zero[6]
Removing Lhs of wire \Control_Reg_1:clk\[217] = zero[6]
Removing Lhs of wire \Control_Reg_1:rst\[218] = zero[6]
Removing Lhs of wire tmpOE__P4_18_net_0[241] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_129[242] = zero[6]
Removing Lhs of wire tmpOE__P4_17_net_0[248] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire Net_137[249] = zero[6]
Removing Lhs of wire tmpOE__RP_GPIO_17_net_0[255] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_27_net_0[261] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_22_net_0[267] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_23_net_0[273] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_24_net_0[279] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_25_net_0[285] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_5_net_0[291] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_6_net_0[297] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_12_net_0[303] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_13_net_0[316] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_19_net_0[321] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_16_net_0[326] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_26_net_0[332] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_20_net_0[337] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire tmpOE__RP_GPIO_21_net_0[342] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[368] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[369] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[373] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[375] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[376] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[377] = \PWM_1:PWMUDB:runmode_enable\[374]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[381] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[382] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[383] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[384] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[387] = tmpOE__LED5_4_net_0[1]
Removing Rhs of wire \PWM_1:PWMUDB:pwm_db\[390] = \PWM_1:PWMUDB:pwm1_i\[404]
Removing Rhs of wire \PWM_1:PWMUDB:db_tc\[398] = \PWM_1:PWMUDB:db_cnt_zero\[420]
Removing Lhs of wire \PWM_1:PWMUDB:db_ph1_run_temp\\R\[400] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:db_ph1_run_temp\\S\[401] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:db_ph2_run_temp\\R\[402] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:db_ph2_run_temp\\S\[403] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:db_cnt_load_1\[421] = \PWM_1:PWMUDB:dbcontrol_1\[417]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_1\[423] = \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\[589]
Removing Lhs of wire \PWM_1:PWMUDB:db_cnt_load_0\[425] = \PWM_1:PWMUDB:dbcontrol_0\[418]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:sub_vi_vv_MODGEN_1_0\[426] = \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\[590]
Removing Lhs of wire \PWM_1:PWMUDB:db_cnt_1\\R\[427] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:db_cnt_1\\S\[428] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:db_cnt_0\\R\[429] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:db_cnt_0\\S\[430] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_23\[471] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_22\[472] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_21\[473] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_20\[474] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_19\[475] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_18\[476] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_17\[477] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_16\[478] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_15\[479] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_14\[480] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_13\[481] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_12\[482] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_11\[483] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_10\[484] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_9\[485] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_8\[486] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_7\[487] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_6\[488] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_5\[489] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_4\[490] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_3\[491] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_2\[492] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_1\[493] = \PWM_1:PWMUDB:genblk7:MODIN1_1\[494]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODIN1_1\[494] = \PWM_1:PWMUDB:db_cnt_1\[419]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:a_0\[495] = \PWM_1:PWMUDB:genblk7:MODIN1_0\[496]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODIN1_0\[496] = \PWM_1:PWMUDB:db_cnt_0\[424]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[628] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[629] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\[631] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\[870]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\[633] = \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\[871]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[634] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[635] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[636] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[637] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[640] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[641] = \PWM_1:PWMUDB:final_kill_reg\[656]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[642] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[643] = \PWM_1:PWMUDB:fifo_full\[663]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[645] = \PWM_1:PWMUDB:cmp2_status_reg\[655]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[646] = \PWM_1:PWMUDB:cmp1_status_reg\[654]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[657] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[658] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[659] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[660] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[661] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[662] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[664] = \PWM_1:PWMUDB:tc_i\[379]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[665] = \PWM_1:PWMUDB:runmode_enable\[374]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[666] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[711] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\[752] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\[753] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\[754] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\[755] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\[756] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\[757] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\[758] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\[759] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\[760] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\[761] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\[762] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\[763] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\[764] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\[765] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\[766] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\[767] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\[768] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\[769] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\[770] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\[771] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\[772] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\[773] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\[774] = \PWM_1:PWMUDB:MODIN2_1\[775]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_1\[775] = \PWM_1:PWMUDB:dith_count_1\[630]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\[776] = \PWM_1:PWMUDB:MODIN2_0\[777]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN2_0\[777] = \PWM_1:PWMUDB:dith_count_0\[632]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[909] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[910] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[917] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[918] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[919] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[922] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_db_reg\\D\[923] = \PWM_1:PWMUDB:pwm_db\[390]
Removing Lhs of wire \PWM_1:PWMUDB:ph1_i_reg\\D\[924] = \PWM_1:PWMUDB:ph1_i\[392]
Removing Lhs of wire \PWM_1:PWMUDB:ph2_i_reg\\D\[925] = \PWM_1:PWMUDB:ph2_i\[394]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[932] = \PWM_1:PWMUDB:cmp1\[649]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare2\\D\[933] = \PWM_1:PWMUDB:cmp2\[652]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[934] = \PWM_1:PWMUDB:cmp1_status\[650]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[935] = \PWM_1:PWMUDB:cmp2_status\[653]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[937] = \PWM_1:PWMUDB:pwm_i\[702]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[938] = \PWM_1:PWMUDB:pwm_db\[390]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[939] = \PWM_1:PWMUDB:pwm2_i\[705]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[940] = \PWM_1:PWMUDB:status_2\[644]

------------------------------------------------------
Aliased 0 equations, 203 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED5_4_net_0' (cost = 0):
tmpOE__LED5_4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_554' (cost = 9):
Net_554 <= ((Net_546 and Net_547 and Net_548 and Net_549 and Net_550 and Net_551 and Net_552 and Net_553));

Note:  Expanding virtual equation for 'Net_559' (cost = 16):
Net_559 <= ((Net_531 and Net_532 and Net_533 and Net_538 and Net_534 and Net_539 and Net_535 and Net_536));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:db_tc\' (cost = 56):
\PWM_1:PWMUDB:db_tc\ <= ((not \PWM_1:PWMUDB:db_cnt_1\ and not \PWM_1:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \PWM_1:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_0\ <= (not \PWM_1:PWMUDB:db_cnt_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 1):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \PWM_1:PWMUDB:db_cnt_1\ and not \PWM_1:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:compare1\' (cost = 2):
\PWM_1:PWMUDB:compare1\ <= (\PWM_1:PWMUDB:cmp1_less\
	OR \PWM_1:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:compare2\' (cost = 1):
\PWM_1:PWMUDB:compare2\ <= ((not \PWM_1:PWMUDB:cmp2_eq\ and not \PWM_1:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 4):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\
	OR \PWM_1:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\' (cost = 4):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:d_1\ <= ((\PWM_1:PWMUDB:db_cnt_1\ and \PWM_1:PWMUDB:db_cnt_0\)
	OR (not \PWM_1:PWMUDB:db_cnt_1\ and not \PWM_1:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \PWM_1:PWMUDB:db_cnt_1\ and not \PWM_1:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp2\' (cost = 2):
\PWM_1:PWMUDB:cmp2\ <= ((not \PWM_1:PWMUDB:cmp2_eq\ and not \PWM_1:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:pwm_db\' (cost = 8):
\PWM_1:PWMUDB:pwm_db\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\)
	OR (\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:db_edge_rise\' (cost = 9):
\PWM_1:PWMUDB:db_edge_rise\ <= ((not \PWM_1:PWMUDB:pwm_db_reg\ and \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\)
	OR (not \PWM_1:PWMUDB:pwm_db_reg\ and \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:db_edge_fall\' (cost = 10):
\PWM_1:PWMUDB:db_edge_fall\ <= ((not \PWM_1:PWMUDB:cmp1_eq\ and not \PWM_1:PWMUDB:cmp1_less\ and \PWM_1:PWMUDB:pwm_db_reg\)
	OR (not \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \PWM_1:PWMUDB:db_cnt_1\ and not \PWM_1:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:db_ph1_run\' (cost = 9):
\PWM_1:PWMUDB:db_ph1_run\ <= ((not \PWM_1:PWMUDB:pwm_db_reg\ and \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\)
	OR (not \PWM_1:PWMUDB:pwm_db_reg\ and \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_eq\)
	OR \PWM_1:PWMUDB:db_ph1_run_temp\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:db_ph2_run\' (cost = 9):
\PWM_1:PWMUDB:db_ph2_run\ <= (\PWM_1:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_1:PWMUDB:cmp1_eq\ and not \PWM_1:PWMUDB:cmp1_less\ and \PWM_1:PWMUDB:pwm_db_reg\)
	OR (not \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:db_run\' (cost = 28):
\PWM_1:PWMUDB:db_run\ <= (\PWM_1:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_1:PWMUDB:cmp1_eq\ and not \PWM_1:PWMUDB:cmp1_less\ and \PWM_1:PWMUDB:pwm_db_reg\)
	OR (not \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:pwm_db_reg\)
	OR (not \PWM_1:PWMUDB:pwm_db_reg\ and \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\)
	OR (not \PWM_1:PWMUDB:pwm_db_reg\ and \PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_eq\)
	OR \PWM_1:PWMUDB:db_ph1_run_temp\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \PWM_1:PWMUDB:db_cnt_1\ and not \PWM_1:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \PWM_1:PWMUDB:db_cnt_1\ and not \PWM_1:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \PWM_1:PWMUDB:db_cnt_1\ and not \PWM_1:PWMUDB:db_cnt_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 61 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\D\ to tmpOE__LED5_4_net_0
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[599] = \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\[608]
Removing Rhs of wire \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[609] = \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\[618]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[668] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i\[702] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[880] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[890] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[900] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[920] = tmpOE__LED5_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[936] = zero[6]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\RPPSOC-PWM.cyprj -dcpsoc3 RPPSOC-PWM.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.319ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Wednesday, 19 October 2016 07:51:00
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\DGilliland\Documents\GitHub\LB-RPPSOC\RPPSOC-PWM.cydsn\RPPSOC-PWM.cyprj -d CY8C5267AXI-LP051 RPPSOC-PWM.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
    Removed wire end \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \PWM_1:PWMUDB:genblk7:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_431
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED5_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED5_4(0)__PA ,
            input => Net_556 ,
            pad => LED5_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_18(0)__PA ,
            fb => Net_531 ,
            pad => RP_GPIO_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_3(0)__PA ,
            input => Net_473 ,
            pad => P3_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_16(0)__PA ,
            pad => P3_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_5(0)__PA ,
            input => Net_495 ,
            pad => P3_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_7(0)__PA ,
            input => Net_506 ,
            pad => P3_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_9(0)__PA ,
            input => Net_510 ,
            pad => P3_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_11(0)__PA ,
            pad => P3_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_13(0)__PA ,
            pad => P3_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_15(0)__PA ,
            pad => P3_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P3_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P3_14(0)__PA ,
            pad => P3_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_3(0)__PA ,
            pad => P4_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_5(0)__PA ,
            pad => P4_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_7(0)__PA ,
            pad => P4_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_9(0)__PA ,
            pad => P4_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_11(0)__PA ,
            pad => P4_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_13(0)__PA ,
            pad => P4_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_15(0)__PA ,
            pad => P4_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_4(0)__PA ,
            pad => P4_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_6(0)__PA ,
            pad => P4_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_8(0)__PA ,
            pad => P4_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_10(0)__PA ,
            pad => P4_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_12(0)__PA ,
            pad => P4_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_14(0)__PA ,
            pad => P4_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_16(0)__PA ,
            pad => P4_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_18(0)__PA ,
            pad => P4_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P4_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P4_17(0)__PA ,
            pad => P4_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_17(0)__PA ,
            fb => Net_532 ,
            pad => RP_GPIO_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_27(0)__PA ,
            fb => Net_533 ,
            pad => RP_GPIO_27(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_22(0)__PA ,
            fb => Net_538 ,
            pad => RP_GPIO_22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_23(0)__PA ,
            fb => Net_534 ,
            pad => RP_GPIO_23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_24(0)__PA ,
            fb => Net_539 ,
            pad => RP_GPIO_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_25(0)__PA ,
            fb => Net_535 ,
            pad => RP_GPIO_25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_5(0)__PA ,
            fb => Net_536 ,
            pad => RP_GPIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_6(0)__PA ,
            fb => Net_546 ,
            pad => RP_GPIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_12(0)__PA ,
            fb => Net_547 ,
            pad => RP_GPIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_13(0)__PA ,
            fb => Net_548 ,
            pad => RP_GPIO_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_19(0)__PA ,
            fb => Net_549 ,
            pad => RP_GPIO_19(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_16(0)__PA ,
            fb => Net_550 ,
            pad => RP_GPIO_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_26(0)__PA ,
            fb => Net_551 ,
            pad => RP_GPIO_26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_20(0)__PA ,
            fb => Net_552 ,
            pad => RP_GPIO_20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RP_GPIO_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RP_GPIO_21(0)__PA ,
            fb => Net_553 ,
            pad => RP_GPIO_21(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_556_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_534 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_539 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_535 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_536 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
        );
        Output = Net_556_split (fanout=1)

    MacroCell: Name=Net_473, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_497 * Net_487
            + Net_497 * Net_498
        );
        Output = Net_473 (fanout=1)

    MacroCell: Name=Net_495, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_487 * !Net_503
            + Net_503 * Net_494
        );
        Output = Net_495 (fanout=1)

    MacroCell: Name=Net_506, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_487 * !Net_507
            + Net_498 * Net_507
        );
        Output = Net_506 (fanout=1)

    MacroCell: Name=Net_510, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_487 * !Net_511
            + Net_494 * Net_511
        );
        Output = Net_510 (fanout=1)

    MacroCell: Name=Net_556, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_556_split * !Net_556_split_1 * !Net_556_split_2 * 
              !Net_556_split_3
        );
        Output = Net_556 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:db_cnt_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              \PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\ * 
              \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\ * 
              \PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\ * 
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:dbcontrol_0\ * !\PWM_1:PWMUDB:db_cnt_1\ * 
              !\PWM_1:PWMUDB:db_cnt_0\
        );
        Output = \PWM_1:PWMUDB:db_cnt_0_split\ (fanout=1)

    MacroCell: Name=Net_556_split_3, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_546
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_547
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_548
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_549
        );
        Output = Net_556_split_3 (fanout=1)

    MacroCell: Name=Net_556_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_550
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_551
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_552
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_553
        );
        Output = Net_556_split_2 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=10)

    MacroCell: Name=\PWM_1:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:pwm_db_reg\ (fanout=7)

    MacroCell: Name=Net_498, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_498 (fanout=2)

    MacroCell: Name=Net_494, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_494 (fanout=2)

    MacroCell: Name=\PWM_1:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:db_ph1_run_temp\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:pwm_db_reg\ * \PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:db_ph1_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\
            + \PWM_1:PWMUDB:db_ph1_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\
        );
        Output = \PWM_1:PWMUDB:db_ph1_run_temp\ (fanout=5)

    MacroCell: Name=\PWM_1:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:cmp1_eq\ * 
              !\PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\
            + \PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\
        );
        Output = \PWM_1:PWMUDB:db_ph2_run_temp\ (fanout=5)

    MacroCell: Name=\PWM_1:PWMUDB:db_cnt_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              \PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:dbcontrol_1\ * !\PWM_1:PWMUDB:db_cnt_1\ * 
              !\PWM_1:PWMUDB:db_cnt_0\
            + \PWM_1:PWMUDB:db_cnt_1\ * \PWM_1:PWMUDB:db_cnt_0\
        );
        Output = \PWM_1:PWMUDB:db_cnt_1\ (fanout=5)

    MacroCell: Name=\PWM_1:PWMUDB:db_cnt_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\
            + \PWM_1:PWMUDB:db_cnt_0_split\
        );
        Output = \PWM_1:PWMUDB:db_cnt_0\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:cmp2_eq\ * !\PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_eq\
            + !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * !\PWM_1:PWMUDB:cmp2_eq\ * 
              !\PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_556_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_531 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_532 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_533 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_538 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
        );
        Output = Net_556_split_1 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_431 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_1:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_1:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_431 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_1 => \PWM_1:PWMUDB:status_1\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_487 ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => \Control_Reg_2:control_3\ ,
            control_2 => \Control_Reg_2:control_2\ ,
            control_1 => \Control_Reg_2:control_1\ ,
            control_0 => \Control_Reg_2:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => Net_511 ,
            control_2 => Net_507 ,
            control_1 => Net_503 ,
            control_0 => Net_497 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk7:dbctrlreg\
        PORT MAP (
            clock => Net_431 ,
            control_7 => \PWM_1:PWMUDB:dbcontrol_7\ ,
            control_6 => \PWM_1:PWMUDB:dbcontrol_6\ ,
            control_5 => \PWM_1:PWMUDB:dbcontrol_5\ ,
            control_4 => \PWM_1:PWMUDB:dbcontrol_4\ ,
            control_3 => \PWM_1:PWMUDB:dbcontrol_3\ ,
            control_2 => \PWM_1:PWMUDB:dbcontrol_2\ ,
            control_1 => \PWM_1:PWMUDB:dbcontrol_1\ ,
            control_0 => \PWM_1:PWMUDB:dbcontrol_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   45 :   27 :   72 : 62.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   23 :  169 :  192 : 11.98 %
  Unique P-terms              :   61 :  323 :  384 : 15.89 %
  Total P-terms               :   65 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.059ms
Tech mapping phase: Elapsed time ==> 0s.159ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(5)][IoId=(4)] : LED5_4(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : P3_11(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : P3_13(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : P3_14(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : P3_15(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : P3_16(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : P3_3(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : P3_5(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : P3_7(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : P3_9(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P4_10(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P4_11(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P4_12(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P4_13(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P4_14(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : P4_15(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : P4_16(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : P4_17(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : P4_18(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : P4_3(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : P4_4(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : P4_5(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : P4_6(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P4_7(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P4_8(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P4_9(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RP_GPIO_12(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RP_GPIO_13(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RP_GPIO_16(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : RP_GPIO_17(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : RP_GPIO_18(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RP_GPIO_19(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : RP_GPIO_20(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : RP_GPIO_21(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : RP_GPIO_22(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : RP_GPIO_23(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : RP_GPIO_24(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : RP_GPIO_25(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : RP_GPIO_26(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : RP_GPIO_27(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : RP_GPIO_5(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RP_GPIO_6(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.389ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.83
                   Pterms :            5.33
               Macrocells :            1.92
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 390, final cost is 390 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :      12.17 :       3.83
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_556_split, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_534 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_539 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_535 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_536 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
        );
        Output = Net_556_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_556_split_1, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_531 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_532 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_533 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
            + !Net_538 * Net_546 * Net_547 * Net_548 * Net_549 * Net_550 * 
              Net_551 * Net_552 * Net_553
        );
        Output = Net_556_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_1:PWMUDB:genblk7:dbctrlreg\
    PORT MAP (
        clock => Net_431 ,
        control_7 => \PWM_1:PWMUDB:dbcontrol_7\ ,
        control_6 => \PWM_1:PWMUDB:dbcontrol_6\ ,
        control_5 => \PWM_1:PWMUDB:dbcontrol_5\ ,
        control_4 => \PWM_1:PWMUDB:dbcontrol_4\ ,
        control_3 => \PWM_1:PWMUDB:dbcontrol_3\ ,
        control_2 => \PWM_1:PWMUDB:dbcontrol_2\ ,
        control_1 => \PWM_1:PWMUDB:dbcontrol_1\ ,
        control_0 => \PWM_1:PWMUDB:dbcontrol_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:db_cnt_0_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              \PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\ * 
              \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\ * 
              \PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\ * 
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:dbcontrol_0\ * !\PWM_1:PWMUDB:db_cnt_1\ * 
              !\PWM_1:PWMUDB:db_cnt_0\
        );
        Output = \PWM_1:PWMUDB:db_cnt_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:db_cnt_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              \PWM_1:PWMUDB:cmp1_less\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\ * 
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:dbcontrol_1\ * !\PWM_1:PWMUDB:db_cnt_1\ * 
              !\PWM_1:PWMUDB:db_cnt_0\
            + \PWM_1:PWMUDB:db_cnt_1\ * \PWM_1:PWMUDB:db_cnt_0\
        );
        Output = \PWM_1:PWMUDB:db_cnt_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:db_cnt_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\
            + \PWM_1:PWMUDB:db_cnt_0_split\
        );
        Output = \PWM_1:PWMUDB:db_cnt_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_556_split_3, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_546
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_547
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_548
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_549
        );
        Output = Net_556_split_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_556_split_2, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_550
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_551
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_552
            + Net_531 * Net_532 * Net_533 * Net_538 * Net_534 * Net_539 * 
              Net_535 * Net_536 * !Net_553
        );
        Output = Net_556_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=10)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:pwm_db_reg\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_eq\
            + !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_473, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_497 * Net_487
            + Net_497 * Net_498
        );
        Output = Net_473 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_510, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_487 * !Net_511
            + Net_494 * Net_511
        );
        Output = Net_510 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_431 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_1 => \PWM_1:PWMUDB:status_1\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_487 ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => \Control_Reg_2:control_3\ ,
        control_2 => \Control_Reg_2:control_2\ ,
        control_1 => \Control_Reg_2:control_1\ ,
        control_0 => \Control_Reg_2:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:cmp1_eq\ * 
              !\PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\
            + \PWM_1:PWMUDB:db_ph2_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\
        );
        Output = \PWM_1:PWMUDB:db_ph2_run_temp\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_494, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph2_run_temp\
            + !\PWM_1:PWMUDB:pwm_db_reg\ * !\PWM_1:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_494 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:db_ph1_run_temp\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * !\PWM_1:PWMUDB:pwm_db_reg\ * 
              \PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:pwm_db_reg\ * \PWM_1:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
            + \PWM_1:PWMUDB:db_ph1_run_temp\ * \PWM_1:PWMUDB:db_cnt_1\
            + \PWM_1:PWMUDB:db_ph1_run_temp\ * \PWM_1:PWMUDB:db_cnt_0\
        );
        Output = \PWM_1:PWMUDB:db_ph1_run_temp\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_498, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:pwm_db_reg\ * 
              !\PWM_1:PWMUDB:db_ph1_run_temp\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_498 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_431 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_1:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_1:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_556, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_556_split * !Net_556_split_1 * !Net_556_split_2 * 
              !Net_556_split_3
        );
        Output = Net_556 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_506, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_487 * !Net_507
            + Net_498 * Net_507
        );
        Output = Net_506 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:cmp2_eq\ * !\PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_495, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_487 * !Net_503
            + Net_503 * Net_494
        );
        Output = Net_495 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_431) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * !\PWM_1:PWMUDB:cmp2_eq\ * 
              !\PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => Net_511 ,
        control_2 => Net_507 ,
        control_1 => Net_503 ,
        control_0 => Net_497 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P4_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_7(0)__PA ,
        pad => P4_7(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P4_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_8(0)__PA ,
        pad => P4_8(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_9(0)__PA ,
        pad => P4_9(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_10(0)__PA ,
        pad => P4_10(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P4_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_11(0)__PA ,
        pad => P4_11(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P4_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_12(0)__PA ,
        pad => P4_12(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P4_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_13(0)__PA ,
        pad => P4_13(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P4_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_14(0)__PA ,
        pad => P4_14(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = RP_GPIO_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_27(0)__PA ,
        fb => Net_533 ,
        pad => RP_GPIO_27(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_18(0)__PA ,
        fb => Net_531 ,
        pad => RP_GPIO_18(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RP_GPIO_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_17(0)__PA ,
        fb => Net_532 ,
        pad => RP_GPIO_17(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = RP_GPIO_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_21(0)__PA ,
        fb => Net_553 ,
        pad => RP_GPIO_21(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RP_GPIO_26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_26(0)__PA ,
        fb => Net_551 ,
        pad => RP_GPIO_26(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RP_GPIO_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_20(0)__PA ,
        fb => Net_552 ,
        pad => RP_GPIO_20(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RP_GPIO_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_19(0)__PA ,
        fb => Net_549 ,
        pad => RP_GPIO_19(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RP_GPIO_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_16(0)__PA ,
        fb => Net_550 ,
        pad => RP_GPIO_16(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RP_GPIO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_13(0)__PA ,
        fb => Net_548 ,
        pad => RP_GPIO_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_12(0)__PA ,
        fb => Net_547 ,
        pad => RP_GPIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RP_GPIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_6(0)__PA ,
        fb => Net_546 ,
        pad => RP_GPIO_6(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = P3_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_5(0)__PA ,
        input => Net_495 ,
        pad => P3_5(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P3_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_7(0)__PA ,
        input => Net_506 ,
        pad => P3_7(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P3_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_9(0)__PA ,
        input => Net_510 ,
        pad => P3_9(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P3_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_11(0)__PA ,
        pad => P3_11(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = P4_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_5(0)__PA ,
        pad => P4_5(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P4_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_6(0)__PA ,
        pad => P4_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_15(0)__PA ,
        pad => P4_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_16(0)__PA ,
        pad => P4_16(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P4_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_17(0)__PA ,
        pad => P4_17(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P4_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_18(0)__PA ,
        pad => P4_18(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = RP_GPIO_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_25(0)__PA ,
        fb => Net_535 ,
        pad => RP_GPIO_25(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RP_GPIO_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_24(0)__PA ,
        fb => Net_539 ,
        pad => RP_GPIO_24(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RP_GPIO_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_23(0)__PA ,
        fb => Net_534 ,
        pad => RP_GPIO_23(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RP_GPIO_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_22(0)__PA ,
        fb => Net_538 ,
        pad => RP_GPIO_22(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED5_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED5_4(0)__PA ,
        input => Net_556 ,
        pad => LED5_4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RP_GPIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RP_GPIO_5(0)__PA ,
        fb => Net_536 ,
        pad => RP_GPIO_5(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = P3_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_13(0)__PA ,
        pad => P3_13(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P3_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_14(0)__PA ,
        pad => P3_14(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P4_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_3(0)__PA ,
        pad => P4_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P4_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P4_4(0)__PA ,
        pad => P4_4(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = P3_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_3(0)__PA ,
        input => Net_473 ,
        pad => P3_3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P3_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_15(0)__PA ,
        pad => P3_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P3_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P3_16(0)__PA ,
        pad => P3_16(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_431 ,
            dclk_0 => Net_431_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       P4_7(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       P4_8(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       P4_9(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      P4_10(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      P4_11(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      P4_12(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |      P4_13(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      P4_14(0) | 
-----+-----+-------+-----------+------------------+---------------+------------
   1 |   5 |     * |      NONE |      RES_PULL_UP | RP_GPIO_27(0) | FB(Net_533)
     |   6 |     * |      NONE |      RES_PULL_UP | RP_GPIO_18(0) | FB(Net_531)
     |   7 |     * |      NONE |      RES_PULL_UP | RP_GPIO_17(0) | FB(Net_532)
-----+-----+-------+-----------+------------------+---------------+------------
   2 |   0 |     * |      NONE |      RES_PULL_UP | RP_GPIO_21(0) | FB(Net_553)
     |   1 |     * |      NONE |      RES_PULL_UP | RP_GPIO_26(0) | FB(Net_551)
     |   2 |     * |      NONE |      RES_PULL_UP | RP_GPIO_20(0) | FB(Net_552)
     |   3 |     * |      NONE |      RES_PULL_UP | RP_GPIO_19(0) | FB(Net_549)
     |   4 |     * |      NONE |      RES_PULL_UP | RP_GPIO_16(0) | FB(Net_550)
     |   5 |     * |      NONE |      RES_PULL_UP | RP_GPIO_13(0) | FB(Net_548)
     |   6 |     * |      NONE |      RES_PULL_UP | RP_GPIO_12(0) | FB(Net_547)
     |   7 |     * |      NONE | RES_PULL_UP_DOWN |  RP_GPIO_6(0) | FB(Net_546)
-----+-----+-------+-----------+------------------+---------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |       P3_5(0) | In(Net_495)
     |   2 |     * |      NONE |         CMOS_OUT |       P3_7(0) | In(Net_506)
     |   4 |     * |      NONE |         CMOS_OUT |       P3_9(0) | In(Net_510)
     |   6 |     * |      NONE |         CMOS_OUT |      P3_11(0) | 
-----+-----+-------+-----------+------------------+---------------+------------
   4 |   0 |     * |      NONE |         CMOS_OUT |       P4_5(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       P4_6(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      P4_15(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      P4_16(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      P4_17(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      P4_18(0) | 
-----+-----+-------+-----------+------------------+---------------+------------
   5 |   0 |     * |      NONE |      RES_PULL_UP | RP_GPIO_25(0) | FB(Net_535)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | RP_GPIO_24(0) | FB(Net_539)
     |   2 |     * |      NONE |      RES_PULL_UP | RP_GPIO_23(0) | FB(Net_534)
     |   3 |     * |      NONE |      RES_PULL_UP | RP_GPIO_22(0) | FB(Net_538)
     |   4 |     * |      NONE |         CMOS_OUT |     LED5_4(0) | In(Net_556)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  RP_GPIO_5(0) | FB(Net_536)
-----+-----+-------+-----------+------------------+---------------+------------
  12 |   0 |     * |      NONE |         CMOS_OUT |      P3_13(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      P3_14(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       P4_3(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       P4_4(0) | 
-----+-----+-------+-----------+------------------+---------------+------------
  15 |   0 |     * |      NONE |         CMOS_OUT |       P3_3(0) | In(Net_473)
     |   2 |     * |      NONE |         CMOS_OUT |      P3_15(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      P3_16(0) | 
-------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.009ms
Digital Placement phase: Elapsed time ==> 1s.151ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.669ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RPPSOC-PWM_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.389ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.411ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.451ms
API generation phase: Elapsed time ==> 1s.559ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.000ms
