{{1 INOUT Src_rsc_singleport_data_out 0 INOUT clk 8.515} {2 INOUT Comp_rsc_singleport_data_out 0 INOUT clk 8.562} {4 INOUT Vga_rsc_singleport_data_out 0 INOUT clk 8.705} {0 INOUT start 0 INOUT clk 3.817} {5 IN nblevels_rsc_z 0 INOUT clk 0.000} {6 IN change_mode_rsc_z 0 INOUT clk 0.000}} {{0 INOUT clk 0 INOUT clk 232.142}} {{0 INOUT clk 1 INOUT Src_rsc_singleport_data_in 6.582} {0 INOUT clk 1 INOUT Src_rsc_singleport_addr 9.896} {0 INOUT clk 1 INOUT Src_rsc_singleport_re 3.992} {0 INOUT clk 1 INOUT Src_rsc_singleport_we 3.992} {0 INOUT clk 2 INOUT Comp_rsc_singleport_data_in 6.047} {0 INOUT clk 2 INOUT Comp_rsc_singleport_addr 12.832} {0 INOUT clk 2 INOUT Comp_rsc_singleport_re 9.845} {0 INOUT clk 2 INOUT Comp_rsc_singleport_we 9.847} {0 INOUT clk 4 INOUT Vga_rsc_singleport_data_in 6.582} {0 INOUT clk 4 INOUT Vga_rsc_singleport_addr 12.832} {0 INOUT clk 4 INOUT Vga_rsc_singleport_re 9.834} {0 INOUT clk 4 INOUT Vga_rsc_singleport_we 9.834} {0 INOUT clk 0 INOUT done 1.048} {0 INOUT clk 1 INOUT Src_triosy_lz 1.048} {0 INOUT clk 2 INOUT Comp_triosy_lz 1.048} {0 INOUT clk 4 INOUT Vga_triosy_lz 1.048} {0 INOUT clk 5 IN nblevels_triosy_lz 1.048} {0 INOUT clk 6 IN change_mode_triosy_lz 1.048} {0 INOUT clk 7 OUT Main_Comp_Decomp_tot_Main_Fonction_return_triosy_lz 1.048}} {{0 INOUT start 1 INOUT Src_rsc_singleport_re 2.549} {0 INOUT start 1 INOUT Src_rsc_singleport_we 2.549} {0 INOUT start 2 INOUT Comp_rsc_singleport_re 2.549} {0 INOUT start 2 INOUT Comp_rsc_singleport_we 2.549} {0 INOUT start 4 INOUT Vga_rsc_singleport_re 2.549} {0 INOUT start 4 INOUT Vga_rsc_singleport_we 2.549} {1 INOUT Src_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_data_in 4.717} {1 INOUT Src_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_addr 8.059} {1 INOUT Src_rsc_singleport_data_out 2 INOUT Comp_rsc_singleport_data_in 4.210} {1 INOUT Src_rsc_singleport_data_out 4 INOUT Vga_rsc_singleport_data_in 4.717} {2 INOUT Comp_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_data_in 5.113} {2 INOUT Comp_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_addr 8.106} {2 INOUT Comp_rsc_singleport_data_out 2 INOUT Comp_rsc_singleport_data_in 4.257} {2 INOUT Comp_rsc_singleport_data_out 4 INOUT Vga_rsc_singleport_data_in 5.113} {4 INOUT Vga_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_data_in 5.256} {4 INOUT Vga_rsc_singleport_data_out 1 INOUT Src_rsc_singleport_addr 8.249} {4 INOUT Vga_rsc_singleport_data_out 2 INOUT Comp_rsc_singleport_data_in 4.400} {4 INOUT Vga_rsc_singleport_data_out 4 INOUT Vga_rsc_singleport_data_in 5.256}} {}
