

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Thu Dec 17 23:12:27 2020

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4580
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4580 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _SSPBUF	set	4041
    49  0000                     _PORTD	set	3971
    50  0000                     _SSPCON1	set	4038
    51  0000                     _SSPSTAT	set	4039
    52  0000                     _TRISD	set	3989
    53  0000                     _TRISC	set	3988
    54  0000                     _SSPIF	set	31987
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59  007F64                     __pcinit:
    60                           	callstack 0
    61  007F64                     start_initialization:
    62                           	callstack 0
    63  007F64                     __initialization:
    64                           	callstack 0
    65  007F64                     end_of_initialization:
    66                           	callstack 0
    67  007F64                     __end_of__initialization:
    68                           	callstack 0
    69  007F64  0100               	movlb	0
    70  007F66  EFB5  F03F         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73  000001                     __pcstackCOMRAM:
    74                           	callstack 0
    75  000001                     delay@d:
    76                           	callstack 0
    77                           
    78                           ; 2 bytes @ 0x0
    79  000001                     	ds	2
    80  000003                     ??_delay:
    81                           
    82                           ; 1 bytes @ 0x2
    83  000003                     	ds	1
    84  000004                     delay@i:
    85                           	callstack 0
    86                           
    87                           ; 2 bytes @ 0x3
    88  000004                     	ds	2
    89  000006                     delay@j:
    90                           	callstack 0
    91                           
    92                           ; 2 bytes @ 0x5
    93  000006                     	ds	2
    94  000008                     
    95                           ; 1 bytes @ 0x7
    96 ;;
    97 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    98 ;;
    99 ;; *************** function _main *****************
   100 ;; Defined at:
   101 ;;		line 12 in file "spislavee.c"
   102 ;; Parameters:    Size  Location     Type
   103 ;;		None
   104 ;; Auto vars:     Size  Location     Type
   105 ;;		None
   106 ;; Return value:  Size  Location     Type
   107 ;;                  1    wreg      void 
   108 ;; Registers used:
   109 ;;		wreg, status,2, status,0, cstack
   110 ;; Tracked objects:
   111 ;;		On entry : 0/0
   112 ;;		On exit  : 0/0
   113 ;;		Unchanged: 0/0
   114 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   115 ;;      Params:         0       0       0       0       0       0       0
   116 ;;      Locals:         0       0       0       0       0       0       0
   117 ;;      Temps:          0       0       0       0       0       0       0
   118 ;;      Totals:         0       0       0       0       0       0       0
   119 ;;Total ram usage:        0 bytes
   120 ;; Hardware stack levels required when called:    1
   121 ;; This function calls:
   122 ;;		_delay
   123 ;; This function is called by:
   124 ;;		Startup code after reset
   125 ;; This function uses a non-reentrant model
   126 ;;
   127                           
   128                           	psect	text0
   129  007F6A                     __ptext0:
   130                           	callstack 0
   131  007F6A                     _main:
   132                           	callstack 30
   133  007F6A                     
   134                           ;spislavee.c: 13:     TRISC=0x18;
   135  007F6A  0E18               	movlw	24
   136  007F6C  6E94               	movwf	148,c	;volatile
   137                           
   138                           ;spislavee.c: 14:     TRISD=0x00;
   139  007F6E  0E00               	movlw	0
   140  007F70  6E95               	movwf	149,c	;volatile
   141                           
   142                           ;spislavee.c: 15:     SSPSTAT=0x80;
   143  007F72  0E80               	movlw	128
   144  007F74  6EC7               	movwf	199,c	;volatile
   145                           
   146                           ;spislavee.c: 16:     SSPCON1=0x24;
   147  007F76  0E24               	movlw	36
   148  007F78  6EC6               	movwf	198,c	;volatile
   149  007F7A                     l22:
   150  007F7A  A69E               	btfss	3998,3,c	;volatile
   151  007F7C  EFC2  F03F         	goto	u61
   152  007F80  EFC4  F03F         	goto	u60
   153  007F84                     u61:
   154  007F84  EFBD  F03F         	goto	l22
   155  007F88                     u60:
   156  007F88                     
   157                           ;spislavee.c: 19:         SSPIF=0;
   158  007F88  969E               	bcf	3998,3,c	;volatile
   159                           
   160                           ;spislavee.c: 20:         PORTD=SSPBUF;
   161  007F8A  CFC9 FF83          	movff	4041,3971	;volatile
   162  007F8E                     
   163                           ;spislavee.c: 21:         delay(500);
   164  007F8E  0E01               	movlw	1
   165  007F90  6E02               	movwf	(delay@d+1)^0,c
   166  007F92  0EF4               	movlw	244
   167  007F94  6E01               	movwf	delay@d^0,c
   168  007F96  ECD1  F03F         	call	_delay	;wreg free
   169  007F9A  EFBD  F03F         	goto	l22
   170  007F9E  EF00  F000         	goto	start
   171  007FA2                     __end_of_main:
   172                           	callstack 0
   173                           
   174 ;; *************** function _delay *****************
   175 ;; Defined at:
   176 ;;		line 24 in file "spislavee.c"
   177 ;; Parameters:    Size  Location     Type
   178 ;;  d               2    0[COMRAM] int 
   179 ;; Auto vars:     Size  Location     Type
   180 ;;  j               2    5[COMRAM] int 
   181 ;;  i               2    3[COMRAM] int 
   182 ;; Return value:  Size  Location     Type
   183 ;;                  1    wreg      void 
   184 ;; Registers used:
   185 ;;		wreg, status,2, status,0
   186 ;; Tracked objects:
   187 ;;		On entry : 0/0
   188 ;;		On exit  : 0/0
   189 ;;		Unchanged: 0/0
   190 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   191 ;;      Params:         2       0       0       0       0       0       0
   192 ;;      Locals:         4       0       0       0       0       0       0
   193 ;;      Temps:          1       0       0       0       0       0       0
   194 ;;      Totals:         7       0       0       0       0       0       0
   195 ;;Total ram usage:        7 bytes
   196 ;; Hardware stack levels used:    1
   197 ;; This function calls:
   198 ;;		Nothing
   199 ;; This function is called by:
   200 ;;		_main
   201 ;; This function uses a non-reentrant model
   202 ;;
   203                           
   204                           	psect	text1
   205  007FA2                     __ptext1:
   206                           	callstack 0
   207  007FA2                     _delay:
   208                           	callstack 30
   209  007FA2                     
   210                           ;spislavee.c: 24: void delay(int d);spislavee.c: 25: {;spislavee.c: 26:     int i,j;;spi
      +                          slavee.c: 27:     for(i=0;i<d;i++)
   211  007FA2  0E00               	movlw	0
   212  007FA4  6E05               	movwf	(delay@i+1)^0,c
   213  007FA6  0E00               	movlw	0
   214  007FA8  6E04               	movwf	delay@i^0,c
   215  007FAA  EFF0  F03F         	goto	l738
   216  007FAE                     l730:
   217                           
   218                           ;spislavee.c: 28:     {;spislavee.c: 29:         for(j=0;j<d;j++);}}
   219  007FAE  0E00               	movlw	0
   220  007FB0  6E07               	movwf	(delay@j+1)^0,c
   221  007FB2  0E00               	movlw	0
   222  007FB4  6E06               	movwf	delay@j^0,c
   223  007FB6  EFDF  F03F         	goto	l734
   224  007FBA                     l732:
   225  007FBA  4A06               	infsnz	delay@j^0,f,c
   226  007FBC  2A07               	incf	(delay@j+1)^0,f,c
   227  007FBE                     l734:
   228  007FBE  5001               	movf	delay@d^0,w,c
   229  007FC0  5C06               	subwf	delay@j^0,w,c
   230  007FC2  5007               	movf	(delay@j+1)^0,w,c
   231  007FC4  0A80               	xorlw	128
   232  007FC6  6E03               	movwf	??_delay^0,c
   233  007FC8  5002               	movf	(delay@d+1)^0,w,c
   234  007FCA  0A80               	xorlw	128
   235  007FCC  5803               	subwfb	??_delay^0,w,c
   236  007FCE  A0D8               	btfss	status,0,c
   237  007FD0  EFEC  F03F         	goto	u41
   238  007FD4  EFEE  F03F         	goto	u40
   239  007FD8                     u41:
   240  007FD8  EFDD  F03F         	goto	l732
   241  007FDC                     u40:
   242  007FDC  4A04               	infsnz	delay@i^0,f,c
   243  007FDE  2A05               	incf	(delay@i+1)^0,f,c
   244  007FE0                     l738:
   245  007FE0  5001               	movf	delay@d^0,w,c
   246  007FE2  5C04               	subwf	delay@i^0,w,c
   247  007FE4  5005               	movf	(delay@i+1)^0,w,c
   248  007FE6  0A80               	xorlw	128
   249  007FE8  6E03               	movwf	??_delay^0,c
   250  007FEA  5002               	movf	(delay@d+1)^0,w,c
   251  007FEC  0A80               	xorlw	128
   252  007FEE  5803               	subwfb	??_delay^0,w,c
   253  007FF0  A0D8               	btfss	status,0,c
   254  007FF2  EFFD  F03F         	goto	u51
   255  007FF6  EFFF  F03F         	goto	u50
   256  007FFA                     u51:
   257  007FFA  EFD7  F03F         	goto	l730
   258  007FFE                     u50:
   259  007FFE  0012               	return		;funcret
   260  008000                     __end_of_delay:
   261                           	callstack 0
   262  0000                     
   263                           	psect	rparam
   264  0000                     
   265                           	psect	idloc
   266                           
   267                           ;Config register IDLOC0 @ 0x200000
   268                           ;	unspecified, using default values
   269  200000                     	org	2097152
   270  200000  FF                 	db	255
   271                           
   272                           ;Config register IDLOC1 @ 0x200001
   273                           ;	unspecified, using default values
   274  200001                     	org	2097153
   275  200001  FF                 	db	255
   276                           
   277                           ;Config register IDLOC2 @ 0x200002
   278                           ;	unspecified, using default values
   279  200002                     	org	2097154
   280  200002  FF                 	db	255
   281                           
   282                           ;Config register IDLOC3 @ 0x200003
   283                           ;	unspecified, using default values
   284  200003                     	org	2097155
   285  200003  FF                 	db	255
   286                           
   287                           ;Config register IDLOC4 @ 0x200004
   288                           ;	unspecified, using default values
   289  200004                     	org	2097156
   290  200004  FF                 	db	255
   291                           
   292                           ;Config register IDLOC5 @ 0x200005
   293                           ;	unspecified, using default values
   294  200005                     	org	2097157
   295  200005  FF                 	db	255
   296                           
   297                           ;Config register IDLOC6 @ 0x200006
   298                           ;	unspecified, using default values
   299  200006                     	org	2097158
   300  200006  FF                 	db	255
   301                           
   302                           ;Config register IDLOC7 @ 0x200007
   303                           ;	unspecified, using default values
   304  200007                     	org	2097159
   305  200007  FF                 	db	255
   306                           
   307                           	psect	config
   308                           
   309                           ; Padding undefined space
   310  300000                     	org	3145728
   311  300000  FF                 	db	255
   312                           
   313                           ;Config register CONFIG1H @ 0x300001
   314                           ;	unspecified, using default values
   315                           ;	Oscillator Selection bits
   316                           ;	OSC = 0x7, unprogrammed default
   317                           ;	Fail-Safe Clock Monitor Enable bit
   318                           ;	FCMEN = 0x0, unprogrammed default
   319                           ;	Internal/External Oscillator Switchover bit
   320                           ;	IESO = 0x0, unprogrammed default
   321  300001                     	org	3145729
   322  300001  07                 	db	7
   323                           
   324                           ;Config register CONFIG2L @ 0x300002
   325                           ;	unspecified, using default values
   326                           ;	Power-up Timer Enable bit
   327                           ;	PWRT = 0x1, unprogrammed default
   328                           ;	Brown-out Reset Enable bits
   329                           ;	BOREN = 0x3, unprogrammed default
   330                           ;	Brown-out Reset Voltage bits
   331                           ;	BORV = 0x3, unprogrammed default
   332  300002                     	org	3145730
   333  300002  1F                 	db	31
   334                           
   335                           ;Config register CONFIG2H @ 0x300003
   336                           ;	unspecified, using default values
   337                           ;	Watchdog Timer Enable bit
   338                           ;	WDT = 0x1, unprogrammed default
   339                           ;	Watchdog Timer Postscale Select bits
   340                           ;	WDTPS = 0xF, unprogrammed default
   341  300003                     	org	3145731
   342  300003  1F                 	db	31
   343                           
   344                           ; Padding undefined space
   345  300004                     	org	3145732
   346  300004  FF                 	db	255
   347                           
   348                           ;Config register CONFIG3H @ 0x300005
   349                           ;	unspecified, using default values
   350                           ;	PORTB A/D Enable bit
   351                           ;	PBADEN = 0x1, unprogrammed default
   352                           ;	Low-Power Timer 1 Oscillator Enable bit
   353                           ;	LPT1OSC = 0x0, unprogrammed default
   354                           ;	MCLR Pin Enable bit
   355                           ;	MCLRE = 0x1, unprogrammed default
   356  300005                     	org	3145733
   357  300005  82                 	db	130
   358                           
   359                           ;Config register CONFIG4L @ 0x300006
   360                           ;	unspecified, using default values
   361                           ;	Stack Full/Underflow Reset Enable bit
   362                           ;	STVREN = 0x1, unprogrammed default
   363                           ;	Single-Supply ICSP Enable bit
   364                           ;	LVP = 0x1, unprogrammed default
   365                           ;	Boot Block Size Select bit
   366                           ;	BBSIZ = 0x0, unprogrammed default
   367                           ;	Extended Instruction Set Enable bit
   368                           ;	XINST = 0x0, unprogrammed default
   369                           ;	Background Debugger Enable bit
   370                           ;	DEBUG = 0x1, unprogrammed default
   371  300006                     	org	3145734
   372  300006  85                 	db	133
   373                           
   374                           ; Padding undefined space
   375  300007                     	org	3145735
   376  300007  FF                 	db	255
   377                           
   378                           ;Config register CONFIG5L @ 0x300008
   379                           ;	unspecified, using default values
   380                           ;	Code Protection bit
   381                           ;	CP0 = 0x1, unprogrammed default
   382                           ;	Code Protection bit
   383                           ;	CP1 = 0x1, unprogrammed default
   384                           ;	Code Protection bit
   385                           ;	CP2 = 0x1, unprogrammed default
   386                           ;	Code Protection bit
   387                           ;	CP3 = 0x1, unprogrammed default
   388  300008                     	org	3145736
   389  300008  0F                 	db	15
   390                           
   391                           ;Config register CONFIG5H @ 0x300009
   392                           ;	unspecified, using default values
   393                           ;	Boot Block Code Protection bit
   394                           ;	CPB = 0x1, unprogrammed default
   395                           ;	Data EEPROM Code Protection bit
   396                           ;	CPD = 0x1, unprogrammed default
   397  300009                     	org	3145737
   398  300009  C0                 	db	192
   399                           
   400                           ;Config register CONFIG6L @ 0x30000A
   401                           ;	unspecified, using default values
   402                           ;	Write Protection bit
   403                           ;	WRT0 = 0x1, unprogrammed default
   404                           ;	Write Protection bit
   405                           ;	WRT1 = 0x1, unprogrammed default
   406                           ;	Write Protection bit
   407                           ;	WRT2 = 0x1, unprogrammed default
   408                           ;	Write Protection bit
   409                           ;	WRT3 = 0x1, unprogrammed default
   410  30000A                     	org	3145738
   411  30000A  0F                 	db	15
   412                           
   413                           ;Config register CONFIG6H @ 0x30000B
   414                           ;	unspecified, using default values
   415                           ;	Configuration Register Write Protection bit
   416                           ;	WRTC = 0x1, unprogrammed default
   417                           ;	Boot Block Write Protection bit
   418                           ;	WRTB = 0x1, unprogrammed default
   419                           ;	Data EEPROM Write Protection bit
   420                           ;	WRTD = 0x1, unprogrammed default
   421  30000B                     	org	3145739
   422  30000B  E0                 	db	224
   423                           
   424                           ;Config register CONFIG7L @ 0x30000C
   425                           ;	unspecified, using default values
   426                           ;	Table Read Protection bit
   427                           ;	EBTR0 = 0x1, unprogrammed default
   428                           ;	Table Read Protection bit
   429                           ;	EBTR1 = 0x1, unprogrammed default
   430                           ;	Table Read Protection bit
   431                           ;	EBTR2 = 0x1, unprogrammed default
   432                           ;	Table Read Protection bit
   433                           ;	EBTR3 = 0x1, unprogrammed default
   434  30000C                     	org	3145740
   435  30000C  0F                 	db	15
   436                           
   437                           ;Config register CONFIG7H @ 0x30000D
   438                           ;	unspecified, using default values
   439                           ;	Boot Block Table Read Protection bit
   440                           ;	EBTRB = 0x1, unprogrammed default
   441  30000D                     	org	3145741
   442  30000D  40                 	db	64
   443                           tosu	equ	0xFFF
   444                           tosh	equ	0xFFE
   445                           tosl	equ	0xFFD
   446                           stkptr	equ	0xFFC
   447                           pclatu	equ	0xFFB
   448                           pclath	equ	0xFFA
   449                           pcl	equ	0xFF9
   450                           tblptru	equ	0xFF8
   451                           tblptrh	equ	0xFF7
   452                           tblptrl	equ	0xFF6
   453                           tablat	equ	0xFF5
   454                           prodh	equ	0xFF4
   455                           prodl	equ	0xFF3
   456                           indf0	equ	0xFEF
   457                           postinc0	equ	0xFEE
   458                           postdec0	equ	0xFED
   459                           preinc0	equ	0xFEC
   460                           plusw0	equ	0xFEB
   461                           fsr0h	equ	0xFEA
   462                           fsr0l	equ	0xFE9
   463                           wreg	equ	0xFE8
   464                           indf1	equ	0xFE7
   465                           postinc1	equ	0xFE6
   466                           postdec1	equ	0xFE5
   467                           preinc1	equ	0xFE4
   468                           plusw1	equ	0xFE3
   469                           fsr1h	equ	0xFE2
   470                           fsr1l	equ	0xFE1
   471                           bsr	equ	0xFE0
   472                           indf2	equ	0xFDF
   473                           postinc2	equ	0xFDE
   474                           postdec2	equ	0xFDD
   475                           preinc2	equ	0xFDC
   476                           plusw2	equ	0xFDB
   477                           fsr2h	equ	0xFDA
   478                           fsr2l	equ	0xFD9
   479                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      7       7
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     168
                              _delay
 ---------------------------------------------------------------------------------
 (1) _delay                                                7     5      2     168
                                              0 COMRAM     7     5      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      7       7       1        7.4%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BIGRAM             5FF      0       0      16        0.0%
DATA                 0      0       0      17        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Thu Dec 17 23:12:27 2020

                     l22 7F7A                       l24 7F88                       l36 7FFE  
                     u40 7FDC                       u41 7FD8                       u50 7FFE  
                     u51 7FFA                       u60 7F88                       u61 7F84  
                    l730 7FAE                      l732 7FBA                      l740 7F6A  
                    l734 7FBE                      l742 7F8E                      l736 7FDC  
                    l728 7FA2                      l738 7FE0                     _main 7F6A  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTD 000F83                    _TRISC 000F94                    _TRISD 000F95  
                  _SSPIF 007CF3                    _delay 7FA2                    status 000FD8  
        __initialization 7F64             __end_of_main 7FA2                   ??_main 0008  
          __activetblptr 000000                   ?_delay 0001                   _SSPBUF 000FC9  
                 delay@d 0001                   delay@i 0004                   delay@j 0006  
             __accesstop 0060  __end_of__initialization 7F64            ___rparam_used 000001  
         __pcstackCOMRAM 0001            __end_of_delay 8000                  ??_delay 0003  
                _SSPCON1 000FC6                  _SSPSTAT 000FC7                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F64                  __ramtop 0600  
                __ptext0 7F6A                  __ptext1 7FA2     end_of_initialization 7F64  
    start_initialization 7F64           __size_of_delay 005E                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0038  
