// Seed: 1445590367
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd40
) (
    input  tri0 _id_0,
    input  wire id_1,
    output wand id_2
);
  wire [{  id_0  {  -1 'd0 }  } : 1 'h0] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd54,
    parameter id_17 = 32'd99,
    parameter id_18 = 32'd32,
    parameter id_7  = 32'd60,
    parameter id_8  = 32'd76
) (
    input  tri1  id_0,
    input  tri   id_1,
    output tri   id_2,
    output logic id_3,
    output wand  id_4,
    input  wire  id_5,
    output wire  id_6,
    input  tri   _id_7,
    output tri0  _id_8,
    output tri   id_9,
    input  tri0  id_10,
    input  uwire _id_11
);
  wire id_13, id_14[!  id_7 : id_8];
  reg id_15[id_11 : 1  ===  id_11], id_16, _id_17, _id_18;
  module_0 modCall_1 ();
  assign id_15 = id_16;
  always id_3 <= 1'd0;
  logic id_19;
  always @(*) $unsigned(77);
  ;
  assign id_9 = -1;
  wire [id_17 : id_18] id_20;
  initial begin : LABEL_0
    begin : LABEL_1
      id_16 = 1;
    end
  end
  wire id_21;
  wire id_22;
  assign id_3 = -1;
  assign id_3 = 1;
endmodule
