set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {YL_7SegmentDecoder.vo YL_7SegmentDecoder_v.sdo}}
	{{"Fast Model"} {YL_7SegmentDecoder_fast.vo YL_7SegmentDecoder_v_fast.sdo}}
}
