===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.7676 seconds

  ----Wall Time----  ----Name----
    4.0504 ( 11.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.3489 (  9.4%)    Parse modules
    0.6749 (  1.9%)    Verify circuit
   20.5506 ( 57.5%)  'firrtl.circuit' Pipeline
    0.6444 (  1.8%)    LowerFIRRTLAnnotations
    0.0693 (  0.2%)    LowerIntrinsics
    0.0693 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.2543 (  6.3%)    'firrtl.module' Pipeline
    0.7305 (  2.0%)      DropName
    1.5238 (  4.3%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0675 (  0.2%)    'firrtl.module' Pipeline
    0.0675 (  0.2%)      LowerCHIRRTLPass
    0.1291 (  0.4%)    InferWidths
    0.6371 (  1.8%)    MemToRegOfVec
    0.8892 (  2.5%)    InferResets
    0.0671 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0860 (  0.2%)    WireDFT
    0.5586 (  1.6%)    'firrtl.module' Pipeline
    0.5586 (  1.6%)      FlattenMemory
    0.7839 (  2.2%)    LowerFIRRTLTypes
    0.8237 (  2.3%)    'firrtl.module' Pipeline
    0.7865 (  2.2%)      ExpandWhens
    0.0371 (  0.1%)      SFCCompat
    0.7779 (  2.2%)    Inliner
    0.8551 (  2.4%)    'firrtl.module' Pipeline
    0.8551 (  2.4%)      RandomizeRegisterInit
    0.4311 (  1.2%)    CheckCombCycles
    0.0672 (  0.2%)      (A) circt::firrtl::InstanceGraph
    7.5762 ( 21.2%)    'firrtl.module' Pipeline
    7.1377 ( 20.0%)      Canonicalizer
    0.4385 (  1.2%)      InferReadWrite
    0.1780 (  0.5%)    PrefixModules
    0.0776 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.1573 (  3.2%)    IMConstProp
    0.0760 (  0.2%)    AddSeqMemPorts
    0.0759 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4698 (  1.3%)    CreateSiFiveMetadata
    0.0381 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.6377 (  1.8%)    SymbolDCE
    0.0727 (  0.2%)    BlackBoxReader
    0.0727 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3693 (  1.0%)    'firrtl.module' Pipeline
    0.3693 (  1.0%)      DropName
    0.5754 (  1.6%)  InnerSymbolDCE
    6.0875 ( 17.0%)  'firrtl.circuit' Pipeline
    5.0470 ( 14.1%)    'firrtl.module' Pipeline
    5.0470 ( 14.1%)      Canonicalizer
    0.6413 (  1.8%)    IMDeadCodeElim
    0.0732 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0387 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2251 (  0.6%)    LowerXMR
    0.0317 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6033 (  1.7%)  LowerFIRRTLToHW
    0.0306 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.9917 (  2.8%)  'hw.module' Pipeline
    0.1594 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2680 (  0.7%)    Canonicalizer
    0.1382 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4261 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.9072 (  2.5%)  'hw.module' Pipeline
    0.2707 (  0.8%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3233 (  0.9%)    Canonicalizer
    0.1332 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1800 (  0.5%)    HWCleanup
    0.2204 (  0.6%)  'hw.module' Pipeline
    0.0258 (  0.1%)    HWLegalizeModules
    0.1946 (  0.5%)    PrettifyVerilog
    0.1845 (  0.5%)  StripDebugInfoWithPred
    1.5077 (  4.2%)  ExportVerilog
    0.4548 (  1.3%)  'builtin.module' Pipeline
    0.4167 (  1.2%)    'hw.module' Pipeline
    0.4167 (  1.2%)      PrepareForEmission
   -0.4511 ( -1.3%)  Rest
   35.7676 (100.0%)  Total

{
  totalTime: 35.795,
  maxMemory: 620105728
}
