
F103RE_BrushServo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005174  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08005358  08005358  00015358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800543c  0800543c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800543c  0800543c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800543c  0800543c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800543c  0800543c  0001543c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005444  08005444  00015444  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800544c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  20000070  080054bc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  080054bc  00020328  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000101b9  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c0e  00000000  00000000  00030252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f20  00000000  00000000  00032e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e08  00000000  00000000  00033d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df91  00000000  00000000  00034b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114c7  00000000  00000000  00052b19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1f90  00000000  00000000  00063fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00105f70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004410  00000000  00000000  00105fc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08005340 	.word	0x08005340

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08005340 	.word	0x08005340

08000224 <_ZN8BTS7960BC1EPVmS1_P12GPIO_TypeDeftS3_t>:
 *      Author: Gabriel
 */

#include "BTS7960B.hpp"

BTS7960B::BTS7960B(__IO uint32_t* ina_ccr, __IO uint32_t* inb_ccr, GPIO_TypeDef* inha_gpio_port, uint16_t inha_gpio_pin, GPIO_TypeDef* inhb_gpio_port, uint16_t inhb_gpio_pin)
 8000224:	b480      	push	{r7}
 8000226:	b085      	sub	sp, #20
 8000228:	af00      	add	r7, sp, #0
 800022a:	60f8      	str	r0, [r7, #12]
 800022c:	60b9      	str	r1, [r7, #8]
 800022e:	607a      	str	r2, [r7, #4]
 8000230:	603b      	str	r3, [r7, #0]
 : ina(ina_ccr), inb(inb_ccr), inha_port(inha_gpio_port), inha_pin(inha_gpio_pin), inhb_port(inhb_gpio_port), inhb_pin(inhb_gpio_pin){
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	683a      	ldr	r2, [r7, #0]
 8000242:	609a      	str	r2, [r3, #8]
 8000244:	68fb      	ldr	r3, [r7, #12]
 8000246:	8b3a      	ldrh	r2, [r7, #24]
 8000248:	819a      	strh	r2, [r3, #12]
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	69fa      	ldr	r2, [r7, #28]
 800024e:	611a      	str	r2, [r3, #16]
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	8c3a      	ldrh	r2, [r7, #32]
 8000254:	829a      	strh	r2, [r3, #20]

}
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	4618      	mov	r0, r3
 800025a:	3714      	adds	r7, #20
 800025c:	46bd      	mov	sp, r7
 800025e:	bc80      	pop	{r7}
 8000260:	4770      	bx	lr

08000262 <_ZN8BTS7960B8setSpeedEl>:

void BTS7960B::setSpeed(int32_t speed){
 8000262:	b580      	push	{r7, lr}
 8000264:	b082      	sub	sp, #8
 8000266:	af00      	add	r7, sp, #0
 8000268:	6078      	str	r0, [r7, #4]
 800026a:	6039      	str	r1, [r7, #0]

	if(speed > 0){
 800026c:	683b      	ldr	r3, [r7, #0]
 800026e:	2b00      	cmp	r3, #0
 8000270:	dd18      	ble.n	80002a4 <_ZN8BTS7960B8setSpeedEl+0x42>
		HAL_GPIO_WritePin(inha_port, inha_pin, GPIO_PIN_SET);
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	6898      	ldr	r0, [r3, #8]
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	899b      	ldrh	r3, [r3, #12]
 800027a:	2201      	movs	r2, #1
 800027c:	4619      	mov	r1, r3
 800027e:	f002 fae3 	bl	8002848 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(inhb_port, inhb_pin, GPIO_PIN_SET);
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	6918      	ldr	r0, [r3, #16]
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	8a9b      	ldrh	r3, [r3, #20]
 800028a:	2201      	movs	r2, #1
 800028c:	4619      	mov	r1, r3
 800028e:	f002 fadb 	bl	8002848 <HAL_GPIO_WritePin>
		*ina = speed;
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	683a      	ldr	r2, [r7, #0]
 8000298:	601a      	str	r2, [r3, #0]
		*inb = 0;
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	685b      	ldr	r3, [r3, #4]
 800029e:	2200      	movs	r2, #0
 80002a0:	601a      	str	r2, [r3, #0]
		*inb = -speed;
	}else{
		HAL_GPIO_WritePin(inha_port, inha_pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(inhb_port, inhb_pin, GPIO_PIN_RESET);
	}
}
 80002a2:	e02c      	b.n	80002fe <_ZN8BTS7960B8setSpeedEl+0x9c>
	}else if(speed < 0){
 80002a4:	683b      	ldr	r3, [r7, #0]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	da19      	bge.n	80002de <_ZN8BTS7960B8setSpeedEl+0x7c>
		HAL_GPIO_WritePin(inha_port, inha_pin, GPIO_PIN_SET);
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	6898      	ldr	r0, [r3, #8]
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	899b      	ldrh	r3, [r3, #12]
 80002b2:	2201      	movs	r2, #1
 80002b4:	4619      	mov	r1, r3
 80002b6:	f002 fac7 	bl	8002848 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(inhb_port, inhb_pin, GPIO_PIN_SET);
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	6918      	ldr	r0, [r3, #16]
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	8a9b      	ldrh	r3, [r3, #20]
 80002c2:	2201      	movs	r2, #1
 80002c4:	4619      	mov	r1, r3
 80002c6:	f002 fabf 	bl	8002848 <HAL_GPIO_WritePin>
		*ina = 0;
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
		*inb = -speed;
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	425a      	negs	r2, r3
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	685b      	ldr	r3, [r3, #4]
 80002da:	601a      	str	r2, [r3, #0]
}
 80002dc:	e00f      	b.n	80002fe <_ZN8BTS7960B8setSpeedEl+0x9c>
		HAL_GPIO_WritePin(inha_port, inha_pin, GPIO_PIN_RESET);
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	6898      	ldr	r0, [r3, #8]
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	899b      	ldrh	r3, [r3, #12]
 80002e6:	2200      	movs	r2, #0
 80002e8:	4619      	mov	r1, r3
 80002ea:	f002 faad 	bl	8002848 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(inhb_port, inhb_pin, GPIO_PIN_RESET);
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	6918      	ldr	r0, [r3, #16]
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	8a9b      	ldrh	r3, [r3, #20]
 80002f6:	2200      	movs	r2, #0
 80002f8:	4619      	mov	r1, r3
 80002fa:	f002 faa5 	bl	8002848 <HAL_GPIO_WritePin>
}
 80002fe:	bf00      	nop
 8000300:	3708      	adds	r7, #8
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}

08000306 <_ZN11SerialDebugC1EP20__UART_HandleTypeDef>:
 *      Author: Gabriel
 */

#include "SerialDebug.hpp"

SerialDebug::SerialDebug(UART_HandleTypeDef* huartptr)
 8000306:	b590      	push	{r4, r7, lr}
 8000308:	b083      	sub	sp, #12
 800030a:	af00      	add	r7, sp, #0
 800030c:	6078      	str	r0, [r7, #4]
 800030e:	6039      	str	r1, [r7, #0]
: huartptr(huartptr)
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	2200      	movs	r2, #0
 8000314:	701a      	strb	r2, [r3, #0]
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	683a      	ldr	r2, [r7, #0]
 800031a:	609a      	str	r2, [r3, #8]
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	2203      	movs	r2, #3
 8000320:	651a      	str	r2, [r3, #80]	; 0x50
{
	fifo = new StaticFIFO(8);
 8000322:	2014      	movs	r0, #20
 8000324:	f004 fae6 	bl	80048f4 <_Znwj>
 8000328:	4603      	mov	r3, r0
 800032a:	461c      	mov	r4, r3
 800032c:	2108      	movs	r1, #8
 800032e:	4620      	mov	r0, r4
 8000330:	f000 f92e 	bl	8000590 <_ZN10StaticFIFOC1Em>
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	605c      	str	r4, [r3, #4]
}
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	4618      	mov	r0, r3
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	bd90      	pop	{r4, r7, pc}

08000342 <_ZN11SerialDebugD1Ev>:

SerialDebug::~SerialDebug(){
 8000342:	b580      	push	{r7, lr}
 8000344:	b082      	sub	sp, #8
 8000346:	af00      	add	r7, sp, #0
 8000348:	6078      	str	r0, [r7, #4]
	delete fifo;
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	685b      	ldr	r3, [r3, #4]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d004      	beq.n	800035c <_ZN11SerialDebugD1Ev+0x1a>
 8000352:	681a      	ldr	r2, [r3, #0]
 8000354:	3204      	adds	r2, #4
 8000356:	6812      	ldr	r2, [r2, #0]
 8000358:	4618      	mov	r0, r3
 800035a:	4790      	blx	r2
}
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	4618      	mov	r0, r3
 8000360:	3708      	adds	r7, #8
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}

08000366 <_ZN11SerialDebug8sendNextEv>:

void SerialDebug::sendNext(){
 8000366:	b580      	push	{r7, lr}
 8000368:	b084      	sub	sp, #16
 800036a:	af00      	add	r7, sp, #0
 800036c:	6078      	str	r0, [r7, #4]
	uint8_t numChars;
	if(fifo->pop(&uartSendBuf, &numChars, 64)){
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	6858      	ldr	r0, [r3, #4]
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 8000378:	f107 020f 	add.w	r2, r7, #15
 800037c:	2340      	movs	r3, #64	; 0x40
 800037e:	f000 f9bd 	bl	80006fc <_ZN10StaticFIFO3popEPPhS0_m>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	bf14      	ite	ne
 8000388:	2301      	movne	r3, #1
 800038a:	2300      	moveq	r3, #0
 800038c:	b2db      	uxtb	r3, r3
 800038e:	2b00      	cmp	r3, #0
 8000390:	d009      	beq.n	80003a6 <_ZN11SerialDebug8sendNextEv+0x40>
		HAL_UART_Transmit_DMA(huartptr, uartSendBuf, (uint16_t)numChars);
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	6898      	ldr	r0, [r3, #8]
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800039a:	7bfa      	ldrb	r2, [r7, #15]
 800039c:	b292      	uxth	r2, r2
 800039e:	4619      	mov	r1, r3
 80003a0:	f003 fdf6 	bl	8003f90 <HAL_UART_Transmit_DMA>
	}else{
		transmitting = false;
	}
}
 80003a4:	e002      	b.n	80003ac <_ZN11SerialDebug8sendNextEv+0x46>
		transmitting = false;
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	2200      	movs	r2, #0
 80003aa:	701a      	strb	r2, [r3, #0]
}
 80003ac:	bf00      	nop
 80003ae:	3710      	adds	r7, #16
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}

080003b4 <_ZN11SerialDebug8setLevelEm>:

void SerialDebug::setLevel(uint32_t level)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b083      	sub	sp, #12
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
 80003bc:	6039      	str	r1, [r7, #0]
	debugLevel = level;
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	683a      	ldr	r2, [r7, #0]
 80003c2:	651a      	str	r2, [r3, #80]	; 0x50
}
 80003c4:	bf00      	nop
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bc80      	pop	{r7}
 80003cc:	4770      	bx	lr
	...

080003d0 <_ZN11SerialDebug5debugEPKc>:

void SerialDebug::debug(const char* data){
 80003d0:	b590      	push	{r4, r7, lr}
 80003d2:	b085      	sub	sp, #20
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
 80003d8:	6039      	str	r1, [r7, #0]
	if (debugLevel <= DEBUG_LEVEL_DEBUG){
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d123      	bne.n	800042a <_ZN11SerialDebug5debugEPKc+0x5a>
		int numChars;
		//while (huartptr->gState != HAL_UART_STATE_READY);	//Trava se estiver ocupado durante um interrupt que manda debug
		numChars = sprintf((char*)uartBuf, "[%13lu] DBG: %.42s\r\n", HAL_GetTick(), data);
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	f103 040c 	add.w	r4, r3, #12
 80003e8:	f000 ff08 	bl	80011fc <HAL_GetTick>
 80003ec:	4602      	mov	r2, r0
 80003ee:	683b      	ldr	r3, [r7, #0]
 80003f0:	4910      	ldr	r1, [pc, #64]	; (8000434 <_ZN11SerialDebug5debugEPKc+0x64>)
 80003f2:	4620      	mov	r0, r4
 80003f4:	f004 fc24 	bl	8004c40 <siprintf>
 80003f8:	60f8      	str	r0, [r7, #12]
		if(numChars > 0){
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	dd14      	ble.n	800042a <_ZN11SerialDebug5debugEPKc+0x5a>
			//HAL_UART_Transmit_DMA(huartptr, uartBuf, (uint16_t)numChars);
			fifo->push(uartBuf, numChars);
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	6858      	ldr	r0, [r3, #4]
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	330c      	adds	r3, #12
 8000408:	68fa      	ldr	r2, [r7, #12]
 800040a:	4619      	mov	r1, r3
 800040c:	f000 f912 	bl	8000634 <_ZN10StaticFIFO4pushEPhm>
			if(!transmitting){
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	f083 0301 	eor.w	r3, r3, #1
 8000418:	b2db      	uxtb	r3, r3
 800041a:	2b00      	cmp	r3, #0
 800041c:	d005      	beq.n	800042a <_ZN11SerialDebug5debugEPKc+0x5a>
				transmitting = true;
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	2201      	movs	r2, #1
 8000422:	701a      	strb	r2, [r3, #0]
				sendNext();
 8000424:	6878      	ldr	r0, [r7, #4]
 8000426:	f7ff ff9e 	bl	8000366 <_ZN11SerialDebug8sendNextEv>
			}
		}
	}
}
 800042a:	bf00      	nop
 800042c:	3714      	adds	r7, #20
 800042e:	46bd      	mov	sp, r7
 8000430:	bd90      	pop	{r4, r7, pc}
 8000432:	bf00      	nop
 8000434:	08005358 	.word	0x08005358

08000438 <HAL_UART_TxCpltCallback>:
BTS7960B motor0(&(TIM3->CCR1), &(TIM3->CCR2), GPIOA, GPIO_PIN_4, GPIOA, GPIO_PIN_5);

char adcprintbuf[64];
uint32_t adcresult = 0;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart){
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
	if(huart == &huart1){
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	4a05      	ldr	r2, [pc, #20]	; (8000458 <HAL_UART_TxCpltCallback+0x20>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d102      	bne.n	800044e <HAL_UART_TxCpltCallback+0x16>
		debug.sendNext();
 8000448:	4804      	ldr	r0, [pc, #16]	; (800045c <HAL_UART_TxCpltCallback+0x24>)
 800044a:	f7ff ff8c 	bl	8000366 <_ZN11SerialDebug8sendNextEv>
	}
}
 800044e:	bf00      	nop
 8000450:	3708      	adds	r7, #8
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	20000240 	.word	0x20000240
 800045c:	2000008c 	.word	0x2000008c

08000460 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
	sprintf(adcprintbuf, "ADC: %lu", adcresult);
 8000468:	4b07      	ldr	r3, [pc, #28]	; (8000488 <HAL_ADC_ConvCpltCallback+0x28>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	461a      	mov	r2, r3
 800046e:	4907      	ldr	r1, [pc, #28]	; (800048c <HAL_ADC_ConvCpltCallback+0x2c>)
 8000470:	4807      	ldr	r0, [pc, #28]	; (8000490 <HAL_ADC_ConvCpltCallback+0x30>)
 8000472:	f004 fbe5 	bl	8004c40 <siprintf>
	debug.debug(adcprintbuf);
 8000476:	4906      	ldr	r1, [pc, #24]	; (8000490 <HAL_ADC_ConvCpltCallback+0x30>)
 8000478:	4806      	ldr	r0, [pc, #24]	; (8000494 <HAL_ADC_ConvCpltCallback+0x34>)
 800047a:	f7ff ffa9 	bl	80003d0 <_ZN11SerialDebug5debugEPKc>
}
 800047e:	bf00      	nop
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	20000138 	.word	0x20000138
 800048c:	080053b8 	.word	0x080053b8
 8000490:	200000f8 	.word	0x200000f8
 8000494:	2000008c 	.word	0x2000008c

08000498 <Start>:

void Start(){
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
	debug.setLevel(SerialDebug::DEBUG_LEVEL_DEBUG);
 800049c:	2100      	movs	r1, #0
 800049e:	4811      	ldr	r0, [pc, #68]	; (80004e4 <Start+0x4c>)
 80004a0:	f7ff ff88 	bl	80003b4 <_ZN11SerialDebug8setLevelEm>
	while(true){
		HAL_ADC_Start_DMA(&hadc1, &adcresult, 1);
 80004a4:	2201      	movs	r2, #1
 80004a6:	4910      	ldr	r1, [pc, #64]	; (80004e8 <Start+0x50>)
 80004a8:	4810      	ldr	r0, [pc, #64]	; (80004ec <Start+0x54>)
 80004aa:	f000 ffbf 	bl	800142c <HAL_ADC_Start_DMA>
		//HAL_Delay(2);
		debug.debug("512");
 80004ae:	4910      	ldr	r1, [pc, #64]	; (80004f0 <Start+0x58>)
 80004b0:	480c      	ldr	r0, [pc, #48]	; (80004e4 <Start+0x4c>)
 80004b2:	f7ff ff8d 	bl	80003d0 <_ZN11SerialDebug5debugEPKc>
		motor0.setSpeed(512);
 80004b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004ba:	480e      	ldr	r0, [pc, #56]	; (80004f4 <Start+0x5c>)
 80004bc:	f7ff fed1 	bl	8000262 <_ZN8BTS7960B8setSpeedEl>
		HAL_Delay(500);
 80004c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004c4:	f000 fea4 	bl	8001210 <HAL_Delay>
		debug.debug("-512");
 80004c8:	490b      	ldr	r1, [pc, #44]	; (80004f8 <Start+0x60>)
 80004ca:	4806      	ldr	r0, [pc, #24]	; (80004e4 <Start+0x4c>)
 80004cc:	f7ff ff80 	bl	80003d0 <_ZN11SerialDebug5debugEPKc>
		motor0.setSpeed(-512);
 80004d0:	490a      	ldr	r1, [pc, #40]	; (80004fc <Start+0x64>)
 80004d2:	4808      	ldr	r0, [pc, #32]	; (80004f4 <Start+0x5c>)
 80004d4:	f7ff fec5 	bl	8000262 <_ZN8BTS7960B8setSpeedEl>
		HAL_Delay(500);
 80004d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004dc:	f000 fe98 	bl	8001210 <HAL_Delay>
		HAL_ADC_Start_DMA(&hadc1, &adcresult, 1);
 80004e0:	e7e0      	b.n	80004a4 <Start+0xc>
 80004e2:	bf00      	nop
 80004e4:	2000008c 	.word	0x2000008c
 80004e8:	20000138 	.word	0x20000138
 80004ec:	2000013c 	.word	0x2000013c
 80004f0:	080053c4 	.word	0x080053c4
 80004f4:	200000e0 	.word	0x200000e0
 80004f8:	080053c8 	.word	0x080053c8
 80004fc:	fffffe00 	.word	0xfffffe00

08000500 <_Z41__static_initialization_and_destruction_0ii>:
	}
}
 8000500:	b580      	push	{r7, lr}
 8000502:	b086      	sub	sp, #24
 8000504:	af04      	add	r7, sp, #16
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	6039      	str	r1, [r7, #0]
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	2b01      	cmp	r3, #1
 800050e:	d114      	bne.n	800053a <_Z41__static_initialization_and_destruction_0ii+0x3a>
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000516:	4293      	cmp	r3, r2
 8000518:	d10f      	bne.n	800053a <_Z41__static_initialization_and_destruction_0ii+0x3a>
SerialDebug debug(&huart1);
 800051a:	490f      	ldr	r1, [pc, #60]	; (8000558 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800051c:	480f      	ldr	r0, [pc, #60]	; (800055c <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800051e:	f7ff fef2 	bl	8000306 <_ZN11SerialDebugC1EP20__UART_HandleTypeDef>
BTS7960B motor0(&(TIM3->CCR1), &(TIM3->CCR2), GPIOA, GPIO_PIN_4, GPIOA, GPIO_PIN_5);
 8000522:	2320      	movs	r3, #32
 8000524:	9302      	str	r3, [sp, #8]
 8000526:	4b0e      	ldr	r3, [pc, #56]	; (8000560 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8000528:	9301      	str	r3, [sp, #4]
 800052a:	2310      	movs	r3, #16
 800052c:	9300      	str	r3, [sp, #0]
 800052e:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8000530:	4a0c      	ldr	r2, [pc, #48]	; (8000564 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8000532:	490d      	ldr	r1, [pc, #52]	; (8000568 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 8000534:	480d      	ldr	r0, [pc, #52]	; (800056c <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8000536:	f7ff fe75 	bl	8000224 <_ZN8BTS7960BC1EPVmS1_P12GPIO_TypeDeftS3_t>
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d107      	bne.n	8000550 <_Z41__static_initialization_and_destruction_0ii+0x50>
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000546:	4293      	cmp	r3, r2
 8000548:	d102      	bne.n	8000550 <_Z41__static_initialization_and_destruction_0ii+0x50>
SerialDebug debug(&huart1);
 800054a:	4804      	ldr	r0, [pc, #16]	; (800055c <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800054c:	f7ff fef9 	bl	8000342 <_ZN11SerialDebugD1Ev>
}
 8000550:	bf00      	nop
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	20000240 	.word	0x20000240
 800055c:	2000008c 	.word	0x2000008c
 8000560:	40010800 	.word	0x40010800
 8000564:	40000438 	.word	0x40000438
 8000568:	40000434 	.word	0x40000434
 800056c:	200000e0 	.word	0x200000e0

08000570 <_GLOBAL__sub_I_debug>:
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
 8000574:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000578:	2001      	movs	r0, #1
 800057a:	f7ff ffc1 	bl	8000500 <_Z41__static_initialization_and_destruction_0ii>
 800057e:	bd80      	pop	{r7, pc}

08000580 <_GLOBAL__sub_D_debug>:
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
 8000584:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000588:	2000      	movs	r0, #0
 800058a:	f7ff ffb9 	bl	8000500 <_Z41__static_initialization_and_destruction_0ii>
 800058e:	bd80      	pop	{r7, pc}

08000590 <_ZN10StaticFIFOC1Em>:

#include "StaticFIFO.hpp"

#include <cstring>

StaticFIFO::StaticFIFO(uint32_t fifoSize) : fifoSize(fifoSize){
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6039      	str	r1, [r7, #0]
 800059a:	4a11      	ldr	r2, [pc, #68]	; (80005e0 <_ZN10StaticFIFOC1Em+0x50>)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	683a      	ldr	r2, [r7, #0]
 80005a4:	605a      	str	r2, [r3, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2200      	movs	r2, #0
 80005aa:	60da      	str	r2, [r3, #12]
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2200      	movs	r2, #0
 80005b0:	611a      	str	r2, [r3, #16]
	fifo = new StringContainer[fifoSize];
 80005b2:	683a      	ldr	r2, [r7, #0]
 80005b4:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <_ZN10StaticFIFOC1Em+0x54>)
 80005b6:	429a      	cmp	r2, r3
 80005b8:	d804      	bhi.n	80005c4 <_ZN10StaticFIFOC1Em+0x34>
 80005ba:	4613      	mov	r3, r2
 80005bc:	011b      	lsls	r3, r3, #4
 80005be:	4413      	add	r3, r2
 80005c0:	009b      	lsls	r3, r3, #2
 80005c2:	e001      	b.n	80005c8 <_ZN10StaticFIFOC1Em+0x38>
 80005c4:	f04f 33ff 	mov.w	r3, #4294967295
 80005c8:	4618      	mov	r0, r3
 80005ca:	f004 f9a4 	bl	8004916 <_Znaj>
 80005ce:	4603      	mov	r3, r0
 80005d0:	461a      	mov	r2, r3
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	609a      	str	r2, [r3, #8]
}
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	4618      	mov	r0, r3
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	080053e8 	.word	0x080053e8
 80005e4:	01e1e1e1 	.word	0x01e1e1e1

080005e8 <_ZN10StaticFIFOD1Ev>:

StaticFIFO::~StaticFIFO() {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	4a07      	ldr	r2, [pc, #28]	; (8000610 <_ZN10StaticFIFOD1Ev+0x28>)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	601a      	str	r2, [r3, #0]
	delete fifo;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	689b      	ldr	r3, [r3, #8]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d003      	beq.n	8000606 <_ZN10StaticFIFOD1Ev+0x1e>
 80005fe:	2144      	movs	r1, #68	; 0x44
 8000600:	4618      	mov	r0, r3
 8000602:	f004 f975 	bl	80048f0 <_ZdlPvj>
}
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4618      	mov	r0, r3
 800060a:	3708      	adds	r7, #8
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	080053e8 	.word	0x080053e8

08000614 <_ZN10StaticFIFOD0Ev>:
StaticFIFO::~StaticFIFO() {
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
}
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f7ff ffe3 	bl	80005e8 <_ZN10StaticFIFOD1Ev>
 8000622:	2114      	movs	r1, #20
 8000624:	6878      	ldr	r0, [r7, #4]
 8000626:	f004 f963 	bl	80048f0 <_ZdlPvj>
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4618      	mov	r0, r3
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <_ZN10StaticFIFO4pushEPhm>:
	fifo[lastIdx] = stringContainer;
	lastIdx = (lastIdx + 1) % fifoSize;
	return (((fifoSize + lastIdx) - firstIdx) % fifoSize);
}

int32_t StaticFIFO::push(uint8_t* pointer, uint32_t length){
 8000634:	b580      	push	{r7, lr}
 8000636:	b096      	sub	sp, #88	; 0x58
 8000638:	af00      	add	r7, sp, #0
 800063a:	60f8      	str	r0, [r7, #12]
 800063c:	60b9      	str	r1, [r7, #8]
 800063e:	607a      	str	r2, [r7, #4]
	if (((fifoSize + firstIdx) - lastIdx) % fifoSize == 1) {
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	685a      	ldr	r2, [r3, #4]
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	68db      	ldr	r3, [r3, #12]
 8000648:	441a      	add	r2, r3
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	691b      	ldr	r3, [r3, #16]
 800064e:	1ad3      	subs	r3, r2, r3
 8000650:	68fa      	ldr	r2, [r7, #12]
 8000652:	6852      	ldr	r2, [r2, #4]
 8000654:	fbb3 f1f2 	udiv	r1, r3, r2
 8000658:	fb01 f202 	mul.w	r2, r1, r2
 800065c:	1a9b      	subs	r3, r3, r2
 800065e:	2b01      	cmp	r3, #1
 8000660:	d101      	bne.n	8000666 <_ZN10StaticFIFO4pushEPhm+0x32>
		return 0; //overflow
 8000662:	2300      	movs	r3, #0
 8000664:	e046      	b.n	80006f4 <_ZN10StaticFIFO4pushEPhm+0xc0>
	}else if(length > bufSize){
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2b40      	cmp	r3, #64	; 0x40
 800066a:	d902      	bls.n	8000672 <_ZN10StaticFIFO4pushEPhm+0x3e>
		return -1; //length limit
 800066c:	f04f 33ff 	mov.w	r3, #4294967295
 8000670:	e040      	b.n	80006f4 <_ZN10StaticFIFO4pushEPhm+0xc0>
	}
	StringContainer stringContainer;
	for(uint32_t i=0; i < length; i++){
 8000672:	2300      	movs	r3, #0
 8000674:	657b      	str	r3, [r7, #84]	; 0x54
 8000676:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	429a      	cmp	r2, r3
 800067c:	d20d      	bcs.n	800069a <_ZN10StaticFIFO4pushEPhm+0x66>
		stringContainer.buffer[i] = pointer[i];
 800067e:	68ba      	ldr	r2, [r7, #8]
 8000680:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000682:	4413      	add	r3, r2
 8000684:	7819      	ldrb	r1, [r3, #0]
 8000686:	f107 0210 	add.w	r2, r7, #16
 800068a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800068c:	4413      	add	r3, r2
 800068e:	460a      	mov	r2, r1
 8000690:	701a      	strb	r2, [r3, #0]
	for(uint32_t i=0; i < length; i++){
 8000692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000694:	3301      	adds	r3, #1
 8000696:	657b      	str	r3, [r7, #84]	; 0x54
 8000698:	e7ed      	b.n	8000676 <_ZN10StaticFIFO4pushEPhm+0x42>
	}
	stringContainer.length = length;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	653b      	str	r3, [r7, #80]	; 0x50
	fifo[lastIdx] = stringContainer;
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	6899      	ldr	r1, [r3, #8]
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	691a      	ldr	r2, [r3, #16]
 80006a6:	4613      	mov	r3, r2
 80006a8:	011b      	lsls	r3, r3, #4
 80006aa:	4413      	add	r3, r2
 80006ac:	009b      	lsls	r3, r3, #2
 80006ae:	440b      	add	r3, r1
 80006b0:	4618      	mov	r0, r3
 80006b2:	f107 0310 	add.w	r3, r7, #16
 80006b6:	2244      	movs	r2, #68	; 0x44
 80006b8:	4619      	mov	r1, r3
 80006ba:	f004 f97b 	bl	80049b4 <memcpy>
	lastIdx = (lastIdx + 1) % fifoSize;
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	691b      	ldr	r3, [r3, #16]
 80006c2:	3301      	adds	r3, #1
 80006c4:	68fa      	ldr	r2, [r7, #12]
 80006c6:	6852      	ldr	r2, [r2, #4]
 80006c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80006cc:	fb01 f202 	mul.w	r2, r1, r2
 80006d0:	1a9a      	subs	r2, r3, r2
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	611a      	str	r2, [r3, #16]
	return (((fifoSize + lastIdx) - firstIdx) % fifoSize);
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	685a      	ldr	r2, [r3, #4]
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	691b      	ldr	r3, [r3, #16]
 80006de:	441a      	add	r2, r3
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	1ad3      	subs	r3, r2, r3
 80006e6:	68fa      	ldr	r2, [r7, #12]
 80006e8:	6852      	ldr	r2, [r2, #4]
 80006ea:	fbb3 f1f2 	udiv	r1, r3, r2
 80006ee:	fb01 f202 	mul.w	r2, r1, r2
 80006f2:	1a9b      	subs	r3, r3, r2
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3758      	adds	r7, #88	; 0x58
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <_ZN10StaticFIFO3popEPPhS0_m>:
	fifo[lastIdx] = stringContainer;
	lastIdx = (lastIdx + 1) % fifoSize;
	return (((fifoSize + lastIdx) - firstIdx) % fifoSize);
}

int32_t StaticFIFO::pop(uint8_t** pointer, uint8_t* length, uint32_t max_length){
 80006fc:	b480      	push	{r7}
 80006fe:	b085      	sub	sp, #20
 8000700:	af00      	add	r7, sp, #0
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	60b9      	str	r1, [r7, #8]
 8000706:	607a      	str	r2, [r7, #4]
 8000708:	603b      	str	r3, [r7, #0]
    if (lastIdx == firstIdx){
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	691a      	ldr	r2, [r3, #16]
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	68db      	ldr	r3, [r3, #12]
 8000712:	429a      	cmp	r2, r3
 8000714:	d101      	bne.n	800071a <_ZN10StaticFIFO3popEPPhS0_m+0x1e>
    	return 0;	//underrun
 8000716:	2300      	movs	r3, #0
 8000718:	e044      	b.n	80007a4 <_ZN10StaticFIFO3popEPPhS0_m+0xa8>
    }else if(fifo[firstIdx].length > max_length){
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	6899      	ldr	r1, [r3, #8]
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	68da      	ldr	r2, [r3, #12]
 8000722:	4613      	mov	r3, r2
 8000724:	011b      	lsls	r3, r3, #4
 8000726:	4413      	add	r3, r2
 8000728:	009b      	lsls	r3, r3, #2
 800072a:	440b      	add	r3, r1
 800072c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800072e:	683a      	ldr	r2, [r7, #0]
 8000730:	429a      	cmp	r2, r3
 8000732:	d202      	bcs.n	800073a <_ZN10StaticFIFO3popEPPhS0_m+0x3e>
    	return -1;	//length limit
 8000734:	f04f 33ff 	mov.w	r3, #4294967295
 8000738:	e034      	b.n	80007a4 <_ZN10StaticFIFO3popEPPhS0_m+0xa8>
    }
    *pointer = fifo[firstIdx].buffer;
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	6899      	ldr	r1, [r3, #8]
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	68da      	ldr	r2, [r3, #12]
 8000742:	4613      	mov	r3, r2
 8000744:	011b      	lsls	r3, r3, #4
 8000746:	4413      	add	r3, r2
 8000748:	009b      	lsls	r3, r3, #2
 800074a:	440b      	add	r3, r1
 800074c:	461a      	mov	r2, r3
 800074e:	68bb      	ldr	r3, [r7, #8]
 8000750:	601a      	str	r2, [r3, #0]
    *length = fifo[firstIdx].length;
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	6899      	ldr	r1, [r3, #8]
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	68da      	ldr	r2, [r3, #12]
 800075a:	4613      	mov	r3, r2
 800075c:	011b      	lsls	r3, r3, #4
 800075e:	4413      	add	r3, r2
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	440b      	add	r3, r1
 8000764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000766:	b2da      	uxtb	r2, r3
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	701a      	strb	r2, [r3, #0]
    firstIdx = (firstIdx + 1) % fifoSize;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	3301      	adds	r3, #1
 8000772:	68fa      	ldr	r2, [r7, #12]
 8000774:	6852      	ldr	r2, [r2, #4]
 8000776:	fbb3 f1f2 	udiv	r1, r3, r2
 800077a:	fb01 f202 	mul.w	r2, r1, r2
 800077e:	1a9a      	subs	r2, r3, r2
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	60da      	str	r2, [r3, #12]
    return ((((fifoSize + lastIdx) - firstIdx) % fifoSize) + 1);
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	685a      	ldr	r2, [r3, #4]
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	691b      	ldr	r3, [r3, #16]
 800078c:	441a      	add	r2, r3
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	68db      	ldr	r3, [r3, #12]
 8000792:	1ad3      	subs	r3, r2, r3
 8000794:	68fa      	ldr	r2, [r7, #12]
 8000796:	6852      	ldr	r2, [r2, #4]
 8000798:	fbb3 f1f2 	udiv	r1, r3, r2
 800079c:	fb01 f202 	mul.w	r2, r1, r2
 80007a0:	1a9b      	subs	r3, r3, r2
 80007a2:	3301      	adds	r3, #1
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3714      	adds	r7, #20
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bc80      	pop	{r7}
 80007ac:	4770      	bx	lr
	...

080007b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b4:	f000 fcca 	bl	800114c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b8:	f000 f81e 	bl	80007f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007bc:	f000 f9cc 	bl	8000b58 <MX_GPIO_Init>
  MX_DMA_Init();
 80007c0:	f000 f9a4 	bl	8000b0c <MX_DMA_Init>
  MX_TIM3_Init();
 80007c4:	f000 f8b4 	bl	8000930 <MX_TIM3_Init>
  MX_TIM6_Init();
 80007c8:	f000 f916 	bl	80009f8 <MX_TIM6_Init>
  MX_ADC1_Init();
 80007cc:	f000 f872 	bl	80008b4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80007d0:	f000 f948 	bl	8000a64 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80007d4:	f000 f970 	bl	8000ab8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 80007d8:	4806      	ldr	r0, [pc, #24]	; (80007f4 <main+0x44>)
 80007da:	f002 fd6d 	bl	80032b8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80007de:	2100      	movs	r1, #0
 80007e0:	4804      	ldr	r0, [pc, #16]	; (80007f4 <main+0x44>)
 80007e2:	f002 fe11 	bl	8003408 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80007e6:	2104      	movs	r1, #4
 80007e8:	4802      	ldr	r0, [pc, #8]	; (80007f4 <main+0x44>)
 80007ea:	f002 fe0d 	bl	8003408 <HAL_TIM_PWM_Start>
  Start();
 80007ee:	f7ff fe53 	bl	8000498 <Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007f2:	e7fe      	b.n	80007f2 <main+0x42>
 80007f4:	200001b0 	.word	0x200001b0

080007f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b096      	sub	sp, #88	; 0x58
 80007fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000802:	2228      	movs	r2, #40	; 0x28
 8000804:	2100      	movs	r1, #0
 8000806:	4618      	mov	r0, r3
 8000808:	f004 f8e2 	bl	80049d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800080c:	f107 031c 	add.w	r3, r7, #28
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	60da      	str	r2, [r3, #12]
 800081a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]
 800082a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800082c:	2301      	movs	r3, #1
 800082e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000830:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000834:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000836:	2300      	movs	r3, #0
 8000838:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800083a:	2301      	movs	r3, #1
 800083c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800083e:	2302      	movs	r3, #2
 8000840:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000842:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000846:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000848:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800084c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800084e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000852:	4618      	mov	r0, r3
 8000854:	f002 f810 	bl	8002878 <HAL_RCC_OscConfig>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800085e:	f000 f9d1 	bl	8000c04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000862:	230f      	movs	r3, #15
 8000864:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000866:	2302      	movs	r3, #2
 8000868:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800086a:	2300      	movs	r3, #0
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800086e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000872:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000874:	2300      	movs	r3, #0
 8000876:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000878:	f107 031c 	add.w	r3, r7, #28
 800087c:	2102      	movs	r1, #2
 800087e:	4618      	mov	r0, r3
 8000880:	f002 fa7c 	bl	8002d7c <HAL_RCC_ClockConfig>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800088a:	f000 f9bb 	bl	8000c04 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800088e:	2302      	movs	r3, #2
 8000890:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000896:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000898:	1d3b      	adds	r3, r7, #4
 800089a:	4618      	mov	r0, r3
 800089c:	f002 fc06 	bl	80030ac <HAL_RCCEx_PeriphCLKConfig>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80008a6:	f000 f9ad 	bl	8000c04 <Error_Handler>
  }
}
 80008aa:	bf00      	nop
 80008ac:	3758      	adds	r7, #88	; 0x58
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80008c4:	4b18      	ldr	r3, [pc, #96]	; (8000928 <MX_ADC1_Init+0x74>)
 80008c6:	4a19      	ldr	r2, [pc, #100]	; (800092c <MX_ADC1_Init+0x78>)
 80008c8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008ca:	4b17      	ldr	r3, [pc, #92]	; (8000928 <MX_ADC1_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008d0:	4b15      	ldr	r3, [pc, #84]	; (8000928 <MX_ADC1_Init+0x74>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008d6:	4b14      	ldr	r3, [pc, #80]	; (8000928 <MX_ADC1_Init+0x74>)
 80008d8:	2200      	movs	r2, #0
 80008da:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008dc:	4b12      	ldr	r3, [pc, #72]	; (8000928 <MX_ADC1_Init+0x74>)
 80008de:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80008e2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008e4:	4b10      	ldr	r3, [pc, #64]	; (8000928 <MX_ADC1_Init+0x74>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80008ea:	4b0f      	ldr	r3, [pc, #60]	; (8000928 <MX_ADC1_Init+0x74>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008f0:	480d      	ldr	r0, [pc, #52]	; (8000928 <MX_ADC1_Init+0x74>)
 80008f2:	f000 fcb1 	bl	8001258 <HAL_ADC_Init>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80008fc:	f000 f982 	bl	8000c04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000900:	230a      	movs	r3, #10
 8000902:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000904:	2301      	movs	r3, #1
 8000906:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000908:	2300      	movs	r3, #0
 800090a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	4619      	mov	r1, r3
 8000910:	4805      	ldr	r0, [pc, #20]	; (8000928 <MX_ADC1_Init+0x74>)
 8000912:	f000 fe7b 	bl	800160c <HAL_ADC_ConfigChannel>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800091c:	f000 f972 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000920:	bf00      	nop
 8000922:	3710      	adds	r7, #16
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	2000013c 	.word	0x2000013c
 800092c:	40012400 	.word	0x40012400

08000930 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b08a      	sub	sp, #40	; 0x28
 8000934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000936:	f107 0320 	add.w	r3, r7, #32
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000940:	1d3b      	adds	r3, r7, #4
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
 8000948:	609a      	str	r2, [r3, #8]
 800094a:	60da      	str	r2, [r3, #12]
 800094c:	611a      	str	r2, [r3, #16]
 800094e:	615a      	str	r2, [r3, #20]
 8000950:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000952:	4b27      	ldr	r3, [pc, #156]	; (80009f0 <MX_TIM3_Init+0xc0>)
 8000954:	4a27      	ldr	r2, [pc, #156]	; (80009f4 <MX_TIM3_Init+0xc4>)
 8000956:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6;
 8000958:	4b25      	ldr	r3, [pc, #148]	; (80009f0 <MX_TIM3_Init+0xc0>)
 800095a:	2206      	movs	r2, #6
 800095c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800095e:	4b24      	ldr	r3, [pc, #144]	; (80009f0 <MX_TIM3_Init+0xc0>)
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2047;
 8000964:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <MX_TIM3_Init+0xc0>)
 8000966:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800096a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800096c:	4b20      	ldr	r3, [pc, #128]	; (80009f0 <MX_TIM3_Init+0xc0>)
 800096e:	2200      	movs	r2, #0
 8000970:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000972:	4b1f      	ldr	r3, [pc, #124]	; (80009f0 <MX_TIM3_Init+0xc0>)
 8000974:	2200      	movs	r2, #0
 8000976:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000978:	481d      	ldr	r0, [pc, #116]	; (80009f0 <MX_TIM3_Init+0xc0>)
 800097a:	f002 fcf5 	bl	8003368 <HAL_TIM_PWM_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000984:	f000 f93e 	bl	8000c04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000988:	2300      	movs	r3, #0
 800098a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800098c:	2300      	movs	r3, #0
 800098e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000990:	f107 0320 	add.w	r3, r7, #32
 8000994:	4619      	mov	r1, r3
 8000996:	4816      	ldr	r0, [pc, #88]	; (80009f0 <MX_TIM3_Init+0xc0>)
 8000998:	f003 fa2e 	bl	8003df8 <HAL_TIMEx_MasterConfigSynchronization>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80009a2:	f000 f92f 	bl	8000c04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009a6:	2360      	movs	r3, #96	; 0x60
 80009a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009ae:	2300      	movs	r3, #0
 80009b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009b2:	2300      	movs	r3, #0
 80009b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009b6:	1d3b      	adds	r3, r7, #4
 80009b8:	2200      	movs	r2, #0
 80009ba:	4619      	mov	r1, r3
 80009bc:	480c      	ldr	r0, [pc, #48]	; (80009f0 <MX_TIM3_Init+0xc0>)
 80009be:	f002 fee5 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80009c8:	f000 f91c 	bl	8000c04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80009cc:	1d3b      	adds	r3, r7, #4
 80009ce:	2204      	movs	r2, #4
 80009d0:	4619      	mov	r1, r3
 80009d2:	4807      	ldr	r0, [pc, #28]	; (80009f0 <MX_TIM3_Init+0xc0>)
 80009d4:	f002 feda 	bl	800378c <HAL_TIM_PWM_ConfigChannel>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80009de:	f000 f911 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80009e2:	4803      	ldr	r0, [pc, #12]	; (80009f0 <MX_TIM3_Init+0xc0>)
 80009e4:	f000 f9f2 	bl	8000dcc <HAL_TIM_MspPostInit>

}
 80009e8:	bf00      	nop
 80009ea:	3728      	adds	r7, #40	; 0x28
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	200001b0 	.word	0x200001b0
 80009f4:	40000400 	.word	0x40000400

080009f8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009fe:	463b      	mov	r3, r7
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000a06:	4b15      	ldr	r3, [pc, #84]	; (8000a5c <MX_TIM6_Init+0x64>)
 8000a08:	4a15      	ldr	r2, [pc, #84]	; (8000a60 <MX_TIM6_Init+0x68>)
 8000a0a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71;
 8000a0c:	4b13      	ldr	r3, [pc, #76]	; (8000a5c <MX_TIM6_Init+0x64>)
 8000a0e:	2247      	movs	r2, #71	; 0x47
 8000a10:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a12:	4b12      	ldr	r3, [pc, #72]	; (8000a5c <MX_TIM6_Init+0x64>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8000a18:	4b10      	ldr	r3, [pc, #64]	; (8000a5c <MX_TIM6_Init+0x64>)
 8000a1a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a1e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a20:	4b0e      	ldr	r3, [pc, #56]	; (8000a5c <MX_TIM6_Init+0x64>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000a26:	480d      	ldr	r0, [pc, #52]	; (8000a5c <MX_TIM6_Init+0x64>)
 8000a28:	f002 fbf6 	bl	8003218 <HAL_TIM_Base_Init>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000a32:	f000 f8e7 	bl	8000c04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a36:	2300      	movs	r3, #0
 8000a38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000a3e:	463b      	mov	r3, r7
 8000a40:	4619      	mov	r1, r3
 8000a42:	4806      	ldr	r0, [pc, #24]	; (8000a5c <MX_TIM6_Init+0x64>)
 8000a44:	f003 f9d8 	bl	8003df8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000a4e:	f000 f8d9 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	200001f8 	.word	0x200001f8
 8000a60:	40001000 	.word	0x40001000

08000a64 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a68:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <MX_USART1_UART_Init+0x50>)
 8000a6c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8000a6e:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a70:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8000a74:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a76:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a7c:	4b0c      	ldr	r3, [pc, #48]	; (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a82:	4b0b      	ldr	r3, [pc, #44]	; (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a88:	4b09      	ldr	r3, [pc, #36]	; (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a8a:	220c      	movs	r2, #12
 8000a8c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a8e:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a9a:	4805      	ldr	r0, [pc, #20]	; (8000ab0 <MX_USART1_UART_Init+0x4c>)
 8000a9c:	f003 fa2a 	bl	8003ef4 <HAL_UART_Init>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000aa6:	f000 f8ad 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000aaa:	bf00      	nop
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	20000240 	.word	0x20000240
 8000ab4:	40013800 	.word	0x40013800

08000ab8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <MX_USART3_UART_Init+0x4c>)
 8000abe:	4a12      	ldr	r2, [pc, #72]	; (8000b08 <MX_USART3_UART_Init+0x50>)
 8000ac0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <MX_USART3_UART_Init+0x4c>)
 8000ac4:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8000ac8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000aca:	4b0e      	ldr	r3, [pc, #56]	; (8000b04 <MX_USART3_UART_Init+0x4c>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <MX_USART3_UART_Init+0x4c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <MX_USART3_UART_Init+0x4c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000adc:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <MX_USART3_UART_Init+0x4c>)
 8000ade:	220c      	movs	r2, #12
 8000ae0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ae2:	4b08      	ldr	r3, [pc, #32]	; (8000b04 <MX_USART3_UART_Init+0x4c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <MX_USART3_UART_Init+0x4c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000aee:	4805      	ldr	r0, [pc, #20]	; (8000b04 <MX_USART3_UART_Init+0x4c>)
 8000af0:	f003 fa00 	bl	8003ef4 <HAL_UART_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000afa:	f000 f883 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000284 	.word	0x20000284
 8000b08:	40004800 	.word	0x40004800

08000b0c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b12:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <MX_DMA_Init+0x48>)
 8000b14:	695b      	ldr	r3, [r3, #20]
 8000b16:	4a0f      	ldr	r2, [pc, #60]	; (8000b54 <MX_DMA_Init+0x48>)
 8000b18:	f043 0301 	orr.w	r3, r3, #1
 8000b1c:	6153      	str	r3, [r2, #20]
 8000b1e:	4b0d      	ldr	r3, [pc, #52]	; (8000b54 <MX_DMA_Init+0x48>)
 8000b20:	695b      	ldr	r3, [r3, #20]
 8000b22:	f003 0301 	and.w	r3, r3, #1
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	200b      	movs	r0, #11
 8000b30:	f001 f83d 	bl	8001bae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b34:	200b      	movs	r0, #11
 8000b36:	f001 f856 	bl	8001be6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	200e      	movs	r0, #14
 8000b40:	f001 f835 	bl	8001bae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000b44:	200e      	movs	r0, #14
 8000b46:	f001 f84e 	bl	8001be6 <HAL_NVIC_EnableIRQ>

}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40021000 	.word	0x40021000

08000b58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b088      	sub	sp, #32
 8000b5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5e:	f107 0310 	add.w	r3, r7, #16
 8000b62:	2200      	movs	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]
 8000b66:	605a      	str	r2, [r3, #4]
 8000b68:	609a      	str	r2, [r3, #8]
 8000b6a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b6c:	4b23      	ldr	r3, [pc, #140]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	4a22      	ldr	r2, [pc, #136]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000b72:	f043 0310 	orr.w	r3, r3, #16
 8000b76:	6193      	str	r3, [r2, #24]
 8000b78:	4b20      	ldr	r3, [pc, #128]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	f003 0310 	and.w	r3, r3, #16
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b84:	4b1d      	ldr	r3, [pc, #116]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	4a1c      	ldr	r2, [pc, #112]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000b8a:	f043 0320 	orr.w	r3, r3, #32
 8000b8e:	6193      	str	r3, [r2, #24]
 8000b90:	4b1a      	ldr	r3, [pc, #104]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	f003 0320 	and.w	r3, r3, #32
 8000b98:	60bb      	str	r3, [r7, #8]
 8000b9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	4b17      	ldr	r3, [pc, #92]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	4a16      	ldr	r2, [pc, #88]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000ba2:	f043 0304 	orr.w	r3, r3, #4
 8000ba6:	6193      	str	r3, [r2, #24]
 8000ba8:	4b14      	ldr	r3, [pc, #80]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	f003 0304 	and.w	r3, r3, #4
 8000bb0:	607b      	str	r3, [r7, #4]
 8000bb2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb4:	4b11      	ldr	r3, [pc, #68]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	4a10      	ldr	r2, [pc, #64]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000bba:	f043 0308 	orr.w	r3, r3, #8
 8000bbe:	6193      	str	r3, [r2, #24]
 8000bc0:	4b0e      	ldr	r3, [pc, #56]	; (8000bfc <MX_GPIO_Init+0xa4>)
 8000bc2:	699b      	ldr	r3, [r3, #24]
 8000bc4:	f003 0308 	and.w	r3, r3, #8
 8000bc8:	603b      	str	r3, [r7, #0]
 8000bca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2130      	movs	r1, #48	; 0x30
 8000bd0:	480b      	ldr	r0, [pc, #44]	; (8000c00 <MX_GPIO_Init+0xa8>)
 8000bd2:	f001 fe39 	bl	8002848 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000bd6:	2330      	movs	r3, #48	; 0x30
 8000bd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2302      	movs	r3, #2
 8000be4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be6:	f107 0310 	add.w	r3, r7, #16
 8000bea:	4619      	mov	r1, r3
 8000bec:	4804      	ldr	r0, [pc, #16]	; (8000c00 <MX_GPIO_Init+0xa8>)
 8000bee:	f001 fc97 	bl	8002520 <HAL_GPIO_Init>

}
 8000bf2:	bf00      	nop
 8000bf4:	3720      	adds	r7, #32
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	40010800 	.word	0x40010800

08000c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c08:	b672      	cpsid	i
}
 8000c0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <Error_Handler+0x8>
	...

08000c10 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c16:	4b15      	ldr	r3, [pc, #84]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c18:	699b      	ldr	r3, [r3, #24]
 8000c1a:	4a14      	ldr	r2, [pc, #80]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6193      	str	r3, [r2, #24]
 8000c22:	4b12      	ldr	r3, [pc, #72]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c24:	699b      	ldr	r3, [r3, #24]
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2e:	4b0f      	ldr	r3, [pc, #60]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c30:	69db      	ldr	r3, [r3, #28]
 8000c32:	4a0e      	ldr	r2, [pc, #56]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c38:	61d3      	str	r3, [r2, #28]
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <HAL_MspInit+0x5c>)
 8000c3c:	69db      	ldr	r3, [r3, #28]
 8000c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c46:	4b0a      	ldr	r3, [pc, #40]	; (8000c70 <HAL_MspInit+0x60>)
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	4a04      	ldr	r2, [pc, #16]	; (8000c70 <HAL_MspInit+0x60>)
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c62:	bf00      	nop
 8000c64:	3714      	adds	r7, #20
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr
 8000c6c:	40021000 	.word	0x40021000
 8000c70:	40010000 	.word	0x40010000

08000c74 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b088      	sub	sp, #32
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c7c:	f107 0310 	add.w	r3, r7, #16
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]
 8000c86:	609a      	str	r2, [r3, #8]
 8000c88:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a28      	ldr	r2, [pc, #160]	; (8000d30 <HAL_ADC_MspInit+0xbc>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d149      	bne.n	8000d28 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c94:	4b27      	ldr	r3, [pc, #156]	; (8000d34 <HAL_ADC_MspInit+0xc0>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	4a26      	ldr	r2, [pc, #152]	; (8000d34 <HAL_ADC_MspInit+0xc0>)
 8000c9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c9e:	6193      	str	r3, [r2, #24]
 8000ca0:	4b24      	ldr	r3, [pc, #144]	; (8000d34 <HAL_ADC_MspInit+0xc0>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cac:	4b21      	ldr	r3, [pc, #132]	; (8000d34 <HAL_ADC_MspInit+0xc0>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	4a20      	ldr	r2, [pc, #128]	; (8000d34 <HAL_ADC_MspInit+0xc0>)
 8000cb2:	f043 0310 	orr.w	r3, r3, #16
 8000cb6:	6193      	str	r3, [r2, #24]
 8000cb8:	4b1e      	ldr	r3, [pc, #120]	; (8000d34 <HAL_ADC_MspInit+0xc0>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	f003 0310 	and.w	r3, r3, #16
 8000cc0:	60bb      	str	r3, [r7, #8]
 8000cc2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cc8:	2303      	movs	r3, #3
 8000cca:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ccc:	f107 0310 	add.w	r3, r7, #16
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4819      	ldr	r0, [pc, #100]	; (8000d38 <HAL_ADC_MspInit+0xc4>)
 8000cd4:	f001 fc24 	bl	8002520 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000cd8:	4b18      	ldr	r3, [pc, #96]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000cda:	4a19      	ldr	r2, [pc, #100]	; (8000d40 <HAL_ADC_MspInit+0xcc>)
 8000cdc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cde:	4b17      	ldr	r3, [pc, #92]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ce4:	4b15      	ldr	r3, [pc, #84]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cea:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000cec:	2280      	movs	r2, #128	; 0x80
 8000cee:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000cf0:	4b12      	ldr	r3, [pc, #72]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000cf2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cf6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cf8:	4b10      	ldr	r3, [pc, #64]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000cfa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cfe:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000d00:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d06:	4b0d      	ldr	r3, [pc, #52]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d0c:	480b      	ldr	r0, [pc, #44]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000d0e:	f000 ff85 	bl	8001c1c <HAL_DMA_Init>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000d18:	f7ff ff74 	bl	8000c04 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4a07      	ldr	r2, [pc, #28]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000d20:	621a      	str	r2, [r3, #32]
 8000d22:	4a06      	ldr	r2, [pc, #24]	; (8000d3c <HAL_ADC_MspInit+0xc8>)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d28:	bf00      	nop
 8000d2a:	3720      	adds	r7, #32
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40012400 	.word	0x40012400
 8000d34:	40021000 	.word	0x40021000
 8000d38:	40011000 	.word	0x40011000
 8000d3c:	2000016c 	.word	0x2000016c
 8000d40:	40020008 	.word	0x40020008

08000d44 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0d      	ldr	r2, [pc, #52]	; (8000d88 <HAL_TIM_PWM_MspInit+0x44>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d113      	bne.n	8000d7e <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d56:	4b0d      	ldr	r3, [pc, #52]	; (8000d8c <HAL_TIM_PWM_MspInit+0x48>)
 8000d58:	69db      	ldr	r3, [r3, #28]
 8000d5a:	4a0c      	ldr	r2, [pc, #48]	; (8000d8c <HAL_TIM_PWM_MspInit+0x48>)
 8000d5c:	f043 0302 	orr.w	r3, r3, #2
 8000d60:	61d3      	str	r3, [r2, #28]
 8000d62:	4b0a      	ldr	r3, [pc, #40]	; (8000d8c <HAL_TIM_PWM_MspInit+0x48>)
 8000d64:	69db      	ldr	r3, [r3, #28]
 8000d66:	f003 0302 	and.w	r3, r3, #2
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2100      	movs	r1, #0
 8000d72:	201d      	movs	r0, #29
 8000d74:	f000 ff1b 	bl	8001bae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d78:	201d      	movs	r0, #29
 8000d7a:	f000 ff34 	bl	8001be6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000d7e:	bf00      	nop
 8000d80:	3710      	adds	r7, #16
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40000400 	.word	0x40000400
 8000d8c:	40021000 	.word	0x40021000

08000d90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a09      	ldr	r2, [pc, #36]	; (8000dc4 <HAL_TIM_Base_MspInit+0x34>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d10b      	bne.n	8000dba <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000da2:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <HAL_TIM_Base_MspInit+0x38>)
 8000da4:	69db      	ldr	r3, [r3, #28]
 8000da6:	4a08      	ldr	r2, [pc, #32]	; (8000dc8 <HAL_TIM_Base_MspInit+0x38>)
 8000da8:	f043 0310 	orr.w	r3, r3, #16
 8000dac:	61d3      	str	r3, [r2, #28]
 8000dae:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <HAL_TIM_Base_MspInit+0x38>)
 8000db0:	69db      	ldr	r3, [r3, #28]
 8000db2:	f003 0310 	and.w	r3, r3, #16
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000dba:	bf00      	nop
 8000dbc:	3714      	adds	r7, #20
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bc80      	pop	{r7}
 8000dc2:	4770      	bx	lr
 8000dc4:	40001000 	.word	0x40001000
 8000dc8:	40021000 	.word	0x40021000

08000dcc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b088      	sub	sp, #32
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd4:	f107 0310 	add.w	r3, r7, #16
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	605a      	str	r2, [r3, #4]
 8000dde:	609a      	str	r2, [r3, #8]
 8000de0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a0f      	ldr	r2, [pc, #60]	; (8000e24 <HAL_TIM_MspPostInit+0x58>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d117      	bne.n	8000e1c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dec:	4b0e      	ldr	r3, [pc, #56]	; (8000e28 <HAL_TIM_MspPostInit+0x5c>)
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	4a0d      	ldr	r2, [pc, #52]	; (8000e28 <HAL_TIM_MspPostInit+0x5c>)
 8000df2:	f043 0304 	orr.w	r3, r3, #4
 8000df6:	6193      	str	r3, [r2, #24]
 8000df8:	4b0b      	ldr	r3, [pc, #44]	; (8000e28 <HAL_TIM_MspPostInit+0x5c>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	f003 0304 	and.w	r3, r3, #4
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e04:	23c0      	movs	r3, #192	; 0xc0
 8000e06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e10:	f107 0310 	add.w	r3, r7, #16
 8000e14:	4619      	mov	r1, r3
 8000e16:	4805      	ldr	r0, [pc, #20]	; (8000e2c <HAL_TIM_MspPostInit+0x60>)
 8000e18:	f001 fb82 	bl	8002520 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000e1c:	bf00      	nop
 8000e1e:	3720      	adds	r7, #32
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40000400 	.word	0x40000400
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	40010800 	.word	0x40010800

08000e30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b08a      	sub	sp, #40	; 0x28
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e38:	f107 0318 	add.w	r3, r7, #24
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a4f      	ldr	r2, [pc, #316]	; (8000f88 <HAL_UART_MspInit+0x158>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d160      	bne.n	8000f12 <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e50:	4b4e      	ldr	r3, [pc, #312]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	4a4d      	ldr	r2, [pc, #308]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000e56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e5a:	6193      	str	r3, [r2, #24]
 8000e5c:	4b4b      	ldr	r3, [pc, #300]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e64:	617b      	str	r3, [r7, #20]
 8000e66:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e68:	4b48      	ldr	r3, [pc, #288]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	4a47      	ldr	r2, [pc, #284]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000e6e:	f043 0304 	orr.w	r3, r3, #4
 8000e72:	6193      	str	r3, [r2, #24]
 8000e74:	4b45      	ldr	r3, [pc, #276]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000e76:	699b      	ldr	r3, [r3, #24]
 8000e78:	f003 0304 	and.w	r3, r3, #4
 8000e7c:	613b      	str	r3, [r7, #16]
 8000e7e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e86:	2302      	movs	r3, #2
 8000e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8e:	f107 0318 	add.w	r3, r7, #24
 8000e92:	4619      	mov	r1, r3
 8000e94:	483e      	ldr	r0, [pc, #248]	; (8000f90 <HAL_UART_MspInit+0x160>)
 8000e96:	f001 fb43 	bl	8002520 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea8:	f107 0318 	add.w	r3, r7, #24
 8000eac:	4619      	mov	r1, r3
 8000eae:	4838      	ldr	r0, [pc, #224]	; (8000f90 <HAL_UART_MspInit+0x160>)
 8000eb0:	f001 fb36 	bl	8002520 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8000eb4:	4b37      	ldr	r3, [pc, #220]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000eb6:	4a38      	ldr	r2, [pc, #224]	; (8000f98 <HAL_UART_MspInit+0x168>)
 8000eb8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000eba:	4b36      	ldr	r3, [pc, #216]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000ebc:	2210      	movs	r2, #16
 8000ebe:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ec0:	4b34      	ldr	r3, [pc, #208]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ec6:	4b33      	ldr	r3, [pc, #204]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000ec8:	2280      	movs	r2, #128	; 0x80
 8000eca:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ecc:	4b31      	ldr	r3, [pc, #196]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ed2:	4b30      	ldr	r3, [pc, #192]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000ed8:	4b2e      	ldr	r3, [pc, #184]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ede:	4b2d      	ldr	r3, [pc, #180]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000ee4:	482b      	ldr	r0, [pc, #172]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000ee6:	f000 fe99 	bl	8001c1c <HAL_DMA_Init>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000ef0:	f7ff fe88 	bl	8000c04 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4a27      	ldr	r2, [pc, #156]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000ef8:	635a      	str	r2, [r3, #52]	; 0x34
 8000efa:	4a26      	ldr	r2, [pc, #152]	; (8000f94 <HAL_UART_MspInit+0x164>)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f00:	2200      	movs	r2, #0
 8000f02:	2100      	movs	r1, #0
 8000f04:	2025      	movs	r0, #37	; 0x25
 8000f06:	f000 fe52 	bl	8001bae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f0a:	2025      	movs	r0, #37	; 0x25
 8000f0c:	f000 fe6b 	bl	8001be6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f10:	e036      	b.n	8000f80 <HAL_UART_MspInit+0x150>
  else if(huart->Instance==USART3)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a21      	ldr	r2, [pc, #132]	; (8000f9c <HAL_UART_MspInit+0x16c>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d131      	bne.n	8000f80 <HAL_UART_MspInit+0x150>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f1c:	4b1b      	ldr	r3, [pc, #108]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000f1e:	69db      	ldr	r3, [r3, #28]
 8000f20:	4a1a      	ldr	r2, [pc, #104]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000f22:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f26:	61d3      	str	r3, [r2, #28]
 8000f28:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000f2a:	69db      	ldr	r3, [r3, #28]
 8000f2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f34:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000f36:	699b      	ldr	r3, [r3, #24]
 8000f38:	4a14      	ldr	r2, [pc, #80]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000f3a:	f043 0308 	orr.w	r3, r3, #8
 8000f3e:	6193      	str	r3, [r2, #24]
 8000f40:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <HAL_UART_MspInit+0x15c>)
 8000f42:	699b      	ldr	r3, [r3, #24]
 8000f44:	f003 0308 	and.w	r3, r3, #8
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f52:	2302      	movs	r3, #2
 8000f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f56:	2303      	movs	r3, #3
 8000f58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f5a:	f107 0318 	add.w	r3, r7, #24
 8000f5e:	4619      	mov	r1, r3
 8000f60:	480f      	ldr	r0, [pc, #60]	; (8000fa0 <HAL_UART_MspInit+0x170>)
 8000f62:	f001 fadd 	bl	8002520 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f74:	f107 0318 	add.w	r3, r7, #24
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4809      	ldr	r0, [pc, #36]	; (8000fa0 <HAL_UART_MspInit+0x170>)
 8000f7c:	f001 fad0 	bl	8002520 <HAL_GPIO_Init>
}
 8000f80:	bf00      	nop
 8000f82:	3728      	adds	r7, #40	; 0x28
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40013800 	.word	0x40013800
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	40010800 	.word	0x40010800
 8000f94:	200002c8 	.word	0x200002c8
 8000f98:	40020044 	.word	0x40020044
 8000f9c:	40004800 	.word	0x40004800
 8000fa0:	40010c00 	.word	0x40010c00

08000fa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fa8:	e7fe      	b.n	8000fa8 <NMI_Handler+0x4>

08000faa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000faa:	b480      	push	{r7}
 8000fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fae:	e7fe      	b.n	8000fae <HardFault_Handler+0x4>

08000fb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fb4:	e7fe      	b.n	8000fb4 <MemManage_Handler+0x4>

08000fb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fba:	e7fe      	b.n	8000fba <BusFault_Handler+0x4>

08000fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <UsageFault_Handler+0x4>

08000fc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc80      	pop	{r7}
 8000fcc:	4770      	bx	lr

08000fce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr

08000fda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr

08000fe6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fea:	f000 f8f5 	bl	80011d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ff8:	4802      	ldr	r0, [pc, #8]	; (8001004 <DMA1_Channel1_IRQHandler+0x10>)
 8000ffa:	f001 f827 	bl	800204c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	2000016c 	.word	0x2000016c

08001008 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800100c:	4802      	ldr	r0, [pc, #8]	; (8001018 <DMA1_Channel4_IRQHandler+0x10>)
 800100e:	f001 f81d 	bl	800204c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	200002c8 	.word	0x200002c8

0800101c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001020:	4802      	ldr	r0, [pc, #8]	; (800102c <TIM3_IRQHandler+0x10>)
 8001022:	f002 faab 	bl	800357c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	200001b0 	.word	0x200001b0

08001030 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001034:	4802      	ldr	r0, [pc, #8]	; (8001040 <USART1_IRQHandler+0x10>)
 8001036:	f003 f817 	bl	8004068 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20000240 	.word	0x20000240

08001044 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
	return 1;
 8001048:	2301      	movs	r3, #1
}
 800104a:	4618      	mov	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	bc80      	pop	{r7}
 8001050:	4770      	bx	lr

08001052 <_kill>:

int _kill(int pid, int sig)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b082      	sub	sp, #8
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800105c:	f003 fc70 	bl	8004940 <__errno>
 8001060:	4603      	mov	r3, r0
 8001062:	2216      	movs	r2, #22
 8001064:	601a      	str	r2, [r3, #0]
	return -1;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295
}
 800106a:	4618      	mov	r0, r3
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <_exit>:

void _exit (int status)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b082      	sub	sp, #8
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800107a:	f04f 31ff 	mov.w	r1, #4294967295
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ffe7 	bl	8001052 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001084:	e7fe      	b.n	8001084 <_exit+0x12>
	...

08001088 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001090:	4a14      	ldr	r2, [pc, #80]	; (80010e4 <_sbrk+0x5c>)
 8001092:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <_sbrk+0x60>)
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800109c:	4b13      	ldr	r3, [pc, #76]	; (80010ec <_sbrk+0x64>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d102      	bne.n	80010aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a4:	4b11      	ldr	r3, [pc, #68]	; (80010ec <_sbrk+0x64>)
 80010a6:	4a12      	ldr	r2, [pc, #72]	; (80010f0 <_sbrk+0x68>)
 80010a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010aa:	4b10      	ldr	r3, [pc, #64]	; (80010ec <_sbrk+0x64>)
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4413      	add	r3, r2
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d207      	bcs.n	80010c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010b8:	f003 fc42 	bl	8004940 <__errno>
 80010bc:	4603      	mov	r3, r0
 80010be:	220c      	movs	r2, #12
 80010c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295
 80010c6:	e009      	b.n	80010dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010c8:	4b08      	ldr	r3, [pc, #32]	; (80010ec <_sbrk+0x64>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ce:	4b07      	ldr	r3, [pc, #28]	; (80010ec <_sbrk+0x64>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	4a05      	ldr	r2, [pc, #20]	; (80010ec <_sbrk+0x64>)
 80010d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010da:	68fb      	ldr	r3, [r7, #12]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20010000 	.word	0x20010000
 80010e8:	00000400 	.word	0x00000400
 80010ec:	2000030c 	.word	0x2000030c
 80010f0:	20000328 	.word	0x20000328

080010f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr

08001100 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001100:	480c      	ldr	r0, [pc, #48]	; (8001134 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001102:	490d      	ldr	r1, [pc, #52]	; (8001138 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001104:	4a0d      	ldr	r2, [pc, #52]	; (800113c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001108:	e002      	b.n	8001110 <LoopCopyDataInit>

0800110a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800110c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110e:	3304      	adds	r3, #4

08001110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001114:	d3f9      	bcc.n	800110a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001116:	4a0a      	ldr	r2, [pc, #40]	; (8001140 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001118:	4c0a      	ldr	r4, [pc, #40]	; (8001144 <LoopFillZerobss+0x22>)
  movs r3, #0
 800111a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800111c:	e001      	b.n	8001122 <LoopFillZerobss>

0800111e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001120:	3204      	adds	r2, #4

08001122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001124:	d3fb      	bcc.n	800111e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001126:	f7ff ffe5 	bl	80010f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800112a:	f003 fc0f 	bl	800494c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800112e:	f7ff fb3f 	bl	80007b0 <main>
  bx lr
 8001132:	4770      	bx	lr
  ldr r0, =_sdata
 8001134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001138:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800113c:	0800544c 	.word	0x0800544c
  ldr r2, =_sbss
 8001140:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001144:	20000328 	.word	0x20000328

08001148 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001148:	e7fe      	b.n	8001148 <ADC1_2_IRQHandler>
	...

0800114c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001150:	4b08      	ldr	r3, [pc, #32]	; (8001174 <HAL_Init+0x28>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a07      	ldr	r2, [pc, #28]	; (8001174 <HAL_Init+0x28>)
 8001156:	f043 0310 	orr.w	r3, r3, #16
 800115a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800115c:	2003      	movs	r0, #3
 800115e:	f000 fd1b 	bl	8001b98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001162:	200f      	movs	r0, #15
 8001164:	f000 f808 	bl	8001178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001168:	f7ff fd52 	bl	8000c10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40022000 	.word	0x40022000

08001178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <HAL_InitTick+0x54>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_InitTick+0x58>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	4619      	mov	r1, r3
 800118a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800118e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001192:	fbb2 f3f3 	udiv	r3, r2, r3
 8001196:	4618      	mov	r0, r3
 8001198:	f000 fd33 	bl	8001c02 <HAL_SYSTICK_Config>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e00e      	b.n	80011c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b0f      	cmp	r3, #15
 80011aa:	d80a      	bhi.n	80011c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011ac:	2200      	movs	r2, #0
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	f04f 30ff 	mov.w	r0, #4294967295
 80011b4:	f000 fcfb 	bl	8001bae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011b8:	4a06      	ldr	r2, [pc, #24]	; (80011d4 <HAL_InitTick+0x5c>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011be:	2300      	movs	r3, #0
 80011c0:	e000      	b.n	80011c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20000000 	.word	0x20000000
 80011d0:	20000008 	.word	0x20000008
 80011d4:	20000004 	.word	0x20000004

080011d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011dc:	4b05      	ldr	r3, [pc, #20]	; (80011f4 <HAL_IncTick+0x1c>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <HAL_IncTick+0x20>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4413      	add	r3, r2
 80011e8:	4a03      	ldr	r2, [pc, #12]	; (80011f8 <HAL_IncTick+0x20>)
 80011ea:	6013      	str	r3, [r2, #0]
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr
 80011f4:	20000008 	.word	0x20000008
 80011f8:	20000310 	.word	0x20000310

080011fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001200:	4b02      	ldr	r3, [pc, #8]	; (800120c <HAL_GetTick+0x10>)
 8001202:	681b      	ldr	r3, [r3, #0]
}
 8001204:	4618      	mov	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr
 800120c:	20000310 	.word	0x20000310

08001210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001218:	f7ff fff0 	bl	80011fc <HAL_GetTick>
 800121c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001228:	d005      	beq.n	8001236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800122a:	4b0a      	ldr	r3, [pc, #40]	; (8001254 <HAL_Delay+0x44>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	461a      	mov	r2, r3
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4413      	add	r3, r2
 8001234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001236:	bf00      	nop
 8001238:	f7ff ffe0 	bl	80011fc <HAL_GetTick>
 800123c:	4602      	mov	r2, r0
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	68fa      	ldr	r2, [r7, #12]
 8001244:	429a      	cmp	r2, r3
 8001246:	d8f7      	bhi.n	8001238 <HAL_Delay+0x28>
  {
  }
}
 8001248:	bf00      	nop
 800124a:	bf00      	nop
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000008 	.word	0x20000008

08001258 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001260:	2300      	movs	r3, #0
 8001262:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001264:	2300      	movs	r3, #0
 8001266:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001268:	2300      	movs	r3, #0
 800126a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800126c:	2300      	movs	r3, #0
 800126e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e0ce      	b.n	8001418 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001284:	2b00      	cmp	r3, #0
 8001286:	d109      	bne.n	800129c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2200      	movs	r2, #0
 800128c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2200      	movs	r2, #0
 8001292:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff fcec 	bl	8000c74 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f000 fb07 	bl	80018b0 <ADC_ConversionStop_Disable>
 80012a2:	4603      	mov	r3, r0
 80012a4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012aa:	f003 0310 	and.w	r3, r3, #16
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	f040 80a9 	bne.w	8001406 <HAL_ADC_Init+0x1ae>
 80012b4:	7dfb      	ldrb	r3, [r7, #23]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	f040 80a5 	bne.w	8001406 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012c4:	f023 0302 	bic.w	r3, r3, #2
 80012c8:	f043 0202 	orr.w	r2, r3, #2
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4951      	ldr	r1, [pc, #324]	; (8001420 <HAL_ADC_Init+0x1c8>)
 80012da:	428b      	cmp	r3, r1
 80012dc:	d10a      	bne.n	80012f4 <HAL_ADC_Init+0x9c>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80012e6:	d002      	beq.n	80012ee <HAL_ADC_Init+0x96>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	69db      	ldr	r3, [r3, #28]
 80012ec:	e004      	b.n	80012f8 <HAL_ADC_Init+0xa0>
 80012ee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80012f2:	e001      	b.n	80012f8 <HAL_ADC_Init+0xa0>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80012f8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	7b1b      	ldrb	r3, [r3, #12]
 80012fe:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001300:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001302:	68ba      	ldr	r2, [r7, #8]
 8001304:	4313      	orrs	r3, r2
 8001306:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001310:	d003      	beq.n	800131a <HAL_ADC_Init+0xc2>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d102      	bne.n	8001320 <HAL_ADC_Init+0xc8>
 800131a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800131e:	e000      	b.n	8001322 <HAL_ADC_Init+0xca>
 8001320:	2300      	movs	r3, #0
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4313      	orrs	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	7d1b      	ldrb	r3, [r3, #20]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d119      	bne.n	8001364 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	7b1b      	ldrb	r3, [r3, #12]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d109      	bne.n	800134c <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	3b01      	subs	r3, #1
 800133e:	035a      	lsls	r2, r3, #13
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	4313      	orrs	r3, r2
 8001344:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	e00b      	b.n	8001364 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001350:	f043 0220 	orr.w	r2, r3, #32
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135c:	f043 0201 	orr.w	r2, r3, #1
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	430a      	orrs	r2, r1
 8001376:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	689a      	ldr	r2, [r3, #8]
 800137e:	4b29      	ldr	r3, [pc, #164]	; (8001424 <HAL_ADC_Init+0x1cc>)
 8001380:	4013      	ands	r3, r2
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	6812      	ldr	r2, [r2, #0]
 8001386:	68b9      	ldr	r1, [r7, #8]
 8001388:	430b      	orrs	r3, r1
 800138a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001394:	d003      	beq.n	800139e <HAL_ADC_Init+0x146>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d104      	bne.n	80013a8 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	691b      	ldr	r3, [r3, #16]
 80013a2:	3b01      	subs	r3, #1
 80013a4:	051b      	lsls	r3, r3, #20
 80013a6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ae:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	430a      	orrs	r2, r1
 80013ba:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	689a      	ldr	r2, [r3, #8]
 80013c2:	4b19      	ldr	r3, [pc, #100]	; (8001428 <HAL_ADC_Init+0x1d0>)
 80013c4:	4013      	ands	r3, r2
 80013c6:	68ba      	ldr	r2, [r7, #8]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d10b      	bne.n	80013e4 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013d6:	f023 0303 	bic.w	r3, r3, #3
 80013da:	f043 0201 	orr.w	r2, r3, #1
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013e2:	e018      	b.n	8001416 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e8:	f023 0312 	bic.w	r3, r3, #18
 80013ec:	f043 0210 	orr.w	r2, r3, #16
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013f8:	f043 0201 	orr.w	r2, r3, #1
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001404:	e007      	b.n	8001416 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800140a:	f043 0210 	orr.w	r2, r3, #16
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001416:	7dfb      	ldrb	r3, [r7, #23]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40013c00 	.word	0x40013c00
 8001424:	ffe1f7fd 	.word	0xffe1f7fd
 8001428:	ff1f0efe 	.word	0xff1f0efe

0800142c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001438:	2300      	movs	r3, #0
 800143a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a64      	ldr	r2, [pc, #400]	; (80015d4 <HAL_ADC_Start_DMA+0x1a8>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d004      	beq.n	8001450 <HAL_ADC_Start_DMA+0x24>
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a63      	ldr	r2, [pc, #396]	; (80015d8 <HAL_ADC_Start_DMA+0x1ac>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d106      	bne.n	800145e <HAL_ADC_Start_DMA+0x32>
 8001450:	4b60      	ldr	r3, [pc, #384]	; (80015d4 <HAL_ADC_Start_DMA+0x1a8>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001458:	2b00      	cmp	r3, #0
 800145a:	f040 80b3 	bne.w	80015c4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001464:	2b01      	cmp	r3, #1
 8001466:	d101      	bne.n	800146c <HAL_ADC_Start_DMA+0x40>
 8001468:	2302      	movs	r3, #2
 800146a:	e0ae      	b.n	80015ca <HAL_ADC_Start_DMA+0x19e>
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	2201      	movs	r2, #1
 8001470:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001474:	68f8      	ldr	r0, [r7, #12]
 8001476:	f000 f9c1 	bl	80017fc <ADC_Enable>
 800147a:	4603      	mov	r3, r0
 800147c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800147e:	7dfb      	ldrb	r3, [r7, #23]
 8001480:	2b00      	cmp	r3, #0
 8001482:	f040 809a 	bne.w	80015ba <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800148a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800148e:	f023 0301 	bic.w	r3, r3, #1
 8001492:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a4e      	ldr	r2, [pc, #312]	; (80015d8 <HAL_ADC_Start_DMA+0x1ac>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d105      	bne.n	80014b0 <HAL_ADC_Start_DMA+0x84>
 80014a4:	4b4b      	ldr	r3, [pc, #300]	; (80015d4 <HAL_ADC_Start_DMA+0x1a8>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d115      	bne.n	80014dc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d026      	beq.n	8001518 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80014d2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014da:	e01d      	b.n	8001518 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014e0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a39      	ldr	r2, [pc, #228]	; (80015d4 <HAL_ADC_Start_DMA+0x1a8>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d004      	beq.n	80014fc <HAL_ADC_Start_DMA+0xd0>
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a38      	ldr	r2, [pc, #224]	; (80015d8 <HAL_ADC_Start_DMA+0x1ac>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d10d      	bne.n	8001518 <HAL_ADC_Start_DMA+0xec>
 80014fc:	4b35      	ldr	r3, [pc, #212]	; (80015d4 <HAL_ADC_Start_DMA+0x1a8>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001504:	2b00      	cmp	r3, #0
 8001506:	d007      	beq.n	8001518 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800150c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001510:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800151c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d006      	beq.n	8001532 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001528:	f023 0206 	bic.w	r2, r3, #6
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001530:	e002      	b.n	8001538 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2200      	movs	r2, #0
 8001536:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	2200      	movs	r2, #0
 800153c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6a1b      	ldr	r3, [r3, #32]
 8001544:	4a25      	ldr	r2, [pc, #148]	; (80015dc <HAL_ADC_Start_DMA+0x1b0>)
 8001546:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	6a1b      	ldr	r3, [r3, #32]
 800154c:	4a24      	ldr	r2, [pc, #144]	; (80015e0 <HAL_ADC_Start_DMA+0x1b4>)
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	6a1b      	ldr	r3, [r3, #32]
 8001554:	4a23      	ldr	r2, [pc, #140]	; (80015e4 <HAL_ADC_Start_DMA+0x1b8>)
 8001556:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f06f 0202 	mvn.w	r2, #2
 8001560:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	689a      	ldr	r2, [r3, #8]
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001570:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	6a18      	ldr	r0, [r3, #32]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	334c      	adds	r3, #76	; 0x4c
 800157c:	4619      	mov	r1, r3
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f000 fbc1 	bl	8001d08 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001590:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001594:	d108      	bne.n	80015a8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	689a      	ldr	r2, [r3, #8]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80015a4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80015a6:	e00f      	b.n	80015c8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	689a      	ldr	r2, [r3, #8]
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80015b6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80015b8:	e006      	b.n	80015c8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80015c2:	e001      	b.n	80015c8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80015c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3718      	adds	r7, #24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40012400 	.word	0x40012400
 80015d8:	40012800 	.word	0x40012800
 80015dc:	08001933 	.word	0x08001933
 80015e0:	080019af 	.word	0x080019af
 80015e4:	080019cb 	.word	0x080019cb

080015e8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80015f0:	bf00      	nop
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr

080015fa <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80015fa:	b480      	push	{r7}
 80015fc:	b083      	sub	sp, #12
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001602:	bf00      	nop
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001616:	2300      	movs	r3, #0
 8001618:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800161a:	2300      	movs	r3, #0
 800161c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001624:	2b01      	cmp	r3, #1
 8001626:	d101      	bne.n	800162c <HAL_ADC_ConfigChannel+0x20>
 8001628:	2302      	movs	r3, #2
 800162a:	e0dc      	b.n	80017e6 <HAL_ADC_ConfigChannel+0x1da>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	2b06      	cmp	r3, #6
 800163a:	d81c      	bhi.n	8001676 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685a      	ldr	r2, [r3, #4]
 8001646:	4613      	mov	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	3b05      	subs	r3, #5
 800164e:	221f      	movs	r2, #31
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43db      	mvns	r3, r3
 8001656:	4019      	ands	r1, r3
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	6818      	ldr	r0, [r3, #0]
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685a      	ldr	r2, [r3, #4]
 8001660:	4613      	mov	r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	4413      	add	r3, r2
 8001666:	3b05      	subs	r3, #5
 8001668:	fa00 f203 	lsl.w	r2, r0, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	430a      	orrs	r2, r1
 8001672:	635a      	str	r2, [r3, #52]	; 0x34
 8001674:	e03c      	b.n	80016f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b0c      	cmp	r3, #12
 800167c:	d81c      	bhi.n	80016b8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685a      	ldr	r2, [r3, #4]
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	3b23      	subs	r3, #35	; 0x23
 8001690:	221f      	movs	r2, #31
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	43db      	mvns	r3, r3
 8001698:	4019      	ands	r1, r3
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	6818      	ldr	r0, [r3, #0]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	4613      	mov	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	4413      	add	r3, r2
 80016a8:	3b23      	subs	r3, #35	; 0x23
 80016aa:	fa00 f203 	lsl.w	r2, r0, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	430a      	orrs	r2, r1
 80016b4:	631a      	str	r2, [r3, #48]	; 0x30
 80016b6:	e01b      	b.n	80016f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685a      	ldr	r2, [r3, #4]
 80016c2:	4613      	mov	r3, r2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	4413      	add	r3, r2
 80016c8:	3b41      	subs	r3, #65	; 0x41
 80016ca:	221f      	movs	r2, #31
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	4019      	ands	r1, r3
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	6818      	ldr	r0, [r3, #0]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	4613      	mov	r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	3b41      	subs	r3, #65	; 0x41
 80016e4:	fa00 f203 	lsl.w	r2, r0, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	430a      	orrs	r2, r1
 80016ee:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b09      	cmp	r3, #9
 80016f6:	d91c      	bls.n	8001732 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68d9      	ldr	r1, [r3, #12]
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	4613      	mov	r3, r2
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	4413      	add	r3, r2
 8001708:	3b1e      	subs	r3, #30
 800170a:	2207      	movs	r2, #7
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	43db      	mvns	r3, r3
 8001712:	4019      	ands	r1, r3
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	6898      	ldr	r0, [r3, #8]
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4613      	mov	r3, r2
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	4413      	add	r3, r2
 8001722:	3b1e      	subs	r3, #30
 8001724:	fa00 f203 	lsl.w	r2, r0, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	430a      	orrs	r2, r1
 800172e:	60da      	str	r2, [r3, #12]
 8001730:	e019      	b.n	8001766 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	6919      	ldr	r1, [r3, #16]
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	4613      	mov	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	4413      	add	r3, r2
 8001742:	2207      	movs	r2, #7
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	4019      	ands	r1, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	6898      	ldr	r0, [r3, #8]
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4613      	mov	r3, r2
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	4413      	add	r3, r2
 800175a:	fa00 f203 	lsl.w	r2, r0, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	430a      	orrs	r2, r1
 8001764:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	2b10      	cmp	r3, #16
 800176c:	d003      	beq.n	8001776 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001772:	2b11      	cmp	r3, #17
 8001774:	d132      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a1d      	ldr	r2, [pc, #116]	; (80017f0 <HAL_ADC_ConfigChannel+0x1e4>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d125      	bne.n	80017cc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d126      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800179c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2b10      	cmp	r3, #16
 80017a4:	d11a      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017a6:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <HAL_ADC_ConfigChannel+0x1e8>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a13      	ldr	r2, [pc, #76]	; (80017f8 <HAL_ADC_ConfigChannel+0x1ec>)
 80017ac:	fba2 2303 	umull	r2, r3, r2, r3
 80017b0:	0c9a      	lsrs	r2, r3, #18
 80017b2:	4613      	mov	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017bc:	e002      	b.n	80017c4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	3b01      	subs	r3, #1
 80017c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1f9      	bne.n	80017be <HAL_ADC_ConfigChannel+0x1b2>
 80017ca:	e007      	b.n	80017dc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d0:	f043 0220 	orr.w	r2, r3, #32
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr
 80017f0:	40012400 	.word	0x40012400
 80017f4:	20000000 	.word	0x20000000
 80017f8:	431bde83 	.word	0x431bde83

080017fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001804:	2300      	movs	r3, #0
 8001806:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	2b01      	cmp	r3, #1
 8001818:	d040      	beq.n	800189c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f042 0201 	orr.w	r2, r2, #1
 8001828:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800182a:	4b1f      	ldr	r3, [pc, #124]	; (80018a8 <ADC_Enable+0xac>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a1f      	ldr	r2, [pc, #124]	; (80018ac <ADC_Enable+0xb0>)
 8001830:	fba2 2303 	umull	r2, r3, r2, r3
 8001834:	0c9b      	lsrs	r3, r3, #18
 8001836:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001838:	e002      	b.n	8001840 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	3b01      	subs	r3, #1
 800183e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1f9      	bne.n	800183a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001846:	f7ff fcd9 	bl	80011fc <HAL_GetTick>
 800184a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800184c:	e01f      	b.n	800188e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800184e:	f7ff fcd5 	bl	80011fc <HAL_GetTick>
 8001852:	4602      	mov	r2, r0
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	2b02      	cmp	r3, #2
 800185a:	d918      	bls.n	800188e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	2b01      	cmp	r3, #1
 8001868:	d011      	beq.n	800188e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800186e:	f043 0210 	orr.w	r2, r3, #16
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800187a:	f043 0201 	orr.w	r2, r3, #1
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e007      	b.n	800189e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	2b01      	cmp	r3, #1
 800189a:	d1d8      	bne.n	800184e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000000 	.word	0x20000000
 80018ac:	431bde83 	.word	0x431bde83

080018b0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d12e      	bne.n	8001928 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f022 0201 	bic.w	r2, r2, #1
 80018d8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80018da:	f7ff fc8f 	bl	80011fc <HAL_GetTick>
 80018de:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80018e0:	e01b      	b.n	800191a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80018e2:	f7ff fc8b 	bl	80011fc <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d914      	bls.n	800191a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d10d      	bne.n	800191a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001902:	f043 0210 	orr.w	r2, r3, #16
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800190e:	f043 0201 	orr.w	r2, r3, #1
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e007      	b.n	800192a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	2b01      	cmp	r3, #1
 8001926:	d0dc      	beq.n	80018e2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b084      	sub	sp, #16
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001944:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001948:	2b00      	cmp	r3, #0
 800194a:	d127      	bne.n	800199c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001950:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001962:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001966:	d115      	bne.n	8001994 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800196c:	2b00      	cmp	r3, #0
 800196e:	d111      	bne.n	8001994 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001974:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001980:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d105      	bne.n	8001994 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198c:	f043 0201 	orr.w	r2, r3, #1
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001994:	68f8      	ldr	r0, [r7, #12]
 8001996:	f7fe fd63 	bl	8000460 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800199a:	e004      	b.n	80019a6 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	6a1b      	ldr	r3, [r3, #32]
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	4798      	blx	r3
}
 80019a6:	bf00      	nop
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b084      	sub	sp, #16
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ba:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80019bc:	68f8      	ldr	r0, [r7, #12]
 80019be:	f7ff fe13 	bl	80015e8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80019c2:	bf00      	nop
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b084      	sub	sp, #16
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019dc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e8:	f043 0204 	orr.w	r2, r3, #4
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80019f0:	68f8      	ldr	r0, [r7, #12]
 80019f2:	f7ff fe02 	bl	80015fa <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f003 0307 	and.w	r3, r3, #7
 8001a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a10:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <__NVIC_SetPriorityGrouping+0x44>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a32:	4a04      	ldr	r2, [pc, #16]	; (8001a44 <__NVIC_SetPriorityGrouping+0x44>)
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	60d3      	str	r3, [r2, #12]
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	e000ed00 	.word	0xe000ed00

08001a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a4c:	4b04      	ldr	r3, [pc, #16]	; (8001a60 <__NVIC_GetPriorityGrouping+0x18>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	0a1b      	lsrs	r3, r3, #8
 8001a52:	f003 0307 	and.w	r3, r3, #7
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bc80      	pop	{r7}
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	db0b      	blt.n	8001a8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	f003 021f 	and.w	r2, r3, #31
 8001a7c:	4906      	ldr	r1, [pc, #24]	; (8001a98 <__NVIC_EnableIRQ+0x34>)
 8001a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a82:	095b      	lsrs	r3, r3, #5
 8001a84:	2001      	movs	r0, #1
 8001a86:	fa00 f202 	lsl.w	r2, r0, r2
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bc80      	pop	{r7}
 8001a96:	4770      	bx	lr
 8001a98:	e000e100 	.word	0xe000e100

08001a9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	6039      	str	r1, [r7, #0]
 8001aa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	db0a      	blt.n	8001ac6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	490c      	ldr	r1, [pc, #48]	; (8001ae8 <__NVIC_SetPriority+0x4c>)
 8001ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aba:	0112      	lsls	r2, r2, #4
 8001abc:	b2d2      	uxtb	r2, r2
 8001abe:	440b      	add	r3, r1
 8001ac0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ac4:	e00a      	b.n	8001adc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	4908      	ldr	r1, [pc, #32]	; (8001aec <__NVIC_SetPriority+0x50>)
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	f003 030f 	and.w	r3, r3, #15
 8001ad2:	3b04      	subs	r3, #4
 8001ad4:	0112      	lsls	r2, r2, #4
 8001ad6:	b2d2      	uxtb	r2, r2
 8001ad8:	440b      	add	r3, r1
 8001ada:	761a      	strb	r2, [r3, #24]
}
 8001adc:	bf00      	nop
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bc80      	pop	{r7}
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	e000e100 	.word	0xe000e100
 8001aec:	e000ed00 	.word	0xe000ed00

08001af0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b089      	sub	sp, #36	; 0x24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f003 0307 	and.w	r3, r3, #7
 8001b02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	f1c3 0307 	rsb	r3, r3, #7
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	bf28      	it	cs
 8001b0e:	2304      	movcs	r3, #4
 8001b10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	3304      	adds	r3, #4
 8001b16:	2b06      	cmp	r3, #6
 8001b18:	d902      	bls.n	8001b20 <NVIC_EncodePriority+0x30>
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	3b03      	subs	r3, #3
 8001b1e:	e000      	b.n	8001b22 <NVIC_EncodePriority+0x32>
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b24:	f04f 32ff 	mov.w	r2, #4294967295
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	43da      	mvns	r2, r3
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	401a      	ands	r2, r3
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b38:	f04f 31ff 	mov.w	r1, #4294967295
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b42:	43d9      	mvns	r1, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b48:	4313      	orrs	r3, r2
         );
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3724      	adds	r7, #36	; 0x24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr

08001b54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b64:	d301      	bcc.n	8001b6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b66:	2301      	movs	r3, #1
 8001b68:	e00f      	b.n	8001b8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b6a:	4a0a      	ldr	r2, [pc, #40]	; (8001b94 <SysTick_Config+0x40>)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	3b01      	subs	r3, #1
 8001b70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b72:	210f      	movs	r1, #15
 8001b74:	f04f 30ff 	mov.w	r0, #4294967295
 8001b78:	f7ff ff90 	bl	8001a9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b7c:	4b05      	ldr	r3, [pc, #20]	; (8001b94 <SysTick_Config+0x40>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b82:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <SysTick_Config+0x40>)
 8001b84:	2207      	movs	r2, #7
 8001b86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	e000e010 	.word	0xe000e010

08001b98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f7ff ff2d 	bl	8001a00 <__NVIC_SetPriorityGrouping>
}
 8001ba6:	bf00      	nop
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b086      	sub	sp, #24
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	60b9      	str	r1, [r7, #8]
 8001bb8:	607a      	str	r2, [r7, #4]
 8001bba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bc0:	f7ff ff42 	bl	8001a48 <__NVIC_GetPriorityGrouping>
 8001bc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	68b9      	ldr	r1, [r7, #8]
 8001bca:	6978      	ldr	r0, [r7, #20]
 8001bcc:	f7ff ff90 	bl	8001af0 <NVIC_EncodePriority>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff ff5f 	bl	8001a9c <__NVIC_SetPriority>
}
 8001bde:	bf00      	nop
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b082      	sub	sp, #8
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	4603      	mov	r3, r0
 8001bee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff ff35 	bl	8001a64 <__NVIC_EnableIRQ>
}
 8001bfa:	bf00      	nop
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b082      	sub	sp, #8
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7ff ffa2 	bl	8001b54 <SysTick_Config>
 8001c10:	4603      	mov	r3, r0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
	...

08001c1c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d101      	bne.n	8001c32 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e059      	b.n	8001ce6 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	461a      	mov	r2, r3
 8001c38:	4b2d      	ldr	r3, [pc, #180]	; (8001cf0 <HAL_DMA_Init+0xd4>)
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d80f      	bhi.n	8001c5e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	461a      	mov	r2, r3
 8001c44:	4b2b      	ldr	r3, [pc, #172]	; (8001cf4 <HAL_DMA_Init+0xd8>)
 8001c46:	4413      	add	r3, r2
 8001c48:	4a2b      	ldr	r2, [pc, #172]	; (8001cf8 <HAL_DMA_Init+0xdc>)
 8001c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4e:	091b      	lsrs	r3, r3, #4
 8001c50:	009a      	lsls	r2, r3, #2
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a28      	ldr	r2, [pc, #160]	; (8001cfc <HAL_DMA_Init+0xe0>)
 8001c5a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001c5c:	e00e      	b.n	8001c7c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	461a      	mov	r2, r3
 8001c64:	4b26      	ldr	r3, [pc, #152]	; (8001d00 <HAL_DMA_Init+0xe4>)
 8001c66:	4413      	add	r3, r2
 8001c68:	4a23      	ldr	r2, [pc, #140]	; (8001cf8 <HAL_DMA_Init+0xdc>)
 8001c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c6e:	091b      	lsrs	r3, r3, #4
 8001c70:	009a      	lsls	r2, r3, #2
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a22      	ldr	r2, [pc, #136]	; (8001d04 <HAL_DMA_Init+0xe8>)
 8001c7a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2202      	movs	r2, #2
 8001c80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001c92:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001c96:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001ca0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	695b      	ldr	r3, [r3, #20]
 8001cb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	69db      	ldr	r3, [r3, #28]
 8001cbe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr
 8001cf0:	40020407 	.word	0x40020407
 8001cf4:	bffdfff8 	.word	0xbffdfff8
 8001cf8:	cccccccd 	.word	0xcccccccd
 8001cfc:	40020000 	.word	0x40020000
 8001d00:	bffdfbf8 	.word	0xbffdfbf8
 8001d04:	40020400 	.word	0x40020400

08001d08 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
 8001d14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d16:	2300      	movs	r3, #0
 8001d18:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d101      	bne.n	8001d28 <HAL_DMA_Start_IT+0x20>
 8001d24:	2302      	movs	r3, #2
 8001d26:	e04a      	b.n	8001dbe <HAL_DMA_Start_IT+0xb6>
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d13a      	bne.n	8001db0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	2202      	movs	r2, #2
 8001d3e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2200      	movs	r2, #0
 8001d46:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f022 0201 	bic.w	r2, r2, #1
 8001d56:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	68b9      	ldr	r1, [r7, #8]
 8001d5e:	68f8      	ldr	r0, [r7, #12]
 8001d60:	f000 fbb0 	bl	80024c4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d008      	beq.n	8001d7e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f042 020e 	orr.w	r2, r2, #14
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	e00f      	b.n	8001d9e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f022 0204 	bic.w	r2, r2, #4
 8001d8c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f042 020a 	orr.w	r2, r2, #10
 8001d9c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f042 0201 	orr.w	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	e005      	b.n	8001dbc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001db8:	2302      	movs	r3, #2
 8001dba:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001dbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3718      	adds	r7, #24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	b085      	sub	sp, #20
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d008      	beq.n	8001dee <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2204      	movs	r2, #4
 8001de0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e020      	b.n	8001e30 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 020e 	bic.w	r2, r2, #14
 8001dfc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f022 0201 	bic.w	r2, r2, #1
 8001e0c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e16:	2101      	movs	r1, #1
 8001e18:	fa01 f202 	lsl.w	r2, r1, r2
 8001e1c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2201      	movs	r2, #1
 8001e22:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr
	...

08001e3c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e44:	2300      	movs	r3, #0
 8001e46:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d005      	beq.n	8001e5e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2204      	movs	r2, #4
 8001e56:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	73fb      	strb	r3, [r7, #15]
 8001e5c:	e0d6      	b.n	800200c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 020e 	bic.w	r2, r2, #14
 8001e6c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f022 0201 	bic.w	r2, r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	461a      	mov	r2, r3
 8001e84:	4b64      	ldr	r3, [pc, #400]	; (8002018 <HAL_DMA_Abort_IT+0x1dc>)
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d958      	bls.n	8001f3c <HAL_DMA_Abort_IT+0x100>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a63      	ldr	r2, [pc, #396]	; (800201c <HAL_DMA_Abort_IT+0x1e0>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d04f      	beq.n	8001f34 <HAL_DMA_Abort_IT+0xf8>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a61      	ldr	r2, [pc, #388]	; (8002020 <HAL_DMA_Abort_IT+0x1e4>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d048      	beq.n	8001f30 <HAL_DMA_Abort_IT+0xf4>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a60      	ldr	r2, [pc, #384]	; (8002024 <HAL_DMA_Abort_IT+0x1e8>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d040      	beq.n	8001f2a <HAL_DMA_Abort_IT+0xee>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a5e      	ldr	r2, [pc, #376]	; (8002028 <HAL_DMA_Abort_IT+0x1ec>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d038      	beq.n	8001f24 <HAL_DMA_Abort_IT+0xe8>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a5d      	ldr	r2, [pc, #372]	; (800202c <HAL_DMA_Abort_IT+0x1f0>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d030      	beq.n	8001f1e <HAL_DMA_Abort_IT+0xe2>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a5b      	ldr	r2, [pc, #364]	; (8002030 <HAL_DMA_Abort_IT+0x1f4>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d028      	beq.n	8001f18 <HAL_DMA_Abort_IT+0xdc>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a53      	ldr	r2, [pc, #332]	; (8002018 <HAL_DMA_Abort_IT+0x1dc>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d020      	beq.n	8001f12 <HAL_DMA_Abort_IT+0xd6>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a57      	ldr	r2, [pc, #348]	; (8002034 <HAL_DMA_Abort_IT+0x1f8>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d019      	beq.n	8001f0e <HAL_DMA_Abort_IT+0xd2>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a56      	ldr	r2, [pc, #344]	; (8002038 <HAL_DMA_Abort_IT+0x1fc>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d012      	beq.n	8001f0a <HAL_DMA_Abort_IT+0xce>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a54      	ldr	r2, [pc, #336]	; (800203c <HAL_DMA_Abort_IT+0x200>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d00a      	beq.n	8001f04 <HAL_DMA_Abort_IT+0xc8>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a53      	ldr	r2, [pc, #332]	; (8002040 <HAL_DMA_Abort_IT+0x204>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d102      	bne.n	8001efe <HAL_DMA_Abort_IT+0xc2>
 8001ef8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001efc:	e01b      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001efe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f02:	e018      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001f04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f08:	e015      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001f0a:	2310      	movs	r3, #16
 8001f0c:	e013      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e011      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001f12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f16:	e00e      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001f18:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f1c:	e00b      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001f1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f22:	e008      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001f24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f28:	e005      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001f2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f2e:	e002      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001f30:	2310      	movs	r3, #16
 8001f32:	e000      	b.n	8001f36 <HAL_DMA_Abort_IT+0xfa>
 8001f34:	2301      	movs	r3, #1
 8001f36:	4a43      	ldr	r2, [pc, #268]	; (8002044 <HAL_DMA_Abort_IT+0x208>)
 8001f38:	6053      	str	r3, [r2, #4]
 8001f3a:	e057      	b.n	8001fec <HAL_DMA_Abort_IT+0x1b0>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a36      	ldr	r2, [pc, #216]	; (800201c <HAL_DMA_Abort_IT+0x1e0>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d04f      	beq.n	8001fe6 <HAL_DMA_Abort_IT+0x1aa>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a35      	ldr	r2, [pc, #212]	; (8002020 <HAL_DMA_Abort_IT+0x1e4>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d048      	beq.n	8001fe2 <HAL_DMA_Abort_IT+0x1a6>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a33      	ldr	r2, [pc, #204]	; (8002024 <HAL_DMA_Abort_IT+0x1e8>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d040      	beq.n	8001fdc <HAL_DMA_Abort_IT+0x1a0>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a32      	ldr	r2, [pc, #200]	; (8002028 <HAL_DMA_Abort_IT+0x1ec>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d038      	beq.n	8001fd6 <HAL_DMA_Abort_IT+0x19a>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a30      	ldr	r2, [pc, #192]	; (800202c <HAL_DMA_Abort_IT+0x1f0>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d030      	beq.n	8001fd0 <HAL_DMA_Abort_IT+0x194>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a2f      	ldr	r2, [pc, #188]	; (8002030 <HAL_DMA_Abort_IT+0x1f4>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d028      	beq.n	8001fca <HAL_DMA_Abort_IT+0x18e>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a26      	ldr	r2, [pc, #152]	; (8002018 <HAL_DMA_Abort_IT+0x1dc>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d020      	beq.n	8001fc4 <HAL_DMA_Abort_IT+0x188>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a2b      	ldr	r2, [pc, #172]	; (8002034 <HAL_DMA_Abort_IT+0x1f8>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d019      	beq.n	8001fc0 <HAL_DMA_Abort_IT+0x184>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a29      	ldr	r2, [pc, #164]	; (8002038 <HAL_DMA_Abort_IT+0x1fc>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d012      	beq.n	8001fbc <HAL_DMA_Abort_IT+0x180>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a28      	ldr	r2, [pc, #160]	; (800203c <HAL_DMA_Abort_IT+0x200>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d00a      	beq.n	8001fb6 <HAL_DMA_Abort_IT+0x17a>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a26      	ldr	r2, [pc, #152]	; (8002040 <HAL_DMA_Abort_IT+0x204>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d102      	bne.n	8001fb0 <HAL_DMA_Abort_IT+0x174>
 8001faa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fae:	e01b      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fb4:	e018      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fba:	e015      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fbc:	2310      	movs	r3, #16
 8001fbe:	e013      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e011      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fc4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fc8:	e00e      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001fce:	e00b      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fd0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fd4:	e008      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fda:	e005      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fe0:	e002      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fe2:	2310      	movs	r3, #16
 8001fe4:	e000      	b.n	8001fe8 <HAL_DMA_Abort_IT+0x1ac>
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	4a17      	ldr	r2, [pc, #92]	; (8002048 <HAL_DMA_Abort_IT+0x20c>)
 8001fea:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002000:	2b00      	cmp	r3, #0
 8002002:	d003      	beq.n	800200c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	4798      	blx	r3
    } 
  }
  return status;
 800200c:	7bfb      	ldrb	r3, [r7, #15]
}
 800200e:	4618      	mov	r0, r3
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40020080 	.word	0x40020080
 800201c:	40020008 	.word	0x40020008
 8002020:	4002001c 	.word	0x4002001c
 8002024:	40020030 	.word	0x40020030
 8002028:	40020044 	.word	0x40020044
 800202c:	40020058 	.word	0x40020058
 8002030:	4002006c 	.word	0x4002006c
 8002034:	40020408 	.word	0x40020408
 8002038:	4002041c 	.word	0x4002041c
 800203c:	40020430 	.word	0x40020430
 8002040:	40020444 	.word	0x40020444
 8002044:	40020400 	.word	0x40020400
 8002048:	40020000 	.word	0x40020000

0800204c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002068:	2204      	movs	r2, #4
 800206a:	409a      	lsls	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4013      	ands	r3, r2
 8002070:	2b00      	cmp	r3, #0
 8002072:	f000 80f1 	beq.w	8002258 <HAL_DMA_IRQHandler+0x20c>
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	2b00      	cmp	r3, #0
 800207e:	f000 80eb 	beq.w	8002258 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0320 	and.w	r3, r3, #32
 800208c:	2b00      	cmp	r3, #0
 800208e:	d107      	bne.n	80020a0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0204 	bic.w	r2, r2, #4
 800209e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	461a      	mov	r2, r3
 80020a6:	4b5f      	ldr	r3, [pc, #380]	; (8002224 <HAL_DMA_IRQHandler+0x1d8>)
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d958      	bls.n	800215e <HAL_DMA_IRQHandler+0x112>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a5d      	ldr	r2, [pc, #372]	; (8002228 <HAL_DMA_IRQHandler+0x1dc>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d04f      	beq.n	8002156 <HAL_DMA_IRQHandler+0x10a>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a5c      	ldr	r2, [pc, #368]	; (800222c <HAL_DMA_IRQHandler+0x1e0>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d048      	beq.n	8002152 <HAL_DMA_IRQHandler+0x106>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a5a      	ldr	r2, [pc, #360]	; (8002230 <HAL_DMA_IRQHandler+0x1e4>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d040      	beq.n	800214c <HAL_DMA_IRQHandler+0x100>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a59      	ldr	r2, [pc, #356]	; (8002234 <HAL_DMA_IRQHandler+0x1e8>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d038      	beq.n	8002146 <HAL_DMA_IRQHandler+0xfa>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a57      	ldr	r2, [pc, #348]	; (8002238 <HAL_DMA_IRQHandler+0x1ec>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d030      	beq.n	8002140 <HAL_DMA_IRQHandler+0xf4>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a56      	ldr	r2, [pc, #344]	; (800223c <HAL_DMA_IRQHandler+0x1f0>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d028      	beq.n	800213a <HAL_DMA_IRQHandler+0xee>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a4d      	ldr	r2, [pc, #308]	; (8002224 <HAL_DMA_IRQHandler+0x1d8>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d020      	beq.n	8002134 <HAL_DMA_IRQHandler+0xe8>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a52      	ldr	r2, [pc, #328]	; (8002240 <HAL_DMA_IRQHandler+0x1f4>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d019      	beq.n	8002130 <HAL_DMA_IRQHandler+0xe4>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a50      	ldr	r2, [pc, #320]	; (8002244 <HAL_DMA_IRQHandler+0x1f8>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d012      	beq.n	800212c <HAL_DMA_IRQHandler+0xe0>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a4f      	ldr	r2, [pc, #316]	; (8002248 <HAL_DMA_IRQHandler+0x1fc>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d00a      	beq.n	8002126 <HAL_DMA_IRQHandler+0xda>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a4d      	ldr	r2, [pc, #308]	; (800224c <HAL_DMA_IRQHandler+0x200>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d102      	bne.n	8002120 <HAL_DMA_IRQHandler+0xd4>
 800211a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800211e:	e01b      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 8002120:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002124:	e018      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 8002126:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800212a:	e015      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 800212c:	2340      	movs	r3, #64	; 0x40
 800212e:	e013      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 8002130:	2304      	movs	r3, #4
 8002132:	e011      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 8002134:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002138:	e00e      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 800213a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800213e:	e00b      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 8002140:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002144:	e008      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 8002146:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800214a:	e005      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 800214c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002150:	e002      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 8002152:	2340      	movs	r3, #64	; 0x40
 8002154:	e000      	b.n	8002158 <HAL_DMA_IRQHandler+0x10c>
 8002156:	2304      	movs	r3, #4
 8002158:	4a3d      	ldr	r2, [pc, #244]	; (8002250 <HAL_DMA_IRQHandler+0x204>)
 800215a:	6053      	str	r3, [r2, #4]
 800215c:	e057      	b.n	800220e <HAL_DMA_IRQHandler+0x1c2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a31      	ldr	r2, [pc, #196]	; (8002228 <HAL_DMA_IRQHandler+0x1dc>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d04f      	beq.n	8002208 <HAL_DMA_IRQHandler+0x1bc>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a2f      	ldr	r2, [pc, #188]	; (800222c <HAL_DMA_IRQHandler+0x1e0>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d048      	beq.n	8002204 <HAL_DMA_IRQHandler+0x1b8>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a2e      	ldr	r2, [pc, #184]	; (8002230 <HAL_DMA_IRQHandler+0x1e4>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d040      	beq.n	80021fe <HAL_DMA_IRQHandler+0x1b2>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a2c      	ldr	r2, [pc, #176]	; (8002234 <HAL_DMA_IRQHandler+0x1e8>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d038      	beq.n	80021f8 <HAL_DMA_IRQHandler+0x1ac>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a2b      	ldr	r2, [pc, #172]	; (8002238 <HAL_DMA_IRQHandler+0x1ec>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d030      	beq.n	80021f2 <HAL_DMA_IRQHandler+0x1a6>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a29      	ldr	r2, [pc, #164]	; (800223c <HAL_DMA_IRQHandler+0x1f0>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d028      	beq.n	80021ec <HAL_DMA_IRQHandler+0x1a0>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a21      	ldr	r2, [pc, #132]	; (8002224 <HAL_DMA_IRQHandler+0x1d8>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d020      	beq.n	80021e6 <HAL_DMA_IRQHandler+0x19a>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a25      	ldr	r2, [pc, #148]	; (8002240 <HAL_DMA_IRQHandler+0x1f4>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d019      	beq.n	80021e2 <HAL_DMA_IRQHandler+0x196>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a24      	ldr	r2, [pc, #144]	; (8002244 <HAL_DMA_IRQHandler+0x1f8>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d012      	beq.n	80021de <HAL_DMA_IRQHandler+0x192>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a22      	ldr	r2, [pc, #136]	; (8002248 <HAL_DMA_IRQHandler+0x1fc>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d00a      	beq.n	80021d8 <HAL_DMA_IRQHandler+0x18c>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a21      	ldr	r2, [pc, #132]	; (800224c <HAL_DMA_IRQHandler+0x200>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d102      	bne.n	80021d2 <HAL_DMA_IRQHandler+0x186>
 80021cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021d0:	e01b      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 80021d2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80021d6:	e018      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 80021d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021dc:	e015      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 80021de:	2340      	movs	r3, #64	; 0x40
 80021e0:	e013      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 80021e2:	2304      	movs	r3, #4
 80021e4:	e011      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 80021e6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80021ea:	e00e      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 80021ec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80021f0:	e00b      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 80021f2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80021f6:	e008      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 80021f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021fc:	e005      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 80021fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002202:	e002      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 8002204:	2340      	movs	r3, #64	; 0x40
 8002206:	e000      	b.n	800220a <HAL_DMA_IRQHandler+0x1be>
 8002208:	2304      	movs	r3, #4
 800220a:	4a12      	ldr	r2, [pc, #72]	; (8002254 <HAL_DMA_IRQHandler+0x208>)
 800220c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002212:	2b00      	cmp	r3, #0
 8002214:	f000 8136 	beq.w	8002484 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002220:	e130      	b.n	8002484 <HAL_DMA_IRQHandler+0x438>
 8002222:	bf00      	nop
 8002224:	40020080 	.word	0x40020080
 8002228:	40020008 	.word	0x40020008
 800222c:	4002001c 	.word	0x4002001c
 8002230:	40020030 	.word	0x40020030
 8002234:	40020044 	.word	0x40020044
 8002238:	40020058 	.word	0x40020058
 800223c:	4002006c 	.word	0x4002006c
 8002240:	40020408 	.word	0x40020408
 8002244:	4002041c 	.word	0x4002041c
 8002248:	40020430 	.word	0x40020430
 800224c:	40020444 	.word	0x40020444
 8002250:	40020400 	.word	0x40020400
 8002254:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	2202      	movs	r2, #2
 800225e:	409a      	lsls	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	4013      	ands	r3, r2
 8002264:	2b00      	cmp	r3, #0
 8002266:	f000 80dd 	beq.w	8002424 <HAL_DMA_IRQHandler+0x3d8>
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	f000 80d7 	beq.w	8002424 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0320 	and.w	r3, r3, #32
 8002280:	2b00      	cmp	r3, #0
 8002282:	d10b      	bne.n	800229c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 020a 	bic.w	r2, r2, #10
 8002292:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	461a      	mov	r2, r3
 80022a2:	4b7b      	ldr	r3, [pc, #492]	; (8002490 <HAL_DMA_IRQHandler+0x444>)
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d958      	bls.n	800235a <HAL_DMA_IRQHandler+0x30e>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a79      	ldr	r2, [pc, #484]	; (8002494 <HAL_DMA_IRQHandler+0x448>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d04f      	beq.n	8002352 <HAL_DMA_IRQHandler+0x306>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a78      	ldr	r2, [pc, #480]	; (8002498 <HAL_DMA_IRQHandler+0x44c>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d048      	beq.n	800234e <HAL_DMA_IRQHandler+0x302>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a76      	ldr	r2, [pc, #472]	; (800249c <HAL_DMA_IRQHandler+0x450>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d040      	beq.n	8002348 <HAL_DMA_IRQHandler+0x2fc>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a75      	ldr	r2, [pc, #468]	; (80024a0 <HAL_DMA_IRQHandler+0x454>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d038      	beq.n	8002342 <HAL_DMA_IRQHandler+0x2f6>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a73      	ldr	r2, [pc, #460]	; (80024a4 <HAL_DMA_IRQHandler+0x458>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d030      	beq.n	800233c <HAL_DMA_IRQHandler+0x2f0>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a72      	ldr	r2, [pc, #456]	; (80024a8 <HAL_DMA_IRQHandler+0x45c>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d028      	beq.n	8002336 <HAL_DMA_IRQHandler+0x2ea>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a69      	ldr	r2, [pc, #420]	; (8002490 <HAL_DMA_IRQHandler+0x444>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d020      	beq.n	8002330 <HAL_DMA_IRQHandler+0x2e4>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a6e      	ldr	r2, [pc, #440]	; (80024ac <HAL_DMA_IRQHandler+0x460>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d019      	beq.n	800232c <HAL_DMA_IRQHandler+0x2e0>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a6c      	ldr	r2, [pc, #432]	; (80024b0 <HAL_DMA_IRQHandler+0x464>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d012      	beq.n	8002328 <HAL_DMA_IRQHandler+0x2dc>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a6b      	ldr	r2, [pc, #428]	; (80024b4 <HAL_DMA_IRQHandler+0x468>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d00a      	beq.n	8002322 <HAL_DMA_IRQHandler+0x2d6>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a69      	ldr	r2, [pc, #420]	; (80024b8 <HAL_DMA_IRQHandler+0x46c>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d102      	bne.n	800231c <HAL_DMA_IRQHandler+0x2d0>
 8002316:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800231a:	e01b      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 800231c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002320:	e018      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 8002322:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002326:	e015      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 8002328:	2320      	movs	r3, #32
 800232a:	e013      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 800232c:	2302      	movs	r3, #2
 800232e:	e011      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 8002330:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002334:	e00e      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 8002336:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800233a:	e00b      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 800233c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002340:	e008      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 8002342:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002346:	e005      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 8002348:	f44f 7300 	mov.w	r3, #512	; 0x200
 800234c:	e002      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 800234e:	2320      	movs	r3, #32
 8002350:	e000      	b.n	8002354 <HAL_DMA_IRQHandler+0x308>
 8002352:	2302      	movs	r3, #2
 8002354:	4a59      	ldr	r2, [pc, #356]	; (80024bc <HAL_DMA_IRQHandler+0x470>)
 8002356:	6053      	str	r3, [r2, #4]
 8002358:	e057      	b.n	800240a <HAL_DMA_IRQHandler+0x3be>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a4d      	ldr	r2, [pc, #308]	; (8002494 <HAL_DMA_IRQHandler+0x448>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d04f      	beq.n	8002404 <HAL_DMA_IRQHandler+0x3b8>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a4b      	ldr	r2, [pc, #300]	; (8002498 <HAL_DMA_IRQHandler+0x44c>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d048      	beq.n	8002400 <HAL_DMA_IRQHandler+0x3b4>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a4a      	ldr	r2, [pc, #296]	; (800249c <HAL_DMA_IRQHandler+0x450>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d040      	beq.n	80023fa <HAL_DMA_IRQHandler+0x3ae>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a48      	ldr	r2, [pc, #288]	; (80024a0 <HAL_DMA_IRQHandler+0x454>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d038      	beq.n	80023f4 <HAL_DMA_IRQHandler+0x3a8>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a47      	ldr	r2, [pc, #284]	; (80024a4 <HAL_DMA_IRQHandler+0x458>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d030      	beq.n	80023ee <HAL_DMA_IRQHandler+0x3a2>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a45      	ldr	r2, [pc, #276]	; (80024a8 <HAL_DMA_IRQHandler+0x45c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d028      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x39c>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a3d      	ldr	r2, [pc, #244]	; (8002490 <HAL_DMA_IRQHandler+0x444>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d020      	beq.n	80023e2 <HAL_DMA_IRQHandler+0x396>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a41      	ldr	r2, [pc, #260]	; (80024ac <HAL_DMA_IRQHandler+0x460>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d019      	beq.n	80023de <HAL_DMA_IRQHandler+0x392>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a40      	ldr	r2, [pc, #256]	; (80024b0 <HAL_DMA_IRQHandler+0x464>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d012      	beq.n	80023da <HAL_DMA_IRQHandler+0x38e>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a3e      	ldr	r2, [pc, #248]	; (80024b4 <HAL_DMA_IRQHandler+0x468>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d00a      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x388>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a3d      	ldr	r2, [pc, #244]	; (80024b8 <HAL_DMA_IRQHandler+0x46c>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d102      	bne.n	80023ce <HAL_DMA_IRQHandler+0x382>
 80023c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023cc:	e01b      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 80023ce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023d2:	e018      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 80023d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023d8:	e015      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 80023da:	2320      	movs	r3, #32
 80023dc:	e013      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 80023de:	2302      	movs	r3, #2
 80023e0:	e011      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 80023e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023e6:	e00e      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 80023e8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023ec:	e00b      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 80023ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023f2:	e008      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 80023f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023f8:	e005      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 80023fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023fe:	e002      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 8002400:	2320      	movs	r3, #32
 8002402:	e000      	b.n	8002406 <HAL_DMA_IRQHandler+0x3ba>
 8002404:	2302      	movs	r3, #2
 8002406:	4a2e      	ldr	r2, [pc, #184]	; (80024c0 <HAL_DMA_IRQHandler+0x474>)
 8002408:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002416:	2b00      	cmp	r3, #0
 8002418:	d034      	beq.n	8002484 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002422:	e02f      	b.n	8002484 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002428:	2208      	movs	r2, #8
 800242a:	409a      	lsls	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4013      	ands	r3, r2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d028      	beq.n	8002486 <HAL_DMA_IRQHandler+0x43a>
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	2b00      	cmp	r3, #0
 800243c:	d023      	beq.n	8002486 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 020e 	bic.w	r2, r2, #14
 800244c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002456:	2101      	movs	r1, #1
 8002458:	fa01 f202 	lsl.w	r2, r1, r2
 800245c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2201      	movs	r2, #1
 8002462:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002478:	2b00      	cmp	r3, #0
 800247a:	d004      	beq.n	8002486 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	4798      	blx	r3
    }
  }
  return;
 8002484:	bf00      	nop
 8002486:	bf00      	nop
}
 8002488:	3710      	adds	r7, #16
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40020080 	.word	0x40020080
 8002494:	40020008 	.word	0x40020008
 8002498:	4002001c 	.word	0x4002001c
 800249c:	40020030 	.word	0x40020030
 80024a0:	40020044 	.word	0x40020044
 80024a4:	40020058 	.word	0x40020058
 80024a8:	4002006c 	.word	0x4002006c
 80024ac:	40020408 	.word	0x40020408
 80024b0:	4002041c 	.word	0x4002041c
 80024b4:	40020430 	.word	0x40020430
 80024b8:	40020444 	.word	0x40020444
 80024bc:	40020400 	.word	0x40020400
 80024c0:	40020000 	.word	0x40020000

080024c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
 80024d0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024da:	2101      	movs	r1, #1
 80024dc:	fa01 f202 	lsl.w	r2, r1, r2
 80024e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2b10      	cmp	r3, #16
 80024f0:	d108      	bne.n	8002504 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002502:	e007      	b.n	8002514 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68ba      	ldr	r2, [r7, #8]
 800250a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	60da      	str	r2, [r3, #12]
}
 8002514:	bf00      	nop
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	bc80      	pop	{r7}
 800251c:	4770      	bx	lr
	...

08002520 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002520:	b480      	push	{r7}
 8002522:	b08b      	sub	sp, #44	; 0x2c
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800252a:	2300      	movs	r3, #0
 800252c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800252e:	2300      	movs	r3, #0
 8002530:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002532:	e179      	b.n	8002828 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002534:	2201      	movs	r2, #1
 8002536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	69fa      	ldr	r2, [r7, #28]
 8002544:	4013      	ands	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	429a      	cmp	r2, r3
 800254e:	f040 8168 	bne.w	8002822 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	4a96      	ldr	r2, [pc, #600]	; (80027b0 <HAL_GPIO_Init+0x290>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d05e      	beq.n	800261a <HAL_GPIO_Init+0xfa>
 800255c:	4a94      	ldr	r2, [pc, #592]	; (80027b0 <HAL_GPIO_Init+0x290>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d875      	bhi.n	800264e <HAL_GPIO_Init+0x12e>
 8002562:	4a94      	ldr	r2, [pc, #592]	; (80027b4 <HAL_GPIO_Init+0x294>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d058      	beq.n	800261a <HAL_GPIO_Init+0xfa>
 8002568:	4a92      	ldr	r2, [pc, #584]	; (80027b4 <HAL_GPIO_Init+0x294>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d86f      	bhi.n	800264e <HAL_GPIO_Init+0x12e>
 800256e:	4a92      	ldr	r2, [pc, #584]	; (80027b8 <HAL_GPIO_Init+0x298>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d052      	beq.n	800261a <HAL_GPIO_Init+0xfa>
 8002574:	4a90      	ldr	r2, [pc, #576]	; (80027b8 <HAL_GPIO_Init+0x298>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d869      	bhi.n	800264e <HAL_GPIO_Init+0x12e>
 800257a:	4a90      	ldr	r2, [pc, #576]	; (80027bc <HAL_GPIO_Init+0x29c>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d04c      	beq.n	800261a <HAL_GPIO_Init+0xfa>
 8002580:	4a8e      	ldr	r2, [pc, #568]	; (80027bc <HAL_GPIO_Init+0x29c>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d863      	bhi.n	800264e <HAL_GPIO_Init+0x12e>
 8002586:	4a8e      	ldr	r2, [pc, #568]	; (80027c0 <HAL_GPIO_Init+0x2a0>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d046      	beq.n	800261a <HAL_GPIO_Init+0xfa>
 800258c:	4a8c      	ldr	r2, [pc, #560]	; (80027c0 <HAL_GPIO_Init+0x2a0>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d85d      	bhi.n	800264e <HAL_GPIO_Init+0x12e>
 8002592:	2b12      	cmp	r3, #18
 8002594:	d82a      	bhi.n	80025ec <HAL_GPIO_Init+0xcc>
 8002596:	2b12      	cmp	r3, #18
 8002598:	d859      	bhi.n	800264e <HAL_GPIO_Init+0x12e>
 800259a:	a201      	add	r2, pc, #4	; (adr r2, 80025a0 <HAL_GPIO_Init+0x80>)
 800259c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a0:	0800261b 	.word	0x0800261b
 80025a4:	080025f5 	.word	0x080025f5
 80025a8:	08002607 	.word	0x08002607
 80025ac:	08002649 	.word	0x08002649
 80025b0:	0800264f 	.word	0x0800264f
 80025b4:	0800264f 	.word	0x0800264f
 80025b8:	0800264f 	.word	0x0800264f
 80025bc:	0800264f 	.word	0x0800264f
 80025c0:	0800264f 	.word	0x0800264f
 80025c4:	0800264f 	.word	0x0800264f
 80025c8:	0800264f 	.word	0x0800264f
 80025cc:	0800264f 	.word	0x0800264f
 80025d0:	0800264f 	.word	0x0800264f
 80025d4:	0800264f 	.word	0x0800264f
 80025d8:	0800264f 	.word	0x0800264f
 80025dc:	0800264f 	.word	0x0800264f
 80025e0:	0800264f 	.word	0x0800264f
 80025e4:	080025fd 	.word	0x080025fd
 80025e8:	08002611 	.word	0x08002611
 80025ec:	4a75      	ldr	r2, [pc, #468]	; (80027c4 <HAL_GPIO_Init+0x2a4>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d013      	beq.n	800261a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80025f2:	e02c      	b.n	800264e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	623b      	str	r3, [r7, #32]
          break;
 80025fa:	e029      	b.n	8002650 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	3304      	adds	r3, #4
 8002602:	623b      	str	r3, [r7, #32]
          break;
 8002604:	e024      	b.n	8002650 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	3308      	adds	r3, #8
 800260c:	623b      	str	r3, [r7, #32]
          break;
 800260e:	e01f      	b.n	8002650 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	330c      	adds	r3, #12
 8002616:	623b      	str	r3, [r7, #32]
          break;
 8002618:	e01a      	b.n	8002650 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d102      	bne.n	8002628 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002622:	2304      	movs	r3, #4
 8002624:	623b      	str	r3, [r7, #32]
          break;
 8002626:	e013      	b.n	8002650 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d105      	bne.n	800263c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002630:	2308      	movs	r3, #8
 8002632:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	69fa      	ldr	r2, [r7, #28]
 8002638:	611a      	str	r2, [r3, #16]
          break;
 800263a:	e009      	b.n	8002650 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800263c:	2308      	movs	r3, #8
 800263e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	69fa      	ldr	r2, [r7, #28]
 8002644:	615a      	str	r2, [r3, #20]
          break;
 8002646:	e003      	b.n	8002650 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002648:	2300      	movs	r3, #0
 800264a:	623b      	str	r3, [r7, #32]
          break;
 800264c:	e000      	b.n	8002650 <HAL_GPIO_Init+0x130>
          break;
 800264e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	2bff      	cmp	r3, #255	; 0xff
 8002654:	d801      	bhi.n	800265a <HAL_GPIO_Init+0x13a>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	e001      	b.n	800265e <HAL_GPIO_Init+0x13e>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	3304      	adds	r3, #4
 800265e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	2bff      	cmp	r3, #255	; 0xff
 8002664:	d802      	bhi.n	800266c <HAL_GPIO_Init+0x14c>
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	e002      	b.n	8002672 <HAL_GPIO_Init+0x152>
 800266c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266e:	3b08      	subs	r3, #8
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	210f      	movs	r1, #15
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	fa01 f303 	lsl.w	r3, r1, r3
 8002680:	43db      	mvns	r3, r3
 8002682:	401a      	ands	r2, r3
 8002684:	6a39      	ldr	r1, [r7, #32]
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	fa01 f303 	lsl.w	r3, r1, r3
 800268c:	431a      	orrs	r2, r3
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269a:	2b00      	cmp	r3, #0
 800269c:	f000 80c1 	beq.w	8002822 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80026a0:	4b49      	ldr	r3, [pc, #292]	; (80027c8 <HAL_GPIO_Init+0x2a8>)
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	4a48      	ldr	r2, [pc, #288]	; (80027c8 <HAL_GPIO_Init+0x2a8>)
 80026a6:	f043 0301 	orr.w	r3, r3, #1
 80026aa:	6193      	str	r3, [r2, #24]
 80026ac:	4b46      	ldr	r3, [pc, #280]	; (80027c8 <HAL_GPIO_Init+0x2a8>)
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	60bb      	str	r3, [r7, #8]
 80026b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80026b8:	4a44      	ldr	r2, [pc, #272]	; (80027cc <HAL_GPIO_Init+0x2ac>)
 80026ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026bc:	089b      	lsrs	r3, r3, #2
 80026be:	3302      	adds	r3, #2
 80026c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80026c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c8:	f003 0303 	and.w	r3, r3, #3
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	220f      	movs	r2, #15
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	4013      	ands	r3, r2
 80026da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	4a3c      	ldr	r2, [pc, #240]	; (80027d0 <HAL_GPIO_Init+0x2b0>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d01f      	beq.n	8002724 <HAL_GPIO_Init+0x204>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4a3b      	ldr	r2, [pc, #236]	; (80027d4 <HAL_GPIO_Init+0x2b4>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d019      	beq.n	8002720 <HAL_GPIO_Init+0x200>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a3a      	ldr	r2, [pc, #232]	; (80027d8 <HAL_GPIO_Init+0x2b8>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d013      	beq.n	800271c <HAL_GPIO_Init+0x1fc>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a39      	ldr	r2, [pc, #228]	; (80027dc <HAL_GPIO_Init+0x2bc>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d00d      	beq.n	8002718 <HAL_GPIO_Init+0x1f8>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a38      	ldr	r2, [pc, #224]	; (80027e0 <HAL_GPIO_Init+0x2c0>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d007      	beq.n	8002714 <HAL_GPIO_Init+0x1f4>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a37      	ldr	r2, [pc, #220]	; (80027e4 <HAL_GPIO_Init+0x2c4>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d101      	bne.n	8002710 <HAL_GPIO_Init+0x1f0>
 800270c:	2305      	movs	r3, #5
 800270e:	e00a      	b.n	8002726 <HAL_GPIO_Init+0x206>
 8002710:	2306      	movs	r3, #6
 8002712:	e008      	b.n	8002726 <HAL_GPIO_Init+0x206>
 8002714:	2304      	movs	r3, #4
 8002716:	e006      	b.n	8002726 <HAL_GPIO_Init+0x206>
 8002718:	2303      	movs	r3, #3
 800271a:	e004      	b.n	8002726 <HAL_GPIO_Init+0x206>
 800271c:	2302      	movs	r3, #2
 800271e:	e002      	b.n	8002726 <HAL_GPIO_Init+0x206>
 8002720:	2301      	movs	r3, #1
 8002722:	e000      	b.n	8002726 <HAL_GPIO_Init+0x206>
 8002724:	2300      	movs	r3, #0
 8002726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002728:	f002 0203 	and.w	r2, r2, #3
 800272c:	0092      	lsls	r2, r2, #2
 800272e:	4093      	lsls	r3, r2
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	4313      	orrs	r3, r2
 8002734:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002736:	4925      	ldr	r1, [pc, #148]	; (80027cc <HAL_GPIO_Init+0x2ac>)
 8002738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273a:	089b      	lsrs	r3, r3, #2
 800273c:	3302      	adds	r3, #2
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d006      	beq.n	800275e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002750:	4b25      	ldr	r3, [pc, #148]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	4924      	ldr	r1, [pc, #144]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 8002756:	69bb      	ldr	r3, [r7, #24]
 8002758:	4313      	orrs	r3, r2
 800275a:	600b      	str	r3, [r1, #0]
 800275c:	e006      	b.n	800276c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800275e:	4b22      	ldr	r3, [pc, #136]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	43db      	mvns	r3, r3
 8002766:	4920      	ldr	r1, [pc, #128]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 8002768:	4013      	ands	r3, r2
 800276a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d006      	beq.n	8002786 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002778:	4b1b      	ldr	r3, [pc, #108]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	491a      	ldr	r1, [pc, #104]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	4313      	orrs	r3, r2
 8002782:	604b      	str	r3, [r1, #4]
 8002784:	e006      	b.n	8002794 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002786:	4b18      	ldr	r3, [pc, #96]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	43db      	mvns	r3, r3
 800278e:	4916      	ldr	r1, [pc, #88]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 8002790:	4013      	ands	r3, r2
 8002792:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d025      	beq.n	80027ec <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80027a0:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	4910      	ldr	r1, [pc, #64]	; (80027e8 <HAL_GPIO_Init+0x2c8>)
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	608b      	str	r3, [r1, #8]
 80027ac:	e025      	b.n	80027fa <HAL_GPIO_Init+0x2da>
 80027ae:	bf00      	nop
 80027b0:	10320000 	.word	0x10320000
 80027b4:	10310000 	.word	0x10310000
 80027b8:	10220000 	.word	0x10220000
 80027bc:	10210000 	.word	0x10210000
 80027c0:	10120000 	.word	0x10120000
 80027c4:	10110000 	.word	0x10110000
 80027c8:	40021000 	.word	0x40021000
 80027cc:	40010000 	.word	0x40010000
 80027d0:	40010800 	.word	0x40010800
 80027d4:	40010c00 	.word	0x40010c00
 80027d8:	40011000 	.word	0x40011000
 80027dc:	40011400 	.word	0x40011400
 80027e0:	40011800 	.word	0x40011800
 80027e4:	40011c00 	.word	0x40011c00
 80027e8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027ec:	4b15      	ldr	r3, [pc, #84]	; (8002844 <HAL_GPIO_Init+0x324>)
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	43db      	mvns	r3, r3
 80027f4:	4913      	ldr	r1, [pc, #76]	; (8002844 <HAL_GPIO_Init+0x324>)
 80027f6:	4013      	ands	r3, r2
 80027f8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d006      	beq.n	8002814 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002806:	4b0f      	ldr	r3, [pc, #60]	; (8002844 <HAL_GPIO_Init+0x324>)
 8002808:	68da      	ldr	r2, [r3, #12]
 800280a:	490e      	ldr	r1, [pc, #56]	; (8002844 <HAL_GPIO_Init+0x324>)
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	4313      	orrs	r3, r2
 8002810:	60cb      	str	r3, [r1, #12]
 8002812:	e006      	b.n	8002822 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002814:	4b0b      	ldr	r3, [pc, #44]	; (8002844 <HAL_GPIO_Init+0x324>)
 8002816:	68da      	ldr	r2, [r3, #12]
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	43db      	mvns	r3, r3
 800281c:	4909      	ldr	r1, [pc, #36]	; (8002844 <HAL_GPIO_Init+0x324>)
 800281e:	4013      	ands	r3, r2
 8002820:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002824:	3301      	adds	r3, #1
 8002826:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282e:	fa22 f303 	lsr.w	r3, r2, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	f47f ae7e 	bne.w	8002534 <HAL_GPIO_Init+0x14>
  }
}
 8002838:	bf00      	nop
 800283a:	bf00      	nop
 800283c:	372c      	adds	r7, #44	; 0x2c
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr
 8002844:	40010400 	.word	0x40010400

08002848 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	460b      	mov	r3, r1
 8002852:	807b      	strh	r3, [r7, #2]
 8002854:	4613      	mov	r3, r2
 8002856:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002858:	787b      	ldrb	r3, [r7, #1]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800285e:	887a      	ldrh	r2, [r7, #2]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002864:	e003      	b.n	800286e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002866:	887b      	ldrh	r3, [r7, #2]
 8002868:	041a      	lsls	r2, r3, #16
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	611a      	str	r2, [r3, #16]
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	bc80      	pop	{r7}
 8002876:	4770      	bx	lr

08002878 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e272      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	f000 8087 	beq.w	80029a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002898:	4b92      	ldr	r3, [pc, #584]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f003 030c 	and.w	r3, r3, #12
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d00c      	beq.n	80028be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028a4:	4b8f      	ldr	r3, [pc, #572]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f003 030c 	and.w	r3, r3, #12
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d112      	bne.n	80028d6 <HAL_RCC_OscConfig+0x5e>
 80028b0:	4b8c      	ldr	r3, [pc, #560]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028bc:	d10b      	bne.n	80028d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028be:	4b89      	ldr	r3, [pc, #548]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d06c      	beq.n	80029a4 <HAL_RCC_OscConfig+0x12c>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d168      	bne.n	80029a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e24c      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028de:	d106      	bne.n	80028ee <HAL_RCC_OscConfig+0x76>
 80028e0:	4b80      	ldr	r3, [pc, #512]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a7f      	ldr	r2, [pc, #508]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80028e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028ea:	6013      	str	r3, [r2, #0]
 80028ec:	e02e      	b.n	800294c <HAL_RCC_OscConfig+0xd4>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10c      	bne.n	8002910 <HAL_RCC_OscConfig+0x98>
 80028f6:	4b7b      	ldr	r3, [pc, #492]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a7a      	ldr	r2, [pc, #488]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80028fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	4b78      	ldr	r3, [pc, #480]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a77      	ldr	r2, [pc, #476]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002908:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	e01d      	b.n	800294c <HAL_RCC_OscConfig+0xd4>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002918:	d10c      	bne.n	8002934 <HAL_RCC_OscConfig+0xbc>
 800291a:	4b72      	ldr	r3, [pc, #456]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a71      	ldr	r2, [pc, #452]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002920:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002924:	6013      	str	r3, [r2, #0]
 8002926:	4b6f      	ldr	r3, [pc, #444]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6e      	ldr	r2, [pc, #440]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 800292c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002930:	6013      	str	r3, [r2, #0]
 8002932:	e00b      	b.n	800294c <HAL_RCC_OscConfig+0xd4>
 8002934:	4b6b      	ldr	r3, [pc, #428]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a6a      	ldr	r2, [pc, #424]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 800293a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800293e:	6013      	str	r3, [r2, #0]
 8002940:	4b68      	ldr	r3, [pc, #416]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a67      	ldr	r2, [pc, #412]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002946:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800294a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d013      	beq.n	800297c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002954:	f7fe fc52 	bl	80011fc <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800295c:	f7fe fc4e 	bl	80011fc <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b64      	cmp	r3, #100	; 0x64
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e200      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800296e:	4b5d      	ldr	r3, [pc, #372]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0f0      	beq.n	800295c <HAL_RCC_OscConfig+0xe4>
 800297a:	e014      	b.n	80029a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800297c:	f7fe fc3e 	bl	80011fc <HAL_GetTick>
 8002980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002982:	e008      	b.n	8002996 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002984:	f7fe fc3a 	bl	80011fc <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b64      	cmp	r3, #100	; 0x64
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e1ec      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002996:	4b53      	ldr	r3, [pc, #332]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1f0      	bne.n	8002984 <HAL_RCC_OscConfig+0x10c>
 80029a2:	e000      	b.n	80029a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d063      	beq.n	8002a7a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029b2:	4b4c      	ldr	r3, [pc, #304]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00b      	beq.n	80029d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80029be:	4b49      	ldr	r3, [pc, #292]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f003 030c 	and.w	r3, r3, #12
 80029c6:	2b08      	cmp	r3, #8
 80029c8:	d11c      	bne.n	8002a04 <HAL_RCC_OscConfig+0x18c>
 80029ca:	4b46      	ldr	r3, [pc, #280]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d116      	bne.n	8002a04 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029d6:	4b43      	ldr	r3, [pc, #268]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d005      	beq.n	80029ee <HAL_RCC_OscConfig+0x176>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d001      	beq.n	80029ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e1c0      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ee:	4b3d      	ldr	r3, [pc, #244]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	4939      	ldr	r1, [pc, #228]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a02:	e03a      	b.n	8002a7a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d020      	beq.n	8002a4e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a0c:	4b36      	ldr	r3, [pc, #216]	; (8002ae8 <HAL_RCC_OscConfig+0x270>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a12:	f7fe fbf3 	bl	80011fc <HAL_GetTick>
 8002a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a18:	e008      	b.n	8002a2c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a1a:	f7fe fbef 	bl	80011fc <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e1a1      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a2c:	4b2d      	ldr	r3, [pc, #180]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d0f0      	beq.n	8002a1a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a38:	4b2a      	ldr	r3, [pc, #168]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	4927      	ldr	r1, [pc, #156]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	600b      	str	r3, [r1, #0]
 8002a4c:	e015      	b.n	8002a7a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a4e:	4b26      	ldr	r3, [pc, #152]	; (8002ae8 <HAL_RCC_OscConfig+0x270>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a54:	f7fe fbd2 	bl	80011fc <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a5c:	f7fe fbce 	bl	80011fc <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e180      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a6e:	4b1d      	ldr	r3, [pc, #116]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f0      	bne.n	8002a5c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d03a      	beq.n	8002afc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d019      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a8e:	4b17      	ldr	r3, [pc, #92]	; (8002aec <HAL_RCC_OscConfig+0x274>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a94:	f7fe fbb2 	bl	80011fc <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a9c:	f7fe fbae 	bl	80011fc <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e160      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aae:	4b0d      	ldr	r3, [pc, #52]	; (8002ae4 <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0f0      	beq.n	8002a9c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002aba:	2001      	movs	r0, #1
 8002abc:	f000 fad8 	bl	8003070 <RCC_Delay>
 8002ac0:	e01c      	b.n	8002afc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <HAL_RCC_OscConfig+0x274>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ac8:	f7fe fb98 	bl	80011fc <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ace:	e00f      	b.n	8002af0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ad0:	f7fe fb94 	bl	80011fc <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d908      	bls.n	8002af0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e146      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
 8002ae2:	bf00      	nop
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	42420000 	.word	0x42420000
 8002aec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002af0:	4b92      	ldr	r3, [pc, #584]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d1e9      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0304 	and.w	r3, r3, #4
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 80a6 	beq.w	8002c56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b0e:	4b8b      	ldr	r3, [pc, #556]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002b10:	69db      	ldr	r3, [r3, #28]
 8002b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d10d      	bne.n	8002b36 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b1a:	4b88      	ldr	r3, [pc, #544]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	4a87      	ldr	r2, [pc, #540]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b24:	61d3      	str	r3, [r2, #28]
 8002b26:	4b85      	ldr	r3, [pc, #532]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b2e:	60bb      	str	r3, [r7, #8]
 8002b30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b32:	2301      	movs	r3, #1
 8002b34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b36:	4b82      	ldr	r3, [pc, #520]	; (8002d40 <HAL_RCC_OscConfig+0x4c8>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d118      	bne.n	8002b74 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b42:	4b7f      	ldr	r3, [pc, #508]	; (8002d40 <HAL_RCC_OscConfig+0x4c8>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a7e      	ldr	r2, [pc, #504]	; (8002d40 <HAL_RCC_OscConfig+0x4c8>)
 8002b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b4e:	f7fe fb55 	bl	80011fc <HAL_GetTick>
 8002b52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b54:	e008      	b.n	8002b68 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b56:	f7fe fb51 	bl	80011fc <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b64      	cmp	r3, #100	; 0x64
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e103      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b68:	4b75      	ldr	r3, [pc, #468]	; (8002d40 <HAL_RCC_OscConfig+0x4c8>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d0f0      	beq.n	8002b56 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d106      	bne.n	8002b8a <HAL_RCC_OscConfig+0x312>
 8002b7c:	4b6f      	ldr	r3, [pc, #444]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	4a6e      	ldr	r2, [pc, #440]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002b82:	f043 0301 	orr.w	r3, r3, #1
 8002b86:	6213      	str	r3, [r2, #32]
 8002b88:	e02d      	b.n	8002be6 <HAL_RCC_OscConfig+0x36e>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d10c      	bne.n	8002bac <HAL_RCC_OscConfig+0x334>
 8002b92:	4b6a      	ldr	r3, [pc, #424]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	4a69      	ldr	r2, [pc, #420]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002b98:	f023 0301 	bic.w	r3, r3, #1
 8002b9c:	6213      	str	r3, [r2, #32]
 8002b9e:	4b67      	ldr	r3, [pc, #412]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002ba0:	6a1b      	ldr	r3, [r3, #32]
 8002ba2:	4a66      	ldr	r2, [pc, #408]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002ba4:	f023 0304 	bic.w	r3, r3, #4
 8002ba8:	6213      	str	r3, [r2, #32]
 8002baa:	e01c      	b.n	8002be6 <HAL_RCC_OscConfig+0x36e>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	2b05      	cmp	r3, #5
 8002bb2:	d10c      	bne.n	8002bce <HAL_RCC_OscConfig+0x356>
 8002bb4:	4b61      	ldr	r3, [pc, #388]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002bb6:	6a1b      	ldr	r3, [r3, #32]
 8002bb8:	4a60      	ldr	r2, [pc, #384]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002bba:	f043 0304 	orr.w	r3, r3, #4
 8002bbe:	6213      	str	r3, [r2, #32]
 8002bc0:	4b5e      	ldr	r3, [pc, #376]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002bc2:	6a1b      	ldr	r3, [r3, #32]
 8002bc4:	4a5d      	ldr	r2, [pc, #372]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	6213      	str	r3, [r2, #32]
 8002bcc:	e00b      	b.n	8002be6 <HAL_RCC_OscConfig+0x36e>
 8002bce:	4b5b      	ldr	r3, [pc, #364]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002bd0:	6a1b      	ldr	r3, [r3, #32]
 8002bd2:	4a5a      	ldr	r2, [pc, #360]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002bd4:	f023 0301 	bic.w	r3, r3, #1
 8002bd8:	6213      	str	r3, [r2, #32]
 8002bda:	4b58      	ldr	r3, [pc, #352]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002bdc:	6a1b      	ldr	r3, [r3, #32]
 8002bde:	4a57      	ldr	r2, [pc, #348]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002be0:	f023 0304 	bic.w	r3, r3, #4
 8002be4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d015      	beq.n	8002c1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bee:	f7fe fb05 	bl	80011fc <HAL_GetTick>
 8002bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bf4:	e00a      	b.n	8002c0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bf6:	f7fe fb01 	bl	80011fc <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d901      	bls.n	8002c0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e0b1      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c0c:	4b4b      	ldr	r3, [pc, #300]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d0ee      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x37e>
 8002c18:	e014      	b.n	8002c44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c1a:	f7fe faef 	bl	80011fc <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c20:	e00a      	b.n	8002c38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c22:	f7fe faeb 	bl	80011fc <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e09b      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c38:	4b40      	ldr	r3, [pc, #256]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002c3a:	6a1b      	ldr	r3, [r3, #32]
 8002c3c:	f003 0302 	and.w	r3, r3, #2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1ee      	bne.n	8002c22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c44:	7dfb      	ldrb	r3, [r7, #23]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d105      	bne.n	8002c56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c4a:	4b3c      	ldr	r3, [pc, #240]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002c4c:	69db      	ldr	r3, [r3, #28]
 8002c4e:	4a3b      	ldr	r2, [pc, #236]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002c50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8087 	beq.w	8002d6e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c60:	4b36      	ldr	r3, [pc, #216]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f003 030c 	and.w	r3, r3, #12
 8002c68:	2b08      	cmp	r3, #8
 8002c6a:	d061      	beq.n	8002d30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	69db      	ldr	r3, [r3, #28]
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d146      	bne.n	8002d02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c74:	4b33      	ldr	r3, [pc, #204]	; (8002d44 <HAL_RCC_OscConfig+0x4cc>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7a:	f7fe fabf 	bl	80011fc <HAL_GetTick>
 8002c7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c80:	e008      	b.n	8002c94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c82:	f7fe fabb 	bl	80011fc <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e06d      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c94:	4b29      	ldr	r3, [pc, #164]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1f0      	bne.n	8002c82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a1b      	ldr	r3, [r3, #32]
 8002ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ca8:	d108      	bne.n	8002cbc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002caa:	4b24      	ldr	r3, [pc, #144]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	4921      	ldr	r1, [pc, #132]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cbc:	4b1f      	ldr	r3, [pc, #124]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a19      	ldr	r1, [r3, #32]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ccc:	430b      	orrs	r3, r1
 8002cce:	491b      	ldr	r1, [pc, #108]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	; (8002d44 <HAL_RCC_OscConfig+0x4cc>)
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cda:	f7fe fa8f 	bl	80011fc <HAL_GetTick>
 8002cde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ce0:	e008      	b.n	8002cf4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce2:	f7fe fa8b 	bl	80011fc <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e03d      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cf4:	4b11      	ldr	r3, [pc, #68]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d0f0      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x46a>
 8002d00:	e035      	b.n	8002d6e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d02:	4b10      	ldr	r3, [pc, #64]	; (8002d44 <HAL_RCC_OscConfig+0x4cc>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d08:	f7fe fa78 	bl	80011fc <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d10:	f7fe fa74 	bl	80011fc <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e026      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d22:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <HAL_RCC_OscConfig+0x4c4>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1f0      	bne.n	8002d10 <HAL_RCC_OscConfig+0x498>
 8002d2e:	e01e      	b.n	8002d6e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d107      	bne.n	8002d48 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e019      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	40007000 	.word	0x40007000
 8002d44:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d48:	4b0b      	ldr	r3, [pc, #44]	; (8002d78 <HAL_RCC_OscConfig+0x500>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d106      	bne.n	8002d6a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d001      	beq.n	8002d6e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e000      	b.n	8002d70 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3718      	adds	r7, #24
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40021000 	.word	0x40021000

08002d7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d101      	bne.n	8002d90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e0d0      	b.n	8002f32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d90:	4b6a      	ldr	r3, [pc, #424]	; (8002f3c <HAL_RCC_ClockConfig+0x1c0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	683a      	ldr	r2, [r7, #0]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d910      	bls.n	8002dc0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d9e:	4b67      	ldr	r3, [pc, #412]	; (8002f3c <HAL_RCC_ClockConfig+0x1c0>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f023 0207 	bic.w	r2, r3, #7
 8002da6:	4965      	ldr	r1, [pc, #404]	; (8002f3c <HAL_RCC_ClockConfig+0x1c0>)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dae:	4b63      	ldr	r3, [pc, #396]	; (8002f3c <HAL_RCC_ClockConfig+0x1c0>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d001      	beq.n	8002dc0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e0b8      	b.n	8002f32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d020      	beq.n	8002e0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d005      	beq.n	8002de4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002dd8:	4b59      	ldr	r3, [pc, #356]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	4a58      	ldr	r2, [pc, #352]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002dde:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002de2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0308 	and.w	r3, r3, #8
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d005      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002df0:	4b53      	ldr	r3, [pc, #332]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	4a52      	ldr	r2, [pc, #328]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002df6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002dfa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dfc:	4b50      	ldr	r3, [pc, #320]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	494d      	ldr	r1, [pc, #308]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d040      	beq.n	8002e9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d107      	bne.n	8002e32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e22:	4b47      	ldr	r3, [pc, #284]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d115      	bne.n	8002e5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e07f      	b.n	8002f32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d107      	bne.n	8002e4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e3a:	4b41      	ldr	r3, [pc, #260]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d109      	bne.n	8002e5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e073      	b.n	8002f32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e4a:	4b3d      	ldr	r3, [pc, #244]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e06b      	b.n	8002f32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e5a:	4b39      	ldr	r3, [pc, #228]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f023 0203 	bic.w	r2, r3, #3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	4936      	ldr	r1, [pc, #216]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e6c:	f7fe f9c6 	bl	80011fc <HAL_GetTick>
 8002e70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e72:	e00a      	b.n	8002e8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e74:	f7fe f9c2 	bl	80011fc <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e053      	b.n	8002f32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e8a:	4b2d      	ldr	r3, [pc, #180]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f003 020c 	and.w	r2, r3, #12
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d1eb      	bne.n	8002e74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e9c:	4b27      	ldr	r3, [pc, #156]	; (8002f3c <HAL_RCC_ClockConfig+0x1c0>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d210      	bcs.n	8002ecc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eaa:	4b24      	ldr	r3, [pc, #144]	; (8002f3c <HAL_RCC_ClockConfig+0x1c0>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f023 0207 	bic.w	r2, r3, #7
 8002eb2:	4922      	ldr	r1, [pc, #136]	; (8002f3c <HAL_RCC_ClockConfig+0x1c0>)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eba:	4b20      	ldr	r3, [pc, #128]	; (8002f3c <HAL_RCC_ClockConfig+0x1c0>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0307 	and.w	r3, r3, #7
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d001      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e032      	b.n	8002f32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0304 	and.w	r3, r3, #4
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d008      	beq.n	8002eea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ed8:	4b19      	ldr	r3, [pc, #100]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	4916      	ldr	r1, [pc, #88]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d009      	beq.n	8002f0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ef6:	4b12      	ldr	r3, [pc, #72]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	00db      	lsls	r3, r3, #3
 8002f04:	490e      	ldr	r1, [pc, #56]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f0a:	f000 f821 	bl	8002f50 <HAL_RCC_GetSysClockFreq>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	4b0b      	ldr	r3, [pc, #44]	; (8002f40 <HAL_RCC_ClockConfig+0x1c4>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	091b      	lsrs	r3, r3, #4
 8002f16:	f003 030f 	and.w	r3, r3, #15
 8002f1a:	490a      	ldr	r1, [pc, #40]	; (8002f44 <HAL_RCC_ClockConfig+0x1c8>)
 8002f1c:	5ccb      	ldrb	r3, [r1, r3]
 8002f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f22:	4a09      	ldr	r2, [pc, #36]	; (8002f48 <HAL_RCC_ClockConfig+0x1cc>)
 8002f24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f26:	4b09      	ldr	r3, [pc, #36]	; (8002f4c <HAL_RCC_ClockConfig+0x1d0>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7fe f924 	bl	8001178 <HAL_InitTick>

  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40022000 	.word	0x40022000
 8002f40:	40021000 	.word	0x40021000
 8002f44:	080053f0 	.word	0x080053f0
 8002f48:	20000000 	.word	0x20000000
 8002f4c:	20000004 	.word	0x20000004

08002f50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f50:	b490      	push	{r4, r7}
 8002f52:	b08a      	sub	sp, #40	; 0x28
 8002f54:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002f56:	4b29      	ldr	r3, [pc, #164]	; (8002ffc <HAL_RCC_GetSysClockFreq+0xac>)
 8002f58:	1d3c      	adds	r4, r7, #4
 8002f5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002f60:	f240 2301 	movw	r3, #513	; 0x201
 8002f64:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f66:	2300      	movs	r3, #0
 8002f68:	61fb      	str	r3, [r7, #28]
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	61bb      	str	r3, [r7, #24]
 8002f6e:	2300      	movs	r3, #0
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24
 8002f72:	2300      	movs	r3, #0
 8002f74:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002f76:	2300      	movs	r3, #0
 8002f78:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002f7a:	4b21      	ldr	r3, [pc, #132]	; (8003000 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f003 030c 	and.w	r3, r3, #12
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	d002      	beq.n	8002f90 <HAL_RCC_GetSysClockFreq+0x40>
 8002f8a:	2b08      	cmp	r3, #8
 8002f8c:	d003      	beq.n	8002f96 <HAL_RCC_GetSysClockFreq+0x46>
 8002f8e:	e02b      	b.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f90:	4b1c      	ldr	r3, [pc, #112]	; (8003004 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002f92:	623b      	str	r3, [r7, #32]
      break;
 8002f94:	e02b      	b.n	8002fee <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	0c9b      	lsrs	r3, r3, #18
 8002f9a:	f003 030f 	and.w	r3, r3, #15
 8002f9e:	3328      	adds	r3, #40	; 0x28
 8002fa0:	443b      	add	r3, r7
 8002fa2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002fa6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d012      	beq.n	8002fd8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fb2:	4b13      	ldr	r3, [pc, #76]	; (8003000 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	0c5b      	lsrs	r3, r3, #17
 8002fb8:	f003 0301 	and.w	r3, r3, #1
 8002fbc:	3328      	adds	r3, #40	; 0x28
 8002fbe:	443b      	add	r3, r7
 8002fc0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002fc4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	4a0e      	ldr	r2, [pc, #56]	; (8003004 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002fca:	fb03 f202 	mul.w	r2, r3, r2
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd6:	e004      	b.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	4a0b      	ldr	r2, [pc, #44]	; (8003008 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fdc:	fb02 f303 	mul.w	r3, r2, r3
 8002fe0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe4:	623b      	str	r3, [r7, #32]
      break;
 8002fe6:	e002      	b.n	8002fee <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002fe8:	4b06      	ldr	r3, [pc, #24]	; (8003004 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002fea:	623b      	str	r3, [r7, #32]
      break;
 8002fec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fee:	6a3b      	ldr	r3, [r7, #32]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3728      	adds	r7, #40	; 0x28
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bc90      	pop	{r4, r7}
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	080053d0 	.word	0x080053d0
 8003000:	40021000 	.word	0x40021000
 8003004:	007a1200 	.word	0x007a1200
 8003008:	003d0900 	.word	0x003d0900

0800300c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003010:	4b02      	ldr	r3, [pc, #8]	; (800301c <HAL_RCC_GetHCLKFreq+0x10>)
 8003012:	681b      	ldr	r3, [r3, #0]
}
 8003014:	4618      	mov	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	20000000 	.word	0x20000000

08003020 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003024:	f7ff fff2 	bl	800300c <HAL_RCC_GetHCLKFreq>
 8003028:	4602      	mov	r2, r0
 800302a:	4b05      	ldr	r3, [pc, #20]	; (8003040 <HAL_RCC_GetPCLK1Freq+0x20>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	0a1b      	lsrs	r3, r3, #8
 8003030:	f003 0307 	and.w	r3, r3, #7
 8003034:	4903      	ldr	r1, [pc, #12]	; (8003044 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003036:	5ccb      	ldrb	r3, [r1, r3]
 8003038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800303c:	4618      	mov	r0, r3
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40021000 	.word	0x40021000
 8003044:	08005400 	.word	0x08005400

08003048 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800304c:	f7ff ffde 	bl	800300c <HAL_RCC_GetHCLKFreq>
 8003050:	4602      	mov	r2, r0
 8003052:	4b05      	ldr	r3, [pc, #20]	; (8003068 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	0adb      	lsrs	r3, r3, #11
 8003058:	f003 0307 	and.w	r3, r3, #7
 800305c:	4903      	ldr	r1, [pc, #12]	; (800306c <HAL_RCC_GetPCLK2Freq+0x24>)
 800305e:	5ccb      	ldrb	r3, [r1, r3]
 8003060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003064:	4618      	mov	r0, r3
 8003066:	bd80      	pop	{r7, pc}
 8003068:	40021000 	.word	0x40021000
 800306c:	08005400 	.word	0x08005400

08003070 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003078:	4b0a      	ldr	r3, [pc, #40]	; (80030a4 <RCC_Delay+0x34>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a0a      	ldr	r2, [pc, #40]	; (80030a8 <RCC_Delay+0x38>)
 800307e:	fba2 2303 	umull	r2, r3, r2, r3
 8003082:	0a5b      	lsrs	r3, r3, #9
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	fb02 f303 	mul.w	r3, r2, r3
 800308a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800308c:	bf00      	nop
  }
  while (Delay --);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	1e5a      	subs	r2, r3, #1
 8003092:	60fa      	str	r2, [r7, #12]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1f9      	bne.n	800308c <RCC_Delay+0x1c>
}
 8003098:	bf00      	nop
 800309a:	bf00      	nop
 800309c:	3714      	adds	r7, #20
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr
 80030a4:	20000000 	.word	0x20000000
 80030a8:	10624dd3 	.word	0x10624dd3

080030ac <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b086      	sub	sp, #24
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	613b      	str	r3, [r7, #16]
 80030b8:	2300      	movs	r3, #0
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0301 	and.w	r3, r3, #1
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d07d      	beq.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80030c8:	2300      	movs	r3, #0
 80030ca:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030cc:	4b4f      	ldr	r3, [pc, #316]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030ce:	69db      	ldr	r3, [r3, #28]
 80030d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d10d      	bne.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030d8:	4b4c      	ldr	r3, [pc, #304]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030da:	69db      	ldr	r3, [r3, #28]
 80030dc:	4a4b      	ldr	r2, [pc, #300]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030e2:	61d3      	str	r3, [r2, #28]
 80030e4:	4b49      	ldr	r3, [pc, #292]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030f0:	2301      	movs	r3, #1
 80030f2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030f4:	4b46      	ldr	r3, [pc, #280]	; (8003210 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d118      	bne.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003100:	4b43      	ldr	r3, [pc, #268]	; (8003210 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a42      	ldr	r2, [pc, #264]	; (8003210 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003106:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800310a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800310c:	f7fe f876 	bl	80011fc <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003112:	e008      	b.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003114:	f7fe f872 	bl	80011fc <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b64      	cmp	r3, #100	; 0x64
 8003120:	d901      	bls.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e06d      	b.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003126:	4b3a      	ldr	r3, [pc, #232]	; (8003210 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0f0      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003132:	4b36      	ldr	r3, [pc, #216]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800313a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d02e      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	429a      	cmp	r2, r3
 800314e:	d027      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003150:	4b2e      	ldr	r3, [pc, #184]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003158:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800315a:	4b2e      	ldr	r3, [pc, #184]	; (8003214 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800315c:	2201      	movs	r2, #1
 800315e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003160:	4b2c      	ldr	r3, [pc, #176]	; (8003214 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003162:	2200      	movs	r2, #0
 8003164:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003166:	4a29      	ldr	r2, [pc, #164]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b00      	cmp	r3, #0
 8003174:	d014      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003176:	f7fe f841 	bl	80011fc <HAL_GetTick>
 800317a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800317c:	e00a      	b.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800317e:	f7fe f83d 	bl	80011fc <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	f241 3288 	movw	r2, #5000	; 0x1388
 800318c:	4293      	cmp	r3, r2
 800318e:	d901      	bls.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e036      	b.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003194:	4b1d      	ldr	r3, [pc, #116]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d0ee      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031a0:	4b1a      	ldr	r3, [pc, #104]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031a2:	6a1b      	ldr	r3, [r3, #32]
 80031a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	4917      	ldr	r1, [pc, #92]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031b2:	7dfb      	ldrb	r3, [r7, #23]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d105      	bne.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031b8:	4b14      	ldr	r3, [pc, #80]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ba:	69db      	ldr	r3, [r3, #28]
 80031bc:	4a13      	ldr	r2, [pc, #76]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031c2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d008      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031d0:	4b0e      	ldr	r3, [pc, #56]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	490b      	ldr	r1, [pc, #44]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0310 	and.w	r3, r3, #16
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d008      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031ee:	4b07      	ldr	r3, [pc, #28]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	4904      	ldr	r1, [pc, #16]	; (800320c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3718      	adds	r7, #24
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	40021000 	.word	0x40021000
 8003210:	40007000 	.word	0x40007000
 8003214:	42420440 	.word	0x42420440

08003218 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e041      	b.n	80032ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7fd fda6 	bl	8000d90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2202      	movs	r2, #2
 8003248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	3304      	adds	r3, #4
 8003254:	4619      	mov	r1, r3
 8003256:	4610      	mov	r0, r2
 8003258:	f000 fb84 	bl	8003964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
	...

080032b8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d001      	beq.n	80032d0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e03c      	b.n	800334a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2202      	movs	r2, #2
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a1d      	ldr	r2, [pc, #116]	; (8003354 <HAL_TIM_Base_Start+0x9c>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d018      	beq.n	8003314 <HAL_TIM_Base_Start+0x5c>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a1c      	ldr	r2, [pc, #112]	; (8003358 <HAL_TIM_Base_Start+0xa0>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d013      	beq.n	8003314 <HAL_TIM_Base_Start+0x5c>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032f4:	d00e      	beq.n	8003314 <HAL_TIM_Base_Start+0x5c>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a18      	ldr	r2, [pc, #96]	; (800335c <HAL_TIM_Base_Start+0xa4>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d009      	beq.n	8003314 <HAL_TIM_Base_Start+0x5c>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a16      	ldr	r2, [pc, #88]	; (8003360 <HAL_TIM_Base_Start+0xa8>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d004      	beq.n	8003314 <HAL_TIM_Base_Start+0x5c>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a15      	ldr	r2, [pc, #84]	; (8003364 <HAL_TIM_Base_Start+0xac>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d111      	bne.n	8003338 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2b06      	cmp	r3, #6
 8003324:	d010      	beq.n	8003348 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f042 0201 	orr.w	r2, r2, #1
 8003334:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003336:	e007      	b.n	8003348 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f042 0201 	orr.w	r2, r2, #1
 8003346:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	bc80      	pop	{r7}
 8003352:	4770      	bx	lr
 8003354:	40012c00 	.word	0x40012c00
 8003358:	40013400 	.word	0x40013400
 800335c:	40000400 	.word	0x40000400
 8003360:	40000800 	.word	0x40000800
 8003364:	40000c00 	.word	0x40000c00

08003368 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e041      	b.n	80033fe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d106      	bne.n	8003394 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7fd fcd8 	bl	8000d44 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2202      	movs	r2, #2
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	3304      	adds	r3, #4
 80033a4:	4619      	mov	r1, r3
 80033a6:	4610      	mov	r0, r2
 80033a8:	f000 fadc 	bl	8003964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
	...

08003408 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d109      	bne.n	800342c <HAL_TIM_PWM_Start+0x24>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800341e:	b2db      	uxtb	r3, r3
 8003420:	2b01      	cmp	r3, #1
 8003422:	bf14      	ite	ne
 8003424:	2301      	movne	r3, #1
 8003426:	2300      	moveq	r3, #0
 8003428:	b2db      	uxtb	r3, r3
 800342a:	e022      	b.n	8003472 <HAL_TIM_PWM_Start+0x6a>
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	2b04      	cmp	r3, #4
 8003430:	d109      	bne.n	8003446 <HAL_TIM_PWM_Start+0x3e>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b01      	cmp	r3, #1
 800343c:	bf14      	ite	ne
 800343e:	2301      	movne	r3, #1
 8003440:	2300      	moveq	r3, #0
 8003442:	b2db      	uxtb	r3, r3
 8003444:	e015      	b.n	8003472 <HAL_TIM_PWM_Start+0x6a>
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	2b08      	cmp	r3, #8
 800344a:	d109      	bne.n	8003460 <HAL_TIM_PWM_Start+0x58>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b01      	cmp	r3, #1
 8003456:	bf14      	ite	ne
 8003458:	2301      	movne	r3, #1
 800345a:	2300      	moveq	r3, #0
 800345c:	b2db      	uxtb	r3, r3
 800345e:	e008      	b.n	8003472 <HAL_TIM_PWM_Start+0x6a>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b01      	cmp	r3, #1
 800346a:	bf14      	ite	ne
 800346c:	2301      	movne	r3, #1
 800346e:	2300      	moveq	r3, #0
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e072      	b.n	8003560 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d104      	bne.n	800348a <HAL_TIM_PWM_Start+0x82>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2202      	movs	r2, #2
 8003484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003488:	e013      	b.n	80034b2 <HAL_TIM_PWM_Start+0xaa>
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	2b04      	cmp	r3, #4
 800348e:	d104      	bne.n	800349a <HAL_TIM_PWM_Start+0x92>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2202      	movs	r2, #2
 8003494:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003498:	e00b      	b.n	80034b2 <HAL_TIM_PWM_Start+0xaa>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	2b08      	cmp	r3, #8
 800349e:	d104      	bne.n	80034aa <HAL_TIM_PWM_Start+0xa2>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2202      	movs	r2, #2
 80034a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034a8:	e003      	b.n	80034b2 <HAL_TIM_PWM_Start+0xaa>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2202      	movs	r2, #2
 80034ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2201      	movs	r2, #1
 80034b8:	6839      	ldr	r1, [r7, #0]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 fc78 	bl	8003db0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a28      	ldr	r2, [pc, #160]	; (8003568 <HAL_TIM_PWM_Start+0x160>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d004      	beq.n	80034d4 <HAL_TIM_PWM_Start+0xcc>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a27      	ldr	r2, [pc, #156]	; (800356c <HAL_TIM_PWM_Start+0x164>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d101      	bne.n	80034d8 <HAL_TIM_PWM_Start+0xd0>
 80034d4:	2301      	movs	r3, #1
 80034d6:	e000      	b.n	80034da <HAL_TIM_PWM_Start+0xd2>
 80034d8:	2300      	movs	r3, #0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d007      	beq.n	80034ee <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a1d      	ldr	r2, [pc, #116]	; (8003568 <HAL_TIM_PWM_Start+0x160>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d018      	beq.n	800352a <HAL_TIM_PWM_Start+0x122>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a1b      	ldr	r2, [pc, #108]	; (800356c <HAL_TIM_PWM_Start+0x164>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d013      	beq.n	800352a <HAL_TIM_PWM_Start+0x122>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800350a:	d00e      	beq.n	800352a <HAL_TIM_PWM_Start+0x122>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a17      	ldr	r2, [pc, #92]	; (8003570 <HAL_TIM_PWM_Start+0x168>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d009      	beq.n	800352a <HAL_TIM_PWM_Start+0x122>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a16      	ldr	r2, [pc, #88]	; (8003574 <HAL_TIM_PWM_Start+0x16c>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d004      	beq.n	800352a <HAL_TIM_PWM_Start+0x122>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a14      	ldr	r2, [pc, #80]	; (8003578 <HAL_TIM_PWM_Start+0x170>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d111      	bne.n	800354e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f003 0307 	and.w	r3, r3, #7
 8003534:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2b06      	cmp	r3, #6
 800353a:	d010      	beq.n	800355e <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0201 	orr.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800354c:	e007      	b.n	800355e <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f042 0201 	orr.w	r2, r2, #1
 800355c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	40012c00 	.word	0x40012c00
 800356c:	40013400 	.word	0x40013400
 8003570:	40000400 	.word	0x40000400
 8003574:	40000800 	.word	0x40000800
 8003578:	40000c00 	.word	0x40000c00

0800357c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	691b      	ldr	r3, [r3, #16]
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b02      	cmp	r3, #2
 8003590:	d122      	bne.n	80035d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	2b02      	cmp	r3, #2
 800359e:	d11b      	bne.n	80035d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f06f 0202 	mvn.w	r2, #2
 80035a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	f003 0303 	and.w	r3, r3, #3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 f9b4 	bl	800392c <HAL_TIM_IC_CaptureCallback>
 80035c4:	e005      	b.n	80035d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 f9a7 	bl	800391a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 f9b6 	bl	800393e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	f003 0304 	and.w	r3, r3, #4
 80035e2:	2b04      	cmp	r3, #4
 80035e4:	d122      	bne.n	800362c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d11b      	bne.n	800362c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f06f 0204 	mvn.w	r2, #4
 80035fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2202      	movs	r2, #2
 8003602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 f98a 	bl	800392c <HAL_TIM_IC_CaptureCallback>
 8003618:	e005      	b.n	8003626 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f000 f97d 	bl	800391a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 f98c 	bl	800393e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b08      	cmp	r3, #8
 8003638:	d122      	bne.n	8003680 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	f003 0308 	and.w	r3, r3, #8
 8003644:	2b08      	cmp	r3, #8
 8003646:	d11b      	bne.n	8003680 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f06f 0208 	mvn.w	r2, #8
 8003650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2204      	movs	r2, #4
 8003656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d003      	beq.n	800366e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 f960 	bl	800392c <HAL_TIM_IC_CaptureCallback>
 800366c:	e005      	b.n	800367a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 f953 	bl	800391a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f000 f962 	bl	800393e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	f003 0310 	and.w	r3, r3, #16
 800368a:	2b10      	cmp	r3, #16
 800368c:	d122      	bne.n	80036d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	f003 0310 	and.w	r3, r3, #16
 8003698:	2b10      	cmp	r3, #16
 800369a:	d11b      	bne.n	80036d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f06f 0210 	mvn.w	r2, #16
 80036a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2208      	movs	r2, #8
 80036aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	69db      	ldr	r3, [r3, #28]
 80036b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 f936 	bl	800392c <HAL_TIM_IC_CaptureCallback>
 80036c0:	e005      	b.n	80036ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f929 	bl	800391a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 f938 	bl	800393e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d10e      	bne.n	8003700 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d107      	bne.n	8003700 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f06f 0201 	mvn.w	r2, #1
 80036f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f904 	bl	8003908 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800370a:	2b80      	cmp	r3, #128	; 0x80
 800370c:	d10e      	bne.n	800372c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003718:	2b80      	cmp	r3, #128	; 0x80
 800371a:	d107      	bne.n	800372c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 fbdb 	bl	8003ee2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003736:	2b40      	cmp	r3, #64	; 0x40
 8003738:	d10e      	bne.n	8003758 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003744:	2b40      	cmp	r3, #64	; 0x40
 8003746:	d107      	bne.n	8003758 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 f8fc 	bl	8003950 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	f003 0320 	and.w	r3, r3, #32
 8003762:	2b20      	cmp	r3, #32
 8003764:	d10e      	bne.n	8003784 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	f003 0320 	and.w	r3, r3, #32
 8003770:	2b20      	cmp	r3, #32
 8003772:	d107      	bne.n	8003784 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f06f 0220 	mvn.w	r2, #32
 800377c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 fba6 	bl	8003ed0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003784:	bf00      	nop
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d101      	bne.n	80037a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80037a2:	2302      	movs	r3, #2
 80037a4:	e0ac      	b.n	8003900 <HAL_TIM_PWM_ConfigChannel+0x174>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b0c      	cmp	r3, #12
 80037b2:	f200 809f 	bhi.w	80038f4 <HAL_TIM_PWM_ConfigChannel+0x168>
 80037b6:	a201      	add	r2, pc, #4	; (adr r2, 80037bc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80037b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037bc:	080037f1 	.word	0x080037f1
 80037c0:	080038f5 	.word	0x080038f5
 80037c4:	080038f5 	.word	0x080038f5
 80037c8:	080038f5 	.word	0x080038f5
 80037cc:	08003831 	.word	0x08003831
 80037d0:	080038f5 	.word	0x080038f5
 80037d4:	080038f5 	.word	0x080038f5
 80037d8:	080038f5 	.word	0x080038f5
 80037dc:	08003873 	.word	0x08003873
 80037e0:	080038f5 	.word	0x080038f5
 80037e4:	080038f5 	.word	0x080038f5
 80037e8:	080038f5 	.word	0x080038f5
 80037ec:	080038b3 	.word	0x080038b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68b9      	ldr	r1, [r7, #8]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 f92e 	bl	8003a58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	699a      	ldr	r2, [r3, #24]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0208 	orr.w	r2, r2, #8
 800380a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	699a      	ldr	r2, [r3, #24]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f022 0204 	bic.w	r2, r2, #4
 800381a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6999      	ldr	r1, [r3, #24]
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	691a      	ldr	r2, [r3, #16]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	430a      	orrs	r2, r1
 800382c:	619a      	str	r2, [r3, #24]
      break;
 800382e:	e062      	b.n	80038f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68b9      	ldr	r1, [r7, #8]
 8003836:	4618      	mov	r0, r3
 8003838:	f000 f97e 	bl	8003b38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	699a      	ldr	r2, [r3, #24]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800384a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	699a      	ldr	r2, [r3, #24]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800385a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6999      	ldr	r1, [r3, #24]
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	021a      	lsls	r2, r3, #8
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	430a      	orrs	r2, r1
 800386e:	619a      	str	r2, [r3, #24]
      break;
 8003870:	e041      	b.n	80038f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68b9      	ldr	r1, [r7, #8]
 8003878:	4618      	mov	r0, r3
 800387a:	f000 f9d1 	bl	8003c20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	69da      	ldr	r2, [r3, #28]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f042 0208 	orr.w	r2, r2, #8
 800388c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	69da      	ldr	r2, [r3, #28]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 0204 	bic.w	r2, r2, #4
 800389c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	69d9      	ldr	r1, [r3, #28]
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	691a      	ldr	r2, [r3, #16]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	430a      	orrs	r2, r1
 80038ae:	61da      	str	r2, [r3, #28]
      break;
 80038b0:	e021      	b.n	80038f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	68b9      	ldr	r1, [r7, #8]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f000 fa25 	bl	8003d08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	69da      	ldr	r2, [r3, #28]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	69da      	ldr	r2, [r3, #28]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	69d9      	ldr	r1, [r3, #28]
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	691b      	ldr	r3, [r3, #16]
 80038e8:	021a      	lsls	r2, r3, #8
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	430a      	orrs	r2, r1
 80038f0:	61da      	str	r2, [r3, #28]
      break;
 80038f2:	e000      	b.n	80038f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80038f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3710      	adds	r7, #16
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003910:	bf00      	nop
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	bc80      	pop	{r7}
 8003918:	4770      	bx	lr

0800391a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800391a:	b480      	push	{r7}
 800391c:	b083      	sub	sp, #12
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003922:	bf00      	nop
 8003924:	370c      	adds	r7, #12
 8003926:	46bd      	mov	sp, r7
 8003928:	bc80      	pop	{r7}
 800392a:	4770      	bx	lr

0800392c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	bc80      	pop	{r7}
 800393c:	4770      	bx	lr

0800393e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800393e:	b480      	push	{r7}
 8003940:	b083      	sub	sp, #12
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003946:	bf00      	nop
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	bc80      	pop	{r7}
 800394e:	4770      	bx	lr

08003950 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr
	...

08003964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a33      	ldr	r2, [pc, #204]	; (8003a44 <TIM_Base_SetConfig+0xe0>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d013      	beq.n	80039a4 <TIM_Base_SetConfig+0x40>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a32      	ldr	r2, [pc, #200]	; (8003a48 <TIM_Base_SetConfig+0xe4>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d00f      	beq.n	80039a4 <TIM_Base_SetConfig+0x40>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800398a:	d00b      	beq.n	80039a4 <TIM_Base_SetConfig+0x40>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4a2f      	ldr	r2, [pc, #188]	; (8003a4c <TIM_Base_SetConfig+0xe8>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d007      	beq.n	80039a4 <TIM_Base_SetConfig+0x40>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a2e      	ldr	r2, [pc, #184]	; (8003a50 <TIM_Base_SetConfig+0xec>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d003      	beq.n	80039a4 <TIM_Base_SetConfig+0x40>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a2d      	ldr	r2, [pc, #180]	; (8003a54 <TIM_Base_SetConfig+0xf0>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d108      	bne.n	80039b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a22      	ldr	r2, [pc, #136]	; (8003a44 <TIM_Base_SetConfig+0xe0>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d013      	beq.n	80039e6 <TIM_Base_SetConfig+0x82>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a21      	ldr	r2, [pc, #132]	; (8003a48 <TIM_Base_SetConfig+0xe4>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d00f      	beq.n	80039e6 <TIM_Base_SetConfig+0x82>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039cc:	d00b      	beq.n	80039e6 <TIM_Base_SetConfig+0x82>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a1e      	ldr	r2, [pc, #120]	; (8003a4c <TIM_Base_SetConfig+0xe8>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d007      	beq.n	80039e6 <TIM_Base_SetConfig+0x82>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a1d      	ldr	r2, [pc, #116]	; (8003a50 <TIM_Base_SetConfig+0xec>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d003      	beq.n	80039e6 <TIM_Base_SetConfig+0x82>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a1c      	ldr	r2, [pc, #112]	; (8003a54 <TIM_Base_SetConfig+0xf0>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d108      	bne.n	80039f8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	68fa      	ldr	r2, [r7, #12]
 8003a0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	4a09      	ldr	r2, [pc, #36]	; (8003a44 <TIM_Base_SetConfig+0xe0>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d003      	beq.n	8003a2c <TIM_Base_SetConfig+0xc8>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a08      	ldr	r2, [pc, #32]	; (8003a48 <TIM_Base_SetConfig+0xe4>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d103      	bne.n	8003a34 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	691a      	ldr	r2, [r3, #16]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	615a      	str	r2, [r3, #20]
}
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bc80      	pop	{r7}
 8003a42:	4770      	bx	lr
 8003a44:	40012c00 	.word	0x40012c00
 8003a48:	40013400 	.word	0x40013400
 8003a4c:	40000400 	.word	0x40000400
 8003a50:	40000800 	.word	0x40000800
 8003a54:	40000c00 	.word	0x40000c00

08003a58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b087      	sub	sp, #28
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	f023 0201 	bic.w	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f023 0303 	bic.w	r3, r3, #3
 8003a8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f023 0302 	bic.w	r3, r3, #2
 8003aa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	697a      	ldr	r2, [r7, #20]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a20      	ldr	r2, [pc, #128]	; (8003b30 <TIM_OC1_SetConfig+0xd8>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d003      	beq.n	8003abc <TIM_OC1_SetConfig+0x64>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a1f      	ldr	r2, [pc, #124]	; (8003b34 <TIM_OC1_SetConfig+0xdc>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d10c      	bne.n	8003ad6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	f023 0308 	bic.w	r3, r3, #8
 8003ac2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f023 0304 	bic.w	r3, r3, #4
 8003ad4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a15      	ldr	r2, [pc, #84]	; (8003b30 <TIM_OC1_SetConfig+0xd8>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d003      	beq.n	8003ae6 <TIM_OC1_SetConfig+0x8e>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a14      	ldr	r2, [pc, #80]	; (8003b34 <TIM_OC1_SetConfig+0xdc>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d111      	bne.n	8003b0a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003aec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003af4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	693a      	ldr	r2, [r7, #16]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	697a      	ldr	r2, [r7, #20]
 8003b22:	621a      	str	r2, [r3, #32]
}
 8003b24:	bf00      	nop
 8003b26:	371c      	adds	r7, #28
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bc80      	pop	{r7}
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	40012c00 	.word	0x40012c00
 8003b34:	40013400 	.word	0x40013400

08003b38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b087      	sub	sp, #28
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a1b      	ldr	r3, [r3, #32]
 8003b46:	f023 0210 	bic.w	r2, r3, #16
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	021b      	lsls	r3, r3, #8
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	f023 0320 	bic.w	r3, r3, #32
 8003b82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	011b      	lsls	r3, r3, #4
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a21      	ldr	r2, [pc, #132]	; (8003c18 <TIM_OC2_SetConfig+0xe0>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d003      	beq.n	8003ba0 <TIM_OC2_SetConfig+0x68>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a20      	ldr	r2, [pc, #128]	; (8003c1c <TIM_OC2_SetConfig+0xe4>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d10d      	bne.n	8003bbc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ba6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	011b      	lsls	r3, r3, #4
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a16      	ldr	r2, [pc, #88]	; (8003c18 <TIM_OC2_SetConfig+0xe0>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d003      	beq.n	8003bcc <TIM_OC2_SetConfig+0x94>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a15      	ldr	r2, [pc, #84]	; (8003c1c <TIM_OC2_SetConfig+0xe4>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d113      	bne.n	8003bf4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003bda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	693a      	ldr	r2, [r7, #16]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	621a      	str	r2, [r3, #32]
}
 8003c0e:	bf00      	nop
 8003c10:	371c      	adds	r7, #28
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr
 8003c18:	40012c00 	.word	0x40012c00
 8003c1c:	40013400 	.word	0x40013400

08003c20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b087      	sub	sp, #28
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	69db      	ldr	r3, [r3, #28]
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f023 0303 	bic.w	r3, r3, #3
 8003c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	021b      	lsls	r3, r3, #8
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a21      	ldr	r2, [pc, #132]	; (8003d00 <TIM_OC3_SetConfig+0xe0>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d003      	beq.n	8003c86 <TIM_OC3_SetConfig+0x66>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a20      	ldr	r2, [pc, #128]	; (8003d04 <TIM_OC3_SetConfig+0xe4>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d10d      	bne.n	8003ca2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	021b      	lsls	r3, r3, #8
 8003c94:	697a      	ldr	r2, [r7, #20]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ca0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a16      	ldr	r2, [pc, #88]	; (8003d00 <TIM_OC3_SetConfig+0xe0>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d003      	beq.n	8003cb2 <TIM_OC3_SetConfig+0x92>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a15      	ldr	r2, [pc, #84]	; (8003d04 <TIM_OC3_SetConfig+0xe4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d113      	bne.n	8003cda <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	011b      	lsls	r3, r3, #4
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	68fa      	ldr	r2, [r7, #12]
 8003ce4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	621a      	str	r2, [r3, #32]
}
 8003cf4:	bf00      	nop
 8003cf6:	371c      	adds	r7, #28
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bc80      	pop	{r7}
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	40012c00 	.word	0x40012c00
 8003d04:	40013400 	.word	0x40013400

08003d08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b087      	sub	sp, #28
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	021b      	lsls	r3, r3, #8
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	031b      	lsls	r3, r3, #12
 8003d5a:	693a      	ldr	r2, [r7, #16]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a11      	ldr	r2, [pc, #68]	; (8003da8 <TIM_OC4_SetConfig+0xa0>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d003      	beq.n	8003d70 <TIM_OC4_SetConfig+0x68>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a10      	ldr	r2, [pc, #64]	; (8003dac <TIM_OC4_SetConfig+0xa4>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d109      	bne.n	8003d84 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	019b      	lsls	r3, r3, #6
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	697a      	ldr	r2, [r7, #20]
 8003d88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	621a      	str	r2, [r3, #32]
}
 8003d9e:	bf00      	nop
 8003da0:	371c      	adds	r7, #28
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bc80      	pop	{r7}
 8003da6:	4770      	bx	lr
 8003da8:	40012c00 	.word	0x40012c00
 8003dac:	40013400 	.word	0x40013400

08003db0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b087      	sub	sp, #28
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	60f8      	str	r0, [r7, #12]
 8003db8:	60b9      	str	r1, [r7, #8]
 8003dba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	f003 031f 	and.w	r3, r3, #31
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6a1a      	ldr	r2, [r3, #32]
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	401a      	ands	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a1a      	ldr	r2, [r3, #32]
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	f003 031f 	and.w	r3, r3, #31
 8003de2:	6879      	ldr	r1, [r7, #4]
 8003de4:	fa01 f303 	lsl.w	r3, r1, r3
 8003de8:	431a      	orrs	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	621a      	str	r2, [r3, #32]
}
 8003dee:	bf00      	nop
 8003df0:	371c      	adds	r7, #28
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bc80      	pop	{r7}
 8003df6:	4770      	bx	lr

08003df8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d101      	bne.n	8003e10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e050      	b.n	8003eb2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2202      	movs	r2, #2
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68fa      	ldr	r2, [r7, #12]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a1b      	ldr	r2, [pc, #108]	; (8003ebc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d018      	beq.n	8003e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a19      	ldr	r2, [pc, #100]	; (8003ec0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d013      	beq.n	8003e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e66:	d00e      	beq.n	8003e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a15      	ldr	r2, [pc, #84]	; (8003ec4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d009      	beq.n	8003e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a14      	ldr	r2, [pc, #80]	; (8003ec8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d004      	beq.n	8003e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a12      	ldr	r2, [pc, #72]	; (8003ecc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d10c      	bne.n	8003ea0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	68ba      	ldr	r2, [r7, #8]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68ba      	ldr	r2, [r7, #8]
 8003e9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3714      	adds	r7, #20
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr
 8003ebc:	40012c00 	.word	0x40012c00
 8003ec0:	40013400 	.word	0x40013400
 8003ec4:	40000400 	.word	0x40000400
 8003ec8:	40000800 	.word	0x40000800
 8003ecc:	40000c00 	.word	0x40000c00

08003ed0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bc80      	pop	{r7}
 8003ee0:	4770      	bx	lr

08003ee2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ee2:	b480      	push	{r7}
 8003ee4:	b083      	sub	sp, #12
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003eea:	bf00      	nop
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bc80      	pop	{r7}
 8003ef2:	4770      	bx	lr

08003ef4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e03f      	b.n	8003f86 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d106      	bne.n	8003f20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7fc ff88 	bl	8000e30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2224      	movs	r2, #36	; 0x24
 8003f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	68da      	ldr	r2, [r3, #12]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 fc4b 	bl	80047d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	691a      	ldr	r2, [r3, #16]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	695a      	ldr	r2, [r3, #20]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	68da      	ldr	r2, [r3, #12]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2220      	movs	r2, #32
 8003f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2220      	movs	r2, #32
 8003f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
	...

08003f90 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b086      	sub	sp, #24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b20      	cmp	r3, #32
 8003fa8:	d153      	bne.n	8004052 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d002      	beq.n	8003fb6 <HAL_UART_Transmit_DMA+0x26>
 8003fb0:	88fb      	ldrh	r3, [r7, #6]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e04c      	b.n	8004054 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d101      	bne.n	8003fc8 <HAL_UART_Transmit_DMA+0x38>
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	e045      	b.n	8004054 <HAL_UART_Transmit_DMA+0xc4>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003fd0:	68ba      	ldr	r2, [r7, #8]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	88fa      	ldrh	r2, [r7, #6]
 8003fda:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	88fa      	ldrh	r2, [r7, #6]
 8003fe0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2221      	movs	r2, #33	; 0x21
 8003fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff4:	4a19      	ldr	r2, [pc, #100]	; (800405c <HAL_UART_Transmit_DMA+0xcc>)
 8003ff6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ffc:	4a18      	ldr	r2, [pc, #96]	; (8004060 <HAL_UART_Transmit_DMA+0xd0>)
 8003ffe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004004:	4a17      	ldr	r2, [pc, #92]	; (8004064 <HAL_UART_Transmit_DMA+0xd4>)
 8004006:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800400c:	2200      	movs	r2, #0
 800400e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8004010:	f107 0308 	add.w	r3, r7, #8
 8004014:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	6819      	ldr	r1, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	3304      	adds	r3, #4
 8004024:	461a      	mov	r2, r3
 8004026:	88fb      	ldrh	r3, [r7, #6]
 8004028:	f7fd fe6e 	bl	8001d08 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004034:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	695a      	ldr	r2, [r3, #20]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800404c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800404e:	2300      	movs	r3, #0
 8004050:	e000      	b.n	8004054 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8004052:	2302      	movs	r3, #2
  }
}
 8004054:	4618      	mov	r0, r3
 8004056:	3718      	adds	r7, #24
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	08004409 	.word	0x08004409
 8004060:	0800445b 	.word	0x0800445b
 8004064:	08004477 	.word	0x08004477

08004068 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b08a      	sub	sp, #40	; 0x28
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004088:	2300      	movs	r3, #0
 800408a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004092:	f003 030f 	and.w	r3, r3, #15
 8004096:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10d      	bne.n	80040ba <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a0:	f003 0320 	and.w	r3, r3, #32
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d008      	beq.n	80040ba <HAL_UART_IRQHandler+0x52>
 80040a8:	6a3b      	ldr	r3, [r7, #32]
 80040aa:	f003 0320 	and.w	r3, r3, #32
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 fae5 	bl	8004682 <UART_Receive_IT>
      return;
 80040b8:	e17b      	b.n	80043b2 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 80b1 	beq.w	8004224 <HAL_UART_IRQHandler+0x1bc>
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	f003 0301 	and.w	r3, r3, #1
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d105      	bne.n	80040d8 <HAL_UART_IRQHandler+0x70>
 80040cc:	6a3b      	ldr	r3, [r7, #32]
 80040ce:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f000 80a6 	beq.w	8004224 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00a      	beq.n	80040f8 <HAL_UART_IRQHandler+0x90>
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d005      	beq.n	80040f8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f0:	f043 0201 	orr.w	r2, r3, #1
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fa:	f003 0304 	and.w	r3, r3, #4
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00a      	beq.n	8004118 <HAL_UART_IRQHandler+0xb0>
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b00      	cmp	r3, #0
 800410a:	d005      	beq.n	8004118 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004110:	f043 0202 	orr.w	r2, r3, #2
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d00a      	beq.n	8004138 <HAL_UART_IRQHandler+0xd0>
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	d005      	beq.n	8004138 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004130:	f043 0204 	orr.w	r2, r3, #4
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413a:	f003 0308 	and.w	r3, r3, #8
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00f      	beq.n	8004162 <HAL_UART_IRQHandler+0xfa>
 8004142:	6a3b      	ldr	r3, [r7, #32]
 8004144:	f003 0320 	and.w	r3, r3, #32
 8004148:	2b00      	cmp	r3, #0
 800414a:	d104      	bne.n	8004156 <HAL_UART_IRQHandler+0xee>
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	2b00      	cmp	r3, #0
 8004154:	d005      	beq.n	8004162 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415a:	f043 0208 	orr.w	r2, r3, #8
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004166:	2b00      	cmp	r3, #0
 8004168:	f000 811e 	beq.w	80043a8 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800416c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416e:	f003 0320 	and.w	r3, r3, #32
 8004172:	2b00      	cmp	r3, #0
 8004174:	d007      	beq.n	8004186 <HAL_UART_IRQHandler+0x11e>
 8004176:	6a3b      	ldr	r3, [r7, #32]
 8004178:	f003 0320 	and.w	r3, r3, #32
 800417c:	2b00      	cmp	r3, #0
 800417e:	d002      	beq.n	8004186 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 fa7e 	bl	8004682 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	695b      	ldr	r3, [r3, #20]
 800418c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004190:	2b00      	cmp	r3, #0
 8004192:	bf14      	ite	ne
 8004194:	2301      	movne	r3, #1
 8004196:	2300      	moveq	r3, #0
 8004198:	b2db      	uxtb	r3, r3
 800419a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a0:	f003 0308 	and.w	r3, r3, #8
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d102      	bne.n	80041ae <HAL_UART_IRQHandler+0x146>
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d031      	beq.n	8004212 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f9c0 	bl	8004534 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d023      	beq.n	800420a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	695a      	ldr	r2, [r3, #20]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041d0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d013      	beq.n	8004202 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041de:	4a76      	ldr	r2, [pc, #472]	; (80043b8 <HAL_UART_IRQHandler+0x350>)
 80041e0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fd fe28 	bl	8001e3c <HAL_DMA_Abort_IT>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d016      	beq.n	8004220 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041fc:	4610      	mov	r0, r2
 80041fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004200:	e00e      	b.n	8004220 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f8ec 	bl	80043e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004208:	e00a      	b.n	8004220 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 f8e8 	bl	80043e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004210:	e006      	b.n	8004220 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f8e4 	bl	80043e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800421e:	e0c3      	b.n	80043a8 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004220:	bf00      	nop
    return;
 8004222:	e0c1      	b.n	80043a8 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004228:	2b01      	cmp	r3, #1
 800422a:	f040 80a1 	bne.w	8004370 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800422e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004230:	f003 0310 	and.w	r3, r3, #16
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 809b 	beq.w	8004370 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	f003 0310 	and.w	r3, r3, #16
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 8095 	beq.w	8004370 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004246:	2300      	movs	r3, #0
 8004248:	60fb      	str	r3, [r7, #12]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	60fb      	str	r3, [r7, #12]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	60fb      	str	r3, [r7, #12]
 800425a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004266:	2b00      	cmp	r3, #0
 8004268:	d04e      	beq.n	8004308 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004274:	8a3b      	ldrh	r3, [r7, #16]
 8004276:	2b00      	cmp	r3, #0
 8004278:	f000 8098 	beq.w	80043ac <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004280:	8a3a      	ldrh	r2, [r7, #16]
 8004282:	429a      	cmp	r2, r3
 8004284:	f080 8092 	bcs.w	80043ac <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	8a3a      	ldrh	r2, [r7, #16]
 800428c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	2b20      	cmp	r3, #32
 8004296:	d02b      	beq.n	80042f0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68da      	ldr	r2, [r3, #12]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042a6:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	695a      	ldr	r2, [r3, #20]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f022 0201 	bic.w	r2, r2, #1
 80042b6:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	695a      	ldr	r2, [r3, #20]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042c6:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2220      	movs	r2, #32
 80042cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68da      	ldr	r2, [r3, #12]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0210 	bic.w	r2, r2, #16
 80042e4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7fd fd6b 	bl	8001dc6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	4619      	mov	r1, r3
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f000 f876 	bl	80043f2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004306:	e051      	b.n	80043ac <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004310:	b29b      	uxth	r3, r3
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800431a:	b29b      	uxth	r3, r3
 800431c:	2b00      	cmp	r3, #0
 800431e:	d047      	beq.n	80043b0 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004320:	8a7b      	ldrh	r3, [r7, #18]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d044      	beq.n	80043b0 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68da      	ldr	r2, [r3, #12]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004334:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	695a      	ldr	r2, [r3, #20]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 0201 	bic.w	r2, r2, #1
 8004344:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2220      	movs	r2, #32
 800434a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68da      	ldr	r2, [r3, #12]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0210 	bic.w	r2, r2, #16
 8004362:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004364:	8a7b      	ldrh	r3, [r7, #18]
 8004366:	4619      	mov	r1, r3
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 f842 	bl	80043f2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800436e:	e01f      	b.n	80043b0 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004376:	2b00      	cmp	r3, #0
 8004378:	d008      	beq.n	800438c <HAL_UART_IRQHandler+0x324>
 800437a:	6a3b      	ldr	r3, [r7, #32]
 800437c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004380:	2b00      	cmp	r3, #0
 8004382:	d003      	beq.n	800438c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 f915 	bl	80045b4 <UART_Transmit_IT>
    return;
 800438a:	e012      	b.n	80043b2 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800438c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00d      	beq.n	80043b2 <HAL_UART_IRQHandler+0x34a>
 8004396:	6a3b      	ldr	r3, [r7, #32]
 8004398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800439c:	2b00      	cmp	r3, #0
 800439e:	d008      	beq.n	80043b2 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 f956 	bl	8004652 <UART_EndTransmit_IT>
    return;
 80043a6:	e004      	b.n	80043b2 <HAL_UART_IRQHandler+0x34a>
    return;
 80043a8:	bf00      	nop
 80043aa:	e002      	b.n	80043b2 <HAL_UART_IRQHandler+0x34a>
      return;
 80043ac:	bf00      	nop
 80043ae:	e000      	b.n	80043b2 <HAL_UART_IRQHandler+0x34a>
      return;
 80043b0:	bf00      	nop
  }
}
 80043b2:	3728      	adds	r7, #40	; 0x28
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	0800458d 	.word	0x0800458d

080043bc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr

080043ce <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80043ce:	b480      	push	{r7}
 80043d0:	b083      	sub	sp, #12
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80043d6:	bf00      	nop
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc80      	pop	{r7}
 80043de:	4770      	bx	lr

080043e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043e8:	bf00      	nop
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bc80      	pop	{r7}
 80043f0:	4770      	bx	lr

080043f2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043f2:	b480      	push	{r7}
 80043f4:	b083      	sub	sp, #12
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
 80043fa:	460b      	mov	r3, r1
 80043fc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043fe:	bf00      	nop
 8004400:	370c      	adds	r7, #12
 8004402:	46bd      	mov	sp, r7
 8004404:	bc80      	pop	{r7}
 8004406:	4770      	bx	lr

08004408 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0320 	and.w	r3, r3, #32
 8004420:	2b00      	cmp	r3, #0
 8004422:	d113      	bne.n	800444c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	695a      	ldr	r2, [r3, #20]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004438:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68da      	ldr	r2, [r3, #12]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004448:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800444a:	e002      	b.n	8004452 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f7fb fff3 	bl	8000438 <HAL_UART_TxCpltCallback>
}
 8004452:	bf00      	nop
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b084      	sub	sp, #16
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004466:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004468:	68f8      	ldr	r0, [r7, #12]
 800446a:	f7ff ffa7 	bl	80043bc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800446e:	bf00      	nop
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}

08004476 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b084      	sub	sp, #16
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800447e:	2300      	movs	r3, #0
 8004480:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004486:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004492:	2b00      	cmp	r3, #0
 8004494:	bf14      	ite	ne
 8004496:	2301      	movne	r3, #1
 8004498:	2300      	moveq	r3, #0
 800449a:	b2db      	uxtb	r3, r3
 800449c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b21      	cmp	r3, #33	; 0x21
 80044a8:	d108      	bne.n	80044bc <UART_DMAError+0x46>
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d005      	beq.n	80044bc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	2200      	movs	r2, #0
 80044b4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80044b6:	68b8      	ldr	r0, [r7, #8]
 80044b8:	f000 f827 	bl	800450a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	695b      	ldr	r3, [r3, #20]
 80044c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	bf14      	ite	ne
 80044ca:	2301      	movne	r3, #1
 80044cc:	2300      	moveq	r3, #0
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b22      	cmp	r3, #34	; 0x22
 80044dc:	d108      	bne.n	80044f0 <UART_DMAError+0x7a>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d005      	beq.n	80044f0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	2200      	movs	r2, #0
 80044e8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80044ea:	68b8      	ldr	r0, [r7, #8]
 80044ec:	f000 f822 	bl	8004534 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f4:	f043 0210 	orr.w	r2, r3, #16
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80044fc:	68b8      	ldr	r0, [r7, #8]
 80044fe:	f7ff ff6f 	bl	80043e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004502:	bf00      	nop
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}

0800450a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800450a:	b480      	push	{r7}
 800450c:	b083      	sub	sp, #12
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	68da      	ldr	r2, [r3, #12]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004520:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2220      	movs	r2, #32
 8004526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800452a:	bf00      	nop
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	bc80      	pop	{r7}
 8004532:	4770      	bx	lr

08004534 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68da      	ldr	r2, [r3, #12]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800454a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	695a      	ldr	r2, [r3, #20]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f022 0201 	bic.w	r2, r2, #1
 800455a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004560:	2b01      	cmp	r3, #1
 8004562:	d107      	bne.n	8004574 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68da      	ldr	r2, [r3, #12]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 0210 	bic.w	r2, r2, #16
 8004572:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2220      	movs	r2, #32
 8004578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004582:	bf00      	nop
 8004584:	370c      	adds	r7, #12
 8004586:	46bd      	mov	sp, r7
 8004588:	bc80      	pop	{r7}
 800458a:	4770      	bx	lr

0800458c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004598:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f7ff ff1a 	bl	80043e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045ac:	bf00      	nop
 80045ae:	3710      	adds	r7, #16
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b21      	cmp	r3, #33	; 0x21
 80045c6:	d13e      	bne.n	8004646 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045d0:	d114      	bne.n	80045fc <UART_Transmit_IT+0x48>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d110      	bne.n	80045fc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	881b      	ldrh	r3, [r3, #0]
 80045e4:	461a      	mov	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045ee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a1b      	ldr	r3, [r3, #32]
 80045f4:	1c9a      	adds	r2, r3, #2
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	621a      	str	r2, [r3, #32]
 80045fa:	e008      	b.n	800460e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a1b      	ldr	r3, [r3, #32]
 8004600:	1c59      	adds	r1, r3, #1
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	6211      	str	r1, [r2, #32]
 8004606:	781a      	ldrb	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004612:	b29b      	uxth	r3, r3
 8004614:	3b01      	subs	r3, #1
 8004616:	b29b      	uxth	r3, r3
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	4619      	mov	r1, r3
 800461c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10f      	bne.n	8004642 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68da      	ldr	r2, [r3, #12]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004630:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68da      	ldr	r2, [r3, #12]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004640:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004642:	2300      	movs	r3, #0
 8004644:	e000      	b.n	8004648 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004646:	2302      	movs	r3, #2
  }
}
 8004648:	4618      	mov	r0, r3
 800464a:	3714      	adds	r7, #20
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr

08004652 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b082      	sub	sp, #8
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68da      	ldr	r2, [r3, #12]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004668:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2220      	movs	r2, #32
 800466e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7fb fee0 	bl	8000438 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b086      	sub	sp, #24
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b22      	cmp	r3, #34	; 0x22
 8004694:	f040 8099 	bne.w	80047ca <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046a0:	d117      	bne.n	80046d2 <UART_Receive_IT+0x50>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d113      	bne.n	80046d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80046aa:	2300      	movs	r3, #0
 80046ac:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b2:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ca:	1c9a      	adds	r2, r3, #2
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	629a      	str	r2, [r3, #40]	; 0x28
 80046d0:	e026      	b.n	8004720 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80046d8:	2300      	movs	r3, #0
 80046da:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046e4:	d007      	beq.n	80046f6 <UART_Receive_IT+0x74>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10a      	bne.n	8004704 <UART_Receive_IT+0x82>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d106      	bne.n	8004704 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	b2da      	uxtb	r2, r3
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	701a      	strb	r2, [r3, #0]
 8004702:	e008      	b.n	8004716 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	b2db      	uxtb	r3, r3
 800470c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004710:	b2da      	uxtb	r2, r3
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800471a:	1c5a      	adds	r2, r3, #1
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004724:	b29b      	uxth	r3, r3
 8004726:	3b01      	subs	r3, #1
 8004728:	b29b      	uxth	r3, r3
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	4619      	mov	r1, r3
 800472e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004730:	2b00      	cmp	r3, #0
 8004732:	d148      	bne.n	80047c6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68da      	ldr	r2, [r3, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f022 0220 	bic.w	r2, r2, #32
 8004742:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68da      	ldr	r2, [r3, #12]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004752:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	695a      	ldr	r2, [r3, #20]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f022 0201 	bic.w	r2, r2, #1
 8004762:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2220      	movs	r2, #32
 8004768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004770:	2b01      	cmp	r3, #1
 8004772:	d123      	bne.n	80047bc <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68da      	ldr	r2, [r3, #12]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f022 0210 	bic.w	r2, r2, #16
 8004788:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0310 	and.w	r3, r3, #16
 8004794:	2b10      	cmp	r3, #16
 8004796:	d10a      	bne.n	80047ae <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004798:	2300      	movs	r3, #0
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	60fb      	str	r3, [r7, #12]
 80047ac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047b2:	4619      	mov	r1, r3
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f7ff fe1c 	bl	80043f2 <HAL_UARTEx_RxEventCallback>
 80047ba:	e002      	b.n	80047c2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f7ff fe06 	bl	80043ce <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047c2:	2300      	movs	r3, #0
 80047c4:	e002      	b.n	80047cc <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80047c6:	2300      	movs	r3, #0
 80047c8:	e000      	b.n	80047cc <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80047ca:	2302      	movs	r3, #2
  }
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3718      	adds	r7, #24
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68da      	ldr	r2, [r3, #12]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	430a      	orrs	r2, r1
 80047f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	431a      	orrs	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	695b      	ldr	r3, [r3, #20]
 8004800:	4313      	orrs	r3, r2
 8004802:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800480e:	f023 030c 	bic.w	r3, r3, #12
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	6812      	ldr	r2, [r2, #0]
 8004816:	68b9      	ldr	r1, [r7, #8]
 8004818:	430b      	orrs	r3, r1
 800481a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	699a      	ldr	r2, [r3, #24]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a2c      	ldr	r2, [pc, #176]	; (80048e8 <UART_SetConfig+0x114>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d103      	bne.n	8004844 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800483c:	f7fe fc04 	bl	8003048 <HAL_RCC_GetPCLK2Freq>
 8004840:	60f8      	str	r0, [r7, #12]
 8004842:	e002      	b.n	800484a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004844:	f7fe fbec 	bl	8003020 <HAL_RCC_GetPCLK1Freq>
 8004848:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	4613      	mov	r3, r2
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	4413      	add	r3, r2
 8004852:	009a      	lsls	r2, r3, #2
 8004854:	441a      	add	r2, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004860:	4a22      	ldr	r2, [pc, #136]	; (80048ec <UART_SetConfig+0x118>)
 8004862:	fba2 2303 	umull	r2, r3, r2, r3
 8004866:	095b      	lsrs	r3, r3, #5
 8004868:	0119      	lsls	r1, r3, #4
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	4613      	mov	r3, r2
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	4413      	add	r3, r2
 8004872:	009a      	lsls	r2, r3, #2
 8004874:	441a      	add	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004880:	4b1a      	ldr	r3, [pc, #104]	; (80048ec <UART_SetConfig+0x118>)
 8004882:	fba3 0302 	umull	r0, r3, r3, r2
 8004886:	095b      	lsrs	r3, r3, #5
 8004888:	2064      	movs	r0, #100	; 0x64
 800488a:	fb00 f303 	mul.w	r3, r0, r3
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	011b      	lsls	r3, r3, #4
 8004892:	3332      	adds	r3, #50	; 0x32
 8004894:	4a15      	ldr	r2, [pc, #84]	; (80048ec <UART_SetConfig+0x118>)
 8004896:	fba2 2303 	umull	r2, r3, r2, r3
 800489a:	095b      	lsrs	r3, r3, #5
 800489c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048a0:	4419      	add	r1, r3
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	4613      	mov	r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	4413      	add	r3, r2
 80048aa:	009a      	lsls	r2, r3, #2
 80048ac:	441a      	add	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80048b8:	4b0c      	ldr	r3, [pc, #48]	; (80048ec <UART_SetConfig+0x118>)
 80048ba:	fba3 0302 	umull	r0, r3, r3, r2
 80048be:	095b      	lsrs	r3, r3, #5
 80048c0:	2064      	movs	r0, #100	; 0x64
 80048c2:	fb00 f303 	mul.w	r3, r0, r3
 80048c6:	1ad3      	subs	r3, r2, r3
 80048c8:	011b      	lsls	r3, r3, #4
 80048ca:	3332      	adds	r3, #50	; 0x32
 80048cc:	4a07      	ldr	r2, [pc, #28]	; (80048ec <UART_SetConfig+0x118>)
 80048ce:	fba2 2303 	umull	r2, r3, r2, r3
 80048d2:	095b      	lsrs	r3, r3, #5
 80048d4:	f003 020f 	and.w	r2, r3, #15
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	440a      	add	r2, r1
 80048de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048e0:	bf00      	nop
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}
 80048e8:	40013800 	.word	0x40013800
 80048ec:	51eb851f 	.word	0x51eb851f

080048f0 <_ZdlPvj>:
 80048f0:	f000 b813 	b.w	800491a <_ZdlPv>

080048f4 <_Znwj>:
 80048f4:	2801      	cmp	r0, #1
 80048f6:	bf38      	it	cc
 80048f8:	2001      	movcc	r0, #1
 80048fa:	b510      	push	{r4, lr}
 80048fc:	4604      	mov	r4, r0
 80048fe:	4620      	mov	r0, r4
 8004900:	f000 f848 	bl	8004994 <malloc>
 8004904:	b930      	cbnz	r0, 8004914 <_Znwj+0x20>
 8004906:	f000 f80b 	bl	8004920 <_ZSt15get_new_handlerv>
 800490a:	b908      	cbnz	r0, 8004910 <_Znwj+0x1c>
 800490c:	f000 f810 	bl	8004930 <abort>
 8004910:	4780      	blx	r0
 8004912:	e7f4      	b.n	80048fe <_Znwj+0xa>
 8004914:	bd10      	pop	{r4, pc}

08004916 <_Znaj>:
 8004916:	f7ff bfed 	b.w	80048f4 <_Znwj>

0800491a <_ZdlPv>:
 800491a:	f000 b843 	b.w	80049a4 <free>
	...

08004920 <_ZSt15get_new_handlerv>:
 8004920:	4b02      	ldr	r3, [pc, #8]	; (800492c <_ZSt15get_new_handlerv+0xc>)
 8004922:	6818      	ldr	r0, [r3, #0]
 8004924:	f3bf 8f5b 	dmb	ish
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	20000314 	.word	0x20000314

08004930 <abort>:
 8004930:	2006      	movs	r0, #6
 8004932:	b508      	push	{r3, lr}
 8004934:	f000 f968 	bl	8004c08 <raise>
 8004938:	2001      	movs	r0, #1
 800493a:	f7fc fb9a 	bl	8001072 <_exit>
	...

08004940 <__errno>:
 8004940:	4b01      	ldr	r3, [pc, #4]	; (8004948 <__errno+0x8>)
 8004942:	6818      	ldr	r0, [r3, #0]
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	2000000c 	.word	0x2000000c

0800494c <__libc_init_array>:
 800494c:	b570      	push	{r4, r5, r6, lr}
 800494e:	2600      	movs	r6, #0
 8004950:	4d0c      	ldr	r5, [pc, #48]	; (8004984 <__libc_init_array+0x38>)
 8004952:	4c0d      	ldr	r4, [pc, #52]	; (8004988 <__libc_init_array+0x3c>)
 8004954:	1b64      	subs	r4, r4, r5
 8004956:	10a4      	asrs	r4, r4, #2
 8004958:	42a6      	cmp	r6, r4
 800495a:	d109      	bne.n	8004970 <__libc_init_array+0x24>
 800495c:	f000 fcf0 	bl	8005340 <_init>
 8004960:	2600      	movs	r6, #0
 8004962:	4d0a      	ldr	r5, [pc, #40]	; (800498c <__libc_init_array+0x40>)
 8004964:	4c0a      	ldr	r4, [pc, #40]	; (8004990 <__libc_init_array+0x44>)
 8004966:	1b64      	subs	r4, r4, r5
 8004968:	10a4      	asrs	r4, r4, #2
 800496a:	42a6      	cmp	r6, r4
 800496c:	d105      	bne.n	800497a <__libc_init_array+0x2e>
 800496e:	bd70      	pop	{r4, r5, r6, pc}
 8004970:	f855 3b04 	ldr.w	r3, [r5], #4
 8004974:	4798      	blx	r3
 8004976:	3601      	adds	r6, #1
 8004978:	e7ee      	b.n	8004958 <__libc_init_array+0xc>
 800497a:	f855 3b04 	ldr.w	r3, [r5], #4
 800497e:	4798      	blx	r3
 8004980:	3601      	adds	r6, #1
 8004982:	e7f2      	b.n	800496a <__libc_init_array+0x1e>
 8004984:	0800543c 	.word	0x0800543c
 8004988:	0800543c 	.word	0x0800543c
 800498c:	0800543c 	.word	0x0800543c
 8004990:	08005444 	.word	0x08005444

08004994 <malloc>:
 8004994:	4b02      	ldr	r3, [pc, #8]	; (80049a0 <malloc+0xc>)
 8004996:	4601      	mov	r1, r0
 8004998:	6818      	ldr	r0, [r3, #0]
 800499a:	f000 b889 	b.w	8004ab0 <_malloc_r>
 800499e:	bf00      	nop
 80049a0:	2000000c 	.word	0x2000000c

080049a4 <free>:
 80049a4:	4b02      	ldr	r3, [pc, #8]	; (80049b0 <free+0xc>)
 80049a6:	4601      	mov	r1, r0
 80049a8:	6818      	ldr	r0, [r3, #0]
 80049aa:	f000 b819 	b.w	80049e0 <_free_r>
 80049ae:	bf00      	nop
 80049b0:	2000000c 	.word	0x2000000c

080049b4 <memcpy>:
 80049b4:	440a      	add	r2, r1
 80049b6:	4291      	cmp	r1, r2
 80049b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80049bc:	d100      	bne.n	80049c0 <memcpy+0xc>
 80049be:	4770      	bx	lr
 80049c0:	b510      	push	{r4, lr}
 80049c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049c6:	4291      	cmp	r1, r2
 80049c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049cc:	d1f9      	bne.n	80049c2 <memcpy+0xe>
 80049ce:	bd10      	pop	{r4, pc}

080049d0 <memset>:
 80049d0:	4603      	mov	r3, r0
 80049d2:	4402      	add	r2, r0
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d100      	bne.n	80049da <memset+0xa>
 80049d8:	4770      	bx	lr
 80049da:	f803 1b01 	strb.w	r1, [r3], #1
 80049de:	e7f9      	b.n	80049d4 <memset+0x4>

080049e0 <_free_r>:
 80049e0:	b538      	push	{r3, r4, r5, lr}
 80049e2:	4605      	mov	r5, r0
 80049e4:	2900      	cmp	r1, #0
 80049e6:	d040      	beq.n	8004a6a <_free_r+0x8a>
 80049e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049ec:	1f0c      	subs	r4, r1, #4
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	bfb8      	it	lt
 80049f2:	18e4      	addlt	r4, r4, r3
 80049f4:	f000 f944 	bl	8004c80 <__malloc_lock>
 80049f8:	4a1c      	ldr	r2, [pc, #112]	; (8004a6c <_free_r+0x8c>)
 80049fa:	6813      	ldr	r3, [r2, #0]
 80049fc:	b933      	cbnz	r3, 8004a0c <_free_r+0x2c>
 80049fe:	6063      	str	r3, [r4, #4]
 8004a00:	6014      	str	r4, [r2, #0]
 8004a02:	4628      	mov	r0, r5
 8004a04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a08:	f000 b940 	b.w	8004c8c <__malloc_unlock>
 8004a0c:	42a3      	cmp	r3, r4
 8004a0e:	d908      	bls.n	8004a22 <_free_r+0x42>
 8004a10:	6820      	ldr	r0, [r4, #0]
 8004a12:	1821      	adds	r1, r4, r0
 8004a14:	428b      	cmp	r3, r1
 8004a16:	bf01      	itttt	eq
 8004a18:	6819      	ldreq	r1, [r3, #0]
 8004a1a:	685b      	ldreq	r3, [r3, #4]
 8004a1c:	1809      	addeq	r1, r1, r0
 8004a1e:	6021      	streq	r1, [r4, #0]
 8004a20:	e7ed      	b.n	80049fe <_free_r+0x1e>
 8004a22:	461a      	mov	r2, r3
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	b10b      	cbz	r3, 8004a2c <_free_r+0x4c>
 8004a28:	42a3      	cmp	r3, r4
 8004a2a:	d9fa      	bls.n	8004a22 <_free_r+0x42>
 8004a2c:	6811      	ldr	r1, [r2, #0]
 8004a2e:	1850      	adds	r0, r2, r1
 8004a30:	42a0      	cmp	r0, r4
 8004a32:	d10b      	bne.n	8004a4c <_free_r+0x6c>
 8004a34:	6820      	ldr	r0, [r4, #0]
 8004a36:	4401      	add	r1, r0
 8004a38:	1850      	adds	r0, r2, r1
 8004a3a:	4283      	cmp	r3, r0
 8004a3c:	6011      	str	r1, [r2, #0]
 8004a3e:	d1e0      	bne.n	8004a02 <_free_r+0x22>
 8004a40:	6818      	ldr	r0, [r3, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	4401      	add	r1, r0
 8004a46:	6011      	str	r1, [r2, #0]
 8004a48:	6053      	str	r3, [r2, #4]
 8004a4a:	e7da      	b.n	8004a02 <_free_r+0x22>
 8004a4c:	d902      	bls.n	8004a54 <_free_r+0x74>
 8004a4e:	230c      	movs	r3, #12
 8004a50:	602b      	str	r3, [r5, #0]
 8004a52:	e7d6      	b.n	8004a02 <_free_r+0x22>
 8004a54:	6820      	ldr	r0, [r4, #0]
 8004a56:	1821      	adds	r1, r4, r0
 8004a58:	428b      	cmp	r3, r1
 8004a5a:	bf01      	itttt	eq
 8004a5c:	6819      	ldreq	r1, [r3, #0]
 8004a5e:	685b      	ldreq	r3, [r3, #4]
 8004a60:	1809      	addeq	r1, r1, r0
 8004a62:	6021      	streq	r1, [r4, #0]
 8004a64:	6063      	str	r3, [r4, #4]
 8004a66:	6054      	str	r4, [r2, #4]
 8004a68:	e7cb      	b.n	8004a02 <_free_r+0x22>
 8004a6a:	bd38      	pop	{r3, r4, r5, pc}
 8004a6c:	20000318 	.word	0x20000318

08004a70 <sbrk_aligned>:
 8004a70:	b570      	push	{r4, r5, r6, lr}
 8004a72:	4e0e      	ldr	r6, [pc, #56]	; (8004aac <sbrk_aligned+0x3c>)
 8004a74:	460c      	mov	r4, r1
 8004a76:	6831      	ldr	r1, [r6, #0]
 8004a78:	4605      	mov	r5, r0
 8004a7a:	b911      	cbnz	r1, 8004a82 <sbrk_aligned+0x12>
 8004a7c:	f000 f88c 	bl	8004b98 <_sbrk_r>
 8004a80:	6030      	str	r0, [r6, #0]
 8004a82:	4621      	mov	r1, r4
 8004a84:	4628      	mov	r0, r5
 8004a86:	f000 f887 	bl	8004b98 <_sbrk_r>
 8004a8a:	1c43      	adds	r3, r0, #1
 8004a8c:	d00a      	beq.n	8004aa4 <sbrk_aligned+0x34>
 8004a8e:	1cc4      	adds	r4, r0, #3
 8004a90:	f024 0403 	bic.w	r4, r4, #3
 8004a94:	42a0      	cmp	r0, r4
 8004a96:	d007      	beq.n	8004aa8 <sbrk_aligned+0x38>
 8004a98:	1a21      	subs	r1, r4, r0
 8004a9a:	4628      	mov	r0, r5
 8004a9c:	f000 f87c 	bl	8004b98 <_sbrk_r>
 8004aa0:	3001      	adds	r0, #1
 8004aa2:	d101      	bne.n	8004aa8 <sbrk_aligned+0x38>
 8004aa4:	f04f 34ff 	mov.w	r4, #4294967295
 8004aa8:	4620      	mov	r0, r4
 8004aaa:	bd70      	pop	{r4, r5, r6, pc}
 8004aac:	2000031c 	.word	0x2000031c

08004ab0 <_malloc_r>:
 8004ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ab4:	1ccd      	adds	r5, r1, #3
 8004ab6:	f025 0503 	bic.w	r5, r5, #3
 8004aba:	3508      	adds	r5, #8
 8004abc:	2d0c      	cmp	r5, #12
 8004abe:	bf38      	it	cc
 8004ac0:	250c      	movcc	r5, #12
 8004ac2:	2d00      	cmp	r5, #0
 8004ac4:	4607      	mov	r7, r0
 8004ac6:	db01      	blt.n	8004acc <_malloc_r+0x1c>
 8004ac8:	42a9      	cmp	r1, r5
 8004aca:	d905      	bls.n	8004ad8 <_malloc_r+0x28>
 8004acc:	230c      	movs	r3, #12
 8004ace:	2600      	movs	r6, #0
 8004ad0:	603b      	str	r3, [r7, #0]
 8004ad2:	4630      	mov	r0, r6
 8004ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ad8:	4e2e      	ldr	r6, [pc, #184]	; (8004b94 <_malloc_r+0xe4>)
 8004ada:	f000 f8d1 	bl	8004c80 <__malloc_lock>
 8004ade:	6833      	ldr	r3, [r6, #0]
 8004ae0:	461c      	mov	r4, r3
 8004ae2:	bb34      	cbnz	r4, 8004b32 <_malloc_r+0x82>
 8004ae4:	4629      	mov	r1, r5
 8004ae6:	4638      	mov	r0, r7
 8004ae8:	f7ff ffc2 	bl	8004a70 <sbrk_aligned>
 8004aec:	1c43      	adds	r3, r0, #1
 8004aee:	4604      	mov	r4, r0
 8004af0:	d14d      	bne.n	8004b8e <_malloc_r+0xde>
 8004af2:	6834      	ldr	r4, [r6, #0]
 8004af4:	4626      	mov	r6, r4
 8004af6:	2e00      	cmp	r6, #0
 8004af8:	d140      	bne.n	8004b7c <_malloc_r+0xcc>
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	4631      	mov	r1, r6
 8004afe:	4638      	mov	r0, r7
 8004b00:	eb04 0803 	add.w	r8, r4, r3
 8004b04:	f000 f848 	bl	8004b98 <_sbrk_r>
 8004b08:	4580      	cmp	r8, r0
 8004b0a:	d13a      	bne.n	8004b82 <_malloc_r+0xd2>
 8004b0c:	6821      	ldr	r1, [r4, #0]
 8004b0e:	3503      	adds	r5, #3
 8004b10:	1a6d      	subs	r5, r5, r1
 8004b12:	f025 0503 	bic.w	r5, r5, #3
 8004b16:	3508      	adds	r5, #8
 8004b18:	2d0c      	cmp	r5, #12
 8004b1a:	bf38      	it	cc
 8004b1c:	250c      	movcc	r5, #12
 8004b1e:	4638      	mov	r0, r7
 8004b20:	4629      	mov	r1, r5
 8004b22:	f7ff ffa5 	bl	8004a70 <sbrk_aligned>
 8004b26:	3001      	adds	r0, #1
 8004b28:	d02b      	beq.n	8004b82 <_malloc_r+0xd2>
 8004b2a:	6823      	ldr	r3, [r4, #0]
 8004b2c:	442b      	add	r3, r5
 8004b2e:	6023      	str	r3, [r4, #0]
 8004b30:	e00e      	b.n	8004b50 <_malloc_r+0xa0>
 8004b32:	6822      	ldr	r2, [r4, #0]
 8004b34:	1b52      	subs	r2, r2, r5
 8004b36:	d41e      	bmi.n	8004b76 <_malloc_r+0xc6>
 8004b38:	2a0b      	cmp	r2, #11
 8004b3a:	d916      	bls.n	8004b6a <_malloc_r+0xba>
 8004b3c:	1961      	adds	r1, r4, r5
 8004b3e:	42a3      	cmp	r3, r4
 8004b40:	6025      	str	r5, [r4, #0]
 8004b42:	bf18      	it	ne
 8004b44:	6059      	strne	r1, [r3, #4]
 8004b46:	6863      	ldr	r3, [r4, #4]
 8004b48:	bf08      	it	eq
 8004b4a:	6031      	streq	r1, [r6, #0]
 8004b4c:	5162      	str	r2, [r4, r5]
 8004b4e:	604b      	str	r3, [r1, #4]
 8004b50:	4638      	mov	r0, r7
 8004b52:	f104 060b 	add.w	r6, r4, #11
 8004b56:	f000 f899 	bl	8004c8c <__malloc_unlock>
 8004b5a:	f026 0607 	bic.w	r6, r6, #7
 8004b5e:	1d23      	adds	r3, r4, #4
 8004b60:	1af2      	subs	r2, r6, r3
 8004b62:	d0b6      	beq.n	8004ad2 <_malloc_r+0x22>
 8004b64:	1b9b      	subs	r3, r3, r6
 8004b66:	50a3      	str	r3, [r4, r2]
 8004b68:	e7b3      	b.n	8004ad2 <_malloc_r+0x22>
 8004b6a:	6862      	ldr	r2, [r4, #4]
 8004b6c:	42a3      	cmp	r3, r4
 8004b6e:	bf0c      	ite	eq
 8004b70:	6032      	streq	r2, [r6, #0]
 8004b72:	605a      	strne	r2, [r3, #4]
 8004b74:	e7ec      	b.n	8004b50 <_malloc_r+0xa0>
 8004b76:	4623      	mov	r3, r4
 8004b78:	6864      	ldr	r4, [r4, #4]
 8004b7a:	e7b2      	b.n	8004ae2 <_malloc_r+0x32>
 8004b7c:	4634      	mov	r4, r6
 8004b7e:	6876      	ldr	r6, [r6, #4]
 8004b80:	e7b9      	b.n	8004af6 <_malloc_r+0x46>
 8004b82:	230c      	movs	r3, #12
 8004b84:	4638      	mov	r0, r7
 8004b86:	603b      	str	r3, [r7, #0]
 8004b88:	f000 f880 	bl	8004c8c <__malloc_unlock>
 8004b8c:	e7a1      	b.n	8004ad2 <_malloc_r+0x22>
 8004b8e:	6025      	str	r5, [r4, #0]
 8004b90:	e7de      	b.n	8004b50 <_malloc_r+0xa0>
 8004b92:	bf00      	nop
 8004b94:	20000318 	.word	0x20000318

08004b98 <_sbrk_r>:
 8004b98:	b538      	push	{r3, r4, r5, lr}
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	4d05      	ldr	r5, [pc, #20]	; (8004bb4 <_sbrk_r+0x1c>)
 8004b9e:	4604      	mov	r4, r0
 8004ba0:	4608      	mov	r0, r1
 8004ba2:	602b      	str	r3, [r5, #0]
 8004ba4:	f7fc fa70 	bl	8001088 <_sbrk>
 8004ba8:	1c43      	adds	r3, r0, #1
 8004baa:	d102      	bne.n	8004bb2 <_sbrk_r+0x1a>
 8004bac:	682b      	ldr	r3, [r5, #0]
 8004bae:	b103      	cbz	r3, 8004bb2 <_sbrk_r+0x1a>
 8004bb0:	6023      	str	r3, [r4, #0]
 8004bb2:	bd38      	pop	{r3, r4, r5, pc}
 8004bb4:	20000320 	.word	0x20000320

08004bb8 <_raise_r>:
 8004bb8:	291f      	cmp	r1, #31
 8004bba:	b538      	push	{r3, r4, r5, lr}
 8004bbc:	4604      	mov	r4, r0
 8004bbe:	460d      	mov	r5, r1
 8004bc0:	d904      	bls.n	8004bcc <_raise_r+0x14>
 8004bc2:	2316      	movs	r3, #22
 8004bc4:	6003      	str	r3, [r0, #0]
 8004bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8004bca:	bd38      	pop	{r3, r4, r5, pc}
 8004bcc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004bce:	b112      	cbz	r2, 8004bd6 <_raise_r+0x1e>
 8004bd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004bd4:	b94b      	cbnz	r3, 8004bea <_raise_r+0x32>
 8004bd6:	4620      	mov	r0, r4
 8004bd8:	f000 f830 	bl	8004c3c <_getpid_r>
 8004bdc:	462a      	mov	r2, r5
 8004bde:	4601      	mov	r1, r0
 8004be0:	4620      	mov	r0, r4
 8004be2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004be6:	f000 b817 	b.w	8004c18 <_kill_r>
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d00a      	beq.n	8004c04 <_raise_r+0x4c>
 8004bee:	1c59      	adds	r1, r3, #1
 8004bf0:	d103      	bne.n	8004bfa <_raise_r+0x42>
 8004bf2:	2316      	movs	r3, #22
 8004bf4:	6003      	str	r3, [r0, #0]
 8004bf6:	2001      	movs	r0, #1
 8004bf8:	e7e7      	b.n	8004bca <_raise_r+0x12>
 8004bfa:	2400      	movs	r4, #0
 8004bfc:	4628      	mov	r0, r5
 8004bfe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004c02:	4798      	blx	r3
 8004c04:	2000      	movs	r0, #0
 8004c06:	e7e0      	b.n	8004bca <_raise_r+0x12>

08004c08 <raise>:
 8004c08:	4b02      	ldr	r3, [pc, #8]	; (8004c14 <raise+0xc>)
 8004c0a:	4601      	mov	r1, r0
 8004c0c:	6818      	ldr	r0, [r3, #0]
 8004c0e:	f7ff bfd3 	b.w	8004bb8 <_raise_r>
 8004c12:	bf00      	nop
 8004c14:	2000000c 	.word	0x2000000c

08004c18 <_kill_r>:
 8004c18:	b538      	push	{r3, r4, r5, lr}
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	4d06      	ldr	r5, [pc, #24]	; (8004c38 <_kill_r+0x20>)
 8004c1e:	4604      	mov	r4, r0
 8004c20:	4608      	mov	r0, r1
 8004c22:	4611      	mov	r1, r2
 8004c24:	602b      	str	r3, [r5, #0]
 8004c26:	f7fc fa14 	bl	8001052 <_kill>
 8004c2a:	1c43      	adds	r3, r0, #1
 8004c2c:	d102      	bne.n	8004c34 <_kill_r+0x1c>
 8004c2e:	682b      	ldr	r3, [r5, #0]
 8004c30:	b103      	cbz	r3, 8004c34 <_kill_r+0x1c>
 8004c32:	6023      	str	r3, [r4, #0]
 8004c34:	bd38      	pop	{r3, r4, r5, pc}
 8004c36:	bf00      	nop
 8004c38:	20000320 	.word	0x20000320

08004c3c <_getpid_r>:
 8004c3c:	f7fc ba02 	b.w	8001044 <_getpid>

08004c40 <siprintf>:
 8004c40:	b40e      	push	{r1, r2, r3}
 8004c42:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c46:	b500      	push	{lr}
 8004c48:	b09c      	sub	sp, #112	; 0x70
 8004c4a:	ab1d      	add	r3, sp, #116	; 0x74
 8004c4c:	9002      	str	r0, [sp, #8]
 8004c4e:	9006      	str	r0, [sp, #24]
 8004c50:	9107      	str	r1, [sp, #28]
 8004c52:	9104      	str	r1, [sp, #16]
 8004c54:	4808      	ldr	r0, [pc, #32]	; (8004c78 <siprintf+0x38>)
 8004c56:	4909      	ldr	r1, [pc, #36]	; (8004c7c <siprintf+0x3c>)
 8004c58:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c5c:	9105      	str	r1, [sp, #20]
 8004c5e:	6800      	ldr	r0, [r0, #0]
 8004c60:	a902      	add	r1, sp, #8
 8004c62:	9301      	str	r3, [sp, #4]
 8004c64:	f000 f874 	bl	8004d50 <_svfiprintf_r>
 8004c68:	2200      	movs	r2, #0
 8004c6a:	9b02      	ldr	r3, [sp, #8]
 8004c6c:	701a      	strb	r2, [r3, #0]
 8004c6e:	b01c      	add	sp, #112	; 0x70
 8004c70:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c74:	b003      	add	sp, #12
 8004c76:	4770      	bx	lr
 8004c78:	2000000c 	.word	0x2000000c
 8004c7c:	ffff0208 	.word	0xffff0208

08004c80 <__malloc_lock>:
 8004c80:	4801      	ldr	r0, [pc, #4]	; (8004c88 <__malloc_lock+0x8>)
 8004c82:	f000 bafb 	b.w	800527c <__retarget_lock_acquire_recursive>
 8004c86:	bf00      	nop
 8004c88:	20000324 	.word	0x20000324

08004c8c <__malloc_unlock>:
 8004c8c:	4801      	ldr	r0, [pc, #4]	; (8004c94 <__malloc_unlock+0x8>)
 8004c8e:	f000 baf6 	b.w	800527e <__retarget_lock_release_recursive>
 8004c92:	bf00      	nop
 8004c94:	20000324 	.word	0x20000324

08004c98 <__ssputs_r>:
 8004c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c9c:	688e      	ldr	r6, [r1, #8]
 8004c9e:	4682      	mov	sl, r0
 8004ca0:	429e      	cmp	r6, r3
 8004ca2:	460c      	mov	r4, r1
 8004ca4:	4690      	mov	r8, r2
 8004ca6:	461f      	mov	r7, r3
 8004ca8:	d838      	bhi.n	8004d1c <__ssputs_r+0x84>
 8004caa:	898a      	ldrh	r2, [r1, #12]
 8004cac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004cb0:	d032      	beq.n	8004d18 <__ssputs_r+0x80>
 8004cb2:	6825      	ldr	r5, [r4, #0]
 8004cb4:	6909      	ldr	r1, [r1, #16]
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	eba5 0901 	sub.w	r9, r5, r1
 8004cbc:	6965      	ldr	r5, [r4, #20]
 8004cbe:	444b      	add	r3, r9
 8004cc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004cc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004cc8:	106d      	asrs	r5, r5, #1
 8004cca:	429d      	cmp	r5, r3
 8004ccc:	bf38      	it	cc
 8004cce:	461d      	movcc	r5, r3
 8004cd0:	0553      	lsls	r3, r2, #21
 8004cd2:	d531      	bpl.n	8004d38 <__ssputs_r+0xa0>
 8004cd4:	4629      	mov	r1, r5
 8004cd6:	f7ff feeb 	bl	8004ab0 <_malloc_r>
 8004cda:	4606      	mov	r6, r0
 8004cdc:	b950      	cbnz	r0, 8004cf4 <__ssputs_r+0x5c>
 8004cde:	230c      	movs	r3, #12
 8004ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce4:	f8ca 3000 	str.w	r3, [sl]
 8004ce8:	89a3      	ldrh	r3, [r4, #12]
 8004cea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cee:	81a3      	strh	r3, [r4, #12]
 8004cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cf4:	464a      	mov	r2, r9
 8004cf6:	6921      	ldr	r1, [r4, #16]
 8004cf8:	f7ff fe5c 	bl	80049b4 <memcpy>
 8004cfc:	89a3      	ldrh	r3, [r4, #12]
 8004cfe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d06:	81a3      	strh	r3, [r4, #12]
 8004d08:	6126      	str	r6, [r4, #16]
 8004d0a:	444e      	add	r6, r9
 8004d0c:	6026      	str	r6, [r4, #0]
 8004d0e:	463e      	mov	r6, r7
 8004d10:	6165      	str	r5, [r4, #20]
 8004d12:	eba5 0509 	sub.w	r5, r5, r9
 8004d16:	60a5      	str	r5, [r4, #8]
 8004d18:	42be      	cmp	r6, r7
 8004d1a:	d900      	bls.n	8004d1e <__ssputs_r+0x86>
 8004d1c:	463e      	mov	r6, r7
 8004d1e:	4632      	mov	r2, r6
 8004d20:	4641      	mov	r1, r8
 8004d22:	6820      	ldr	r0, [r4, #0]
 8004d24:	f000 faba 	bl	800529c <memmove>
 8004d28:	68a3      	ldr	r3, [r4, #8]
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	1b9b      	subs	r3, r3, r6
 8004d2e:	60a3      	str	r3, [r4, #8]
 8004d30:	6823      	ldr	r3, [r4, #0]
 8004d32:	4433      	add	r3, r6
 8004d34:	6023      	str	r3, [r4, #0]
 8004d36:	e7db      	b.n	8004cf0 <__ssputs_r+0x58>
 8004d38:	462a      	mov	r2, r5
 8004d3a:	f000 fac9 	bl	80052d0 <_realloc_r>
 8004d3e:	4606      	mov	r6, r0
 8004d40:	2800      	cmp	r0, #0
 8004d42:	d1e1      	bne.n	8004d08 <__ssputs_r+0x70>
 8004d44:	4650      	mov	r0, sl
 8004d46:	6921      	ldr	r1, [r4, #16]
 8004d48:	f7ff fe4a 	bl	80049e0 <_free_r>
 8004d4c:	e7c7      	b.n	8004cde <__ssputs_r+0x46>
	...

08004d50 <_svfiprintf_r>:
 8004d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d54:	4698      	mov	r8, r3
 8004d56:	898b      	ldrh	r3, [r1, #12]
 8004d58:	4607      	mov	r7, r0
 8004d5a:	061b      	lsls	r3, r3, #24
 8004d5c:	460d      	mov	r5, r1
 8004d5e:	4614      	mov	r4, r2
 8004d60:	b09d      	sub	sp, #116	; 0x74
 8004d62:	d50e      	bpl.n	8004d82 <_svfiprintf_r+0x32>
 8004d64:	690b      	ldr	r3, [r1, #16]
 8004d66:	b963      	cbnz	r3, 8004d82 <_svfiprintf_r+0x32>
 8004d68:	2140      	movs	r1, #64	; 0x40
 8004d6a:	f7ff fea1 	bl	8004ab0 <_malloc_r>
 8004d6e:	6028      	str	r0, [r5, #0]
 8004d70:	6128      	str	r0, [r5, #16]
 8004d72:	b920      	cbnz	r0, 8004d7e <_svfiprintf_r+0x2e>
 8004d74:	230c      	movs	r3, #12
 8004d76:	603b      	str	r3, [r7, #0]
 8004d78:	f04f 30ff 	mov.w	r0, #4294967295
 8004d7c:	e0d1      	b.n	8004f22 <_svfiprintf_r+0x1d2>
 8004d7e:	2340      	movs	r3, #64	; 0x40
 8004d80:	616b      	str	r3, [r5, #20]
 8004d82:	2300      	movs	r3, #0
 8004d84:	9309      	str	r3, [sp, #36]	; 0x24
 8004d86:	2320      	movs	r3, #32
 8004d88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d8c:	2330      	movs	r3, #48	; 0x30
 8004d8e:	f04f 0901 	mov.w	r9, #1
 8004d92:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d96:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004f3c <_svfiprintf_r+0x1ec>
 8004d9a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d9e:	4623      	mov	r3, r4
 8004da0:	469a      	mov	sl, r3
 8004da2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004da6:	b10a      	cbz	r2, 8004dac <_svfiprintf_r+0x5c>
 8004da8:	2a25      	cmp	r2, #37	; 0x25
 8004daa:	d1f9      	bne.n	8004da0 <_svfiprintf_r+0x50>
 8004dac:	ebba 0b04 	subs.w	fp, sl, r4
 8004db0:	d00b      	beq.n	8004dca <_svfiprintf_r+0x7a>
 8004db2:	465b      	mov	r3, fp
 8004db4:	4622      	mov	r2, r4
 8004db6:	4629      	mov	r1, r5
 8004db8:	4638      	mov	r0, r7
 8004dba:	f7ff ff6d 	bl	8004c98 <__ssputs_r>
 8004dbe:	3001      	adds	r0, #1
 8004dc0:	f000 80aa 	beq.w	8004f18 <_svfiprintf_r+0x1c8>
 8004dc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004dc6:	445a      	add	r2, fp
 8004dc8:	9209      	str	r2, [sp, #36]	; 0x24
 8004dca:	f89a 3000 	ldrb.w	r3, [sl]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f000 80a2 	beq.w	8004f18 <_svfiprintf_r+0x1c8>
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8004dda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004dde:	f10a 0a01 	add.w	sl, sl, #1
 8004de2:	9304      	str	r3, [sp, #16]
 8004de4:	9307      	str	r3, [sp, #28]
 8004de6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004dea:	931a      	str	r3, [sp, #104]	; 0x68
 8004dec:	4654      	mov	r4, sl
 8004dee:	2205      	movs	r2, #5
 8004df0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004df4:	4851      	ldr	r0, [pc, #324]	; (8004f3c <_svfiprintf_r+0x1ec>)
 8004df6:	f000 fa43 	bl	8005280 <memchr>
 8004dfa:	9a04      	ldr	r2, [sp, #16]
 8004dfc:	b9d8      	cbnz	r0, 8004e36 <_svfiprintf_r+0xe6>
 8004dfe:	06d0      	lsls	r0, r2, #27
 8004e00:	bf44      	itt	mi
 8004e02:	2320      	movmi	r3, #32
 8004e04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e08:	0711      	lsls	r1, r2, #28
 8004e0a:	bf44      	itt	mi
 8004e0c:	232b      	movmi	r3, #43	; 0x2b
 8004e0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e12:	f89a 3000 	ldrb.w	r3, [sl]
 8004e16:	2b2a      	cmp	r3, #42	; 0x2a
 8004e18:	d015      	beq.n	8004e46 <_svfiprintf_r+0xf6>
 8004e1a:	4654      	mov	r4, sl
 8004e1c:	2000      	movs	r0, #0
 8004e1e:	f04f 0c0a 	mov.w	ip, #10
 8004e22:	9a07      	ldr	r2, [sp, #28]
 8004e24:	4621      	mov	r1, r4
 8004e26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e2a:	3b30      	subs	r3, #48	; 0x30
 8004e2c:	2b09      	cmp	r3, #9
 8004e2e:	d94e      	bls.n	8004ece <_svfiprintf_r+0x17e>
 8004e30:	b1b0      	cbz	r0, 8004e60 <_svfiprintf_r+0x110>
 8004e32:	9207      	str	r2, [sp, #28]
 8004e34:	e014      	b.n	8004e60 <_svfiprintf_r+0x110>
 8004e36:	eba0 0308 	sub.w	r3, r0, r8
 8004e3a:	fa09 f303 	lsl.w	r3, r9, r3
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	46a2      	mov	sl, r4
 8004e42:	9304      	str	r3, [sp, #16]
 8004e44:	e7d2      	b.n	8004dec <_svfiprintf_r+0x9c>
 8004e46:	9b03      	ldr	r3, [sp, #12]
 8004e48:	1d19      	adds	r1, r3, #4
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	9103      	str	r1, [sp, #12]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	bfbb      	ittet	lt
 8004e52:	425b      	neglt	r3, r3
 8004e54:	f042 0202 	orrlt.w	r2, r2, #2
 8004e58:	9307      	strge	r3, [sp, #28]
 8004e5a:	9307      	strlt	r3, [sp, #28]
 8004e5c:	bfb8      	it	lt
 8004e5e:	9204      	strlt	r2, [sp, #16]
 8004e60:	7823      	ldrb	r3, [r4, #0]
 8004e62:	2b2e      	cmp	r3, #46	; 0x2e
 8004e64:	d10c      	bne.n	8004e80 <_svfiprintf_r+0x130>
 8004e66:	7863      	ldrb	r3, [r4, #1]
 8004e68:	2b2a      	cmp	r3, #42	; 0x2a
 8004e6a:	d135      	bne.n	8004ed8 <_svfiprintf_r+0x188>
 8004e6c:	9b03      	ldr	r3, [sp, #12]
 8004e6e:	3402      	adds	r4, #2
 8004e70:	1d1a      	adds	r2, r3, #4
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	9203      	str	r2, [sp, #12]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	bfb8      	it	lt
 8004e7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004e7e:	9305      	str	r3, [sp, #20]
 8004e80:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8004f40 <_svfiprintf_r+0x1f0>
 8004e84:	2203      	movs	r2, #3
 8004e86:	4650      	mov	r0, sl
 8004e88:	7821      	ldrb	r1, [r4, #0]
 8004e8a:	f000 f9f9 	bl	8005280 <memchr>
 8004e8e:	b140      	cbz	r0, 8004ea2 <_svfiprintf_r+0x152>
 8004e90:	2340      	movs	r3, #64	; 0x40
 8004e92:	eba0 000a 	sub.w	r0, r0, sl
 8004e96:	fa03 f000 	lsl.w	r0, r3, r0
 8004e9a:	9b04      	ldr	r3, [sp, #16]
 8004e9c:	3401      	adds	r4, #1
 8004e9e:	4303      	orrs	r3, r0
 8004ea0:	9304      	str	r3, [sp, #16]
 8004ea2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ea6:	2206      	movs	r2, #6
 8004ea8:	4826      	ldr	r0, [pc, #152]	; (8004f44 <_svfiprintf_r+0x1f4>)
 8004eaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004eae:	f000 f9e7 	bl	8005280 <memchr>
 8004eb2:	2800      	cmp	r0, #0
 8004eb4:	d038      	beq.n	8004f28 <_svfiprintf_r+0x1d8>
 8004eb6:	4b24      	ldr	r3, [pc, #144]	; (8004f48 <_svfiprintf_r+0x1f8>)
 8004eb8:	bb1b      	cbnz	r3, 8004f02 <_svfiprintf_r+0x1b2>
 8004eba:	9b03      	ldr	r3, [sp, #12]
 8004ebc:	3307      	adds	r3, #7
 8004ebe:	f023 0307 	bic.w	r3, r3, #7
 8004ec2:	3308      	adds	r3, #8
 8004ec4:	9303      	str	r3, [sp, #12]
 8004ec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ec8:	4433      	add	r3, r6
 8004eca:	9309      	str	r3, [sp, #36]	; 0x24
 8004ecc:	e767      	b.n	8004d9e <_svfiprintf_r+0x4e>
 8004ece:	460c      	mov	r4, r1
 8004ed0:	2001      	movs	r0, #1
 8004ed2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ed6:	e7a5      	b.n	8004e24 <_svfiprintf_r+0xd4>
 8004ed8:	2300      	movs	r3, #0
 8004eda:	f04f 0c0a 	mov.w	ip, #10
 8004ede:	4619      	mov	r1, r3
 8004ee0:	3401      	adds	r4, #1
 8004ee2:	9305      	str	r3, [sp, #20]
 8004ee4:	4620      	mov	r0, r4
 8004ee6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004eea:	3a30      	subs	r2, #48	; 0x30
 8004eec:	2a09      	cmp	r2, #9
 8004eee:	d903      	bls.n	8004ef8 <_svfiprintf_r+0x1a8>
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d0c5      	beq.n	8004e80 <_svfiprintf_r+0x130>
 8004ef4:	9105      	str	r1, [sp, #20]
 8004ef6:	e7c3      	b.n	8004e80 <_svfiprintf_r+0x130>
 8004ef8:	4604      	mov	r4, r0
 8004efa:	2301      	movs	r3, #1
 8004efc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f00:	e7f0      	b.n	8004ee4 <_svfiprintf_r+0x194>
 8004f02:	ab03      	add	r3, sp, #12
 8004f04:	9300      	str	r3, [sp, #0]
 8004f06:	462a      	mov	r2, r5
 8004f08:	4638      	mov	r0, r7
 8004f0a:	4b10      	ldr	r3, [pc, #64]	; (8004f4c <_svfiprintf_r+0x1fc>)
 8004f0c:	a904      	add	r1, sp, #16
 8004f0e:	f3af 8000 	nop.w
 8004f12:	1c42      	adds	r2, r0, #1
 8004f14:	4606      	mov	r6, r0
 8004f16:	d1d6      	bne.n	8004ec6 <_svfiprintf_r+0x176>
 8004f18:	89ab      	ldrh	r3, [r5, #12]
 8004f1a:	065b      	lsls	r3, r3, #25
 8004f1c:	f53f af2c 	bmi.w	8004d78 <_svfiprintf_r+0x28>
 8004f20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f22:	b01d      	add	sp, #116	; 0x74
 8004f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f28:	ab03      	add	r3, sp, #12
 8004f2a:	9300      	str	r3, [sp, #0]
 8004f2c:	462a      	mov	r2, r5
 8004f2e:	4638      	mov	r0, r7
 8004f30:	4b06      	ldr	r3, [pc, #24]	; (8004f4c <_svfiprintf_r+0x1fc>)
 8004f32:	a904      	add	r1, sp, #16
 8004f34:	f000 f87c 	bl	8005030 <_printf_i>
 8004f38:	e7eb      	b.n	8004f12 <_svfiprintf_r+0x1c2>
 8004f3a:	bf00      	nop
 8004f3c:	08005408 	.word	0x08005408
 8004f40:	0800540e 	.word	0x0800540e
 8004f44:	08005412 	.word	0x08005412
 8004f48:	00000000 	.word	0x00000000
 8004f4c:	08004c99 	.word	0x08004c99

08004f50 <_printf_common>:
 8004f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f54:	4616      	mov	r6, r2
 8004f56:	4699      	mov	r9, r3
 8004f58:	688a      	ldr	r2, [r1, #8]
 8004f5a:	690b      	ldr	r3, [r1, #16]
 8004f5c:	4607      	mov	r7, r0
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	bfb8      	it	lt
 8004f62:	4613      	movlt	r3, r2
 8004f64:	6033      	str	r3, [r6, #0]
 8004f66:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f6a:	460c      	mov	r4, r1
 8004f6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f70:	b10a      	cbz	r2, 8004f76 <_printf_common+0x26>
 8004f72:	3301      	adds	r3, #1
 8004f74:	6033      	str	r3, [r6, #0]
 8004f76:	6823      	ldr	r3, [r4, #0]
 8004f78:	0699      	lsls	r1, r3, #26
 8004f7a:	bf42      	ittt	mi
 8004f7c:	6833      	ldrmi	r3, [r6, #0]
 8004f7e:	3302      	addmi	r3, #2
 8004f80:	6033      	strmi	r3, [r6, #0]
 8004f82:	6825      	ldr	r5, [r4, #0]
 8004f84:	f015 0506 	ands.w	r5, r5, #6
 8004f88:	d106      	bne.n	8004f98 <_printf_common+0x48>
 8004f8a:	f104 0a19 	add.w	sl, r4, #25
 8004f8e:	68e3      	ldr	r3, [r4, #12]
 8004f90:	6832      	ldr	r2, [r6, #0]
 8004f92:	1a9b      	subs	r3, r3, r2
 8004f94:	42ab      	cmp	r3, r5
 8004f96:	dc28      	bgt.n	8004fea <_printf_common+0x9a>
 8004f98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f9c:	1e13      	subs	r3, r2, #0
 8004f9e:	6822      	ldr	r2, [r4, #0]
 8004fa0:	bf18      	it	ne
 8004fa2:	2301      	movne	r3, #1
 8004fa4:	0692      	lsls	r2, r2, #26
 8004fa6:	d42d      	bmi.n	8005004 <_printf_common+0xb4>
 8004fa8:	4649      	mov	r1, r9
 8004faa:	4638      	mov	r0, r7
 8004fac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fb0:	47c0      	blx	r8
 8004fb2:	3001      	adds	r0, #1
 8004fb4:	d020      	beq.n	8004ff8 <_printf_common+0xa8>
 8004fb6:	6823      	ldr	r3, [r4, #0]
 8004fb8:	68e5      	ldr	r5, [r4, #12]
 8004fba:	f003 0306 	and.w	r3, r3, #6
 8004fbe:	2b04      	cmp	r3, #4
 8004fc0:	bf18      	it	ne
 8004fc2:	2500      	movne	r5, #0
 8004fc4:	6832      	ldr	r2, [r6, #0]
 8004fc6:	f04f 0600 	mov.w	r6, #0
 8004fca:	68a3      	ldr	r3, [r4, #8]
 8004fcc:	bf08      	it	eq
 8004fce:	1aad      	subeq	r5, r5, r2
 8004fd0:	6922      	ldr	r2, [r4, #16]
 8004fd2:	bf08      	it	eq
 8004fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	bfc4      	itt	gt
 8004fdc:	1a9b      	subgt	r3, r3, r2
 8004fde:	18ed      	addgt	r5, r5, r3
 8004fe0:	341a      	adds	r4, #26
 8004fe2:	42b5      	cmp	r5, r6
 8004fe4:	d11a      	bne.n	800501c <_printf_common+0xcc>
 8004fe6:	2000      	movs	r0, #0
 8004fe8:	e008      	b.n	8004ffc <_printf_common+0xac>
 8004fea:	2301      	movs	r3, #1
 8004fec:	4652      	mov	r2, sl
 8004fee:	4649      	mov	r1, r9
 8004ff0:	4638      	mov	r0, r7
 8004ff2:	47c0      	blx	r8
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	d103      	bne.n	8005000 <_printf_common+0xb0>
 8004ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005000:	3501      	adds	r5, #1
 8005002:	e7c4      	b.n	8004f8e <_printf_common+0x3e>
 8005004:	2030      	movs	r0, #48	; 0x30
 8005006:	18e1      	adds	r1, r4, r3
 8005008:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005012:	4422      	add	r2, r4
 8005014:	3302      	adds	r3, #2
 8005016:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800501a:	e7c5      	b.n	8004fa8 <_printf_common+0x58>
 800501c:	2301      	movs	r3, #1
 800501e:	4622      	mov	r2, r4
 8005020:	4649      	mov	r1, r9
 8005022:	4638      	mov	r0, r7
 8005024:	47c0      	blx	r8
 8005026:	3001      	adds	r0, #1
 8005028:	d0e6      	beq.n	8004ff8 <_printf_common+0xa8>
 800502a:	3601      	adds	r6, #1
 800502c:	e7d9      	b.n	8004fe2 <_printf_common+0x92>
	...

08005030 <_printf_i>:
 8005030:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005034:	7e0f      	ldrb	r7, [r1, #24]
 8005036:	4691      	mov	r9, r2
 8005038:	2f78      	cmp	r7, #120	; 0x78
 800503a:	4680      	mov	r8, r0
 800503c:	460c      	mov	r4, r1
 800503e:	469a      	mov	sl, r3
 8005040:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005042:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005046:	d807      	bhi.n	8005058 <_printf_i+0x28>
 8005048:	2f62      	cmp	r7, #98	; 0x62
 800504a:	d80a      	bhi.n	8005062 <_printf_i+0x32>
 800504c:	2f00      	cmp	r7, #0
 800504e:	f000 80d9 	beq.w	8005204 <_printf_i+0x1d4>
 8005052:	2f58      	cmp	r7, #88	; 0x58
 8005054:	f000 80a4 	beq.w	80051a0 <_printf_i+0x170>
 8005058:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800505c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005060:	e03a      	b.n	80050d8 <_printf_i+0xa8>
 8005062:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005066:	2b15      	cmp	r3, #21
 8005068:	d8f6      	bhi.n	8005058 <_printf_i+0x28>
 800506a:	a101      	add	r1, pc, #4	; (adr r1, 8005070 <_printf_i+0x40>)
 800506c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005070:	080050c9 	.word	0x080050c9
 8005074:	080050dd 	.word	0x080050dd
 8005078:	08005059 	.word	0x08005059
 800507c:	08005059 	.word	0x08005059
 8005080:	08005059 	.word	0x08005059
 8005084:	08005059 	.word	0x08005059
 8005088:	080050dd 	.word	0x080050dd
 800508c:	08005059 	.word	0x08005059
 8005090:	08005059 	.word	0x08005059
 8005094:	08005059 	.word	0x08005059
 8005098:	08005059 	.word	0x08005059
 800509c:	080051eb 	.word	0x080051eb
 80050a0:	0800510d 	.word	0x0800510d
 80050a4:	080051cd 	.word	0x080051cd
 80050a8:	08005059 	.word	0x08005059
 80050ac:	08005059 	.word	0x08005059
 80050b0:	0800520d 	.word	0x0800520d
 80050b4:	08005059 	.word	0x08005059
 80050b8:	0800510d 	.word	0x0800510d
 80050bc:	08005059 	.word	0x08005059
 80050c0:	08005059 	.word	0x08005059
 80050c4:	080051d5 	.word	0x080051d5
 80050c8:	682b      	ldr	r3, [r5, #0]
 80050ca:	1d1a      	adds	r2, r3, #4
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	602a      	str	r2, [r5, #0]
 80050d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050d8:	2301      	movs	r3, #1
 80050da:	e0a4      	b.n	8005226 <_printf_i+0x1f6>
 80050dc:	6820      	ldr	r0, [r4, #0]
 80050de:	6829      	ldr	r1, [r5, #0]
 80050e0:	0606      	lsls	r6, r0, #24
 80050e2:	f101 0304 	add.w	r3, r1, #4
 80050e6:	d50a      	bpl.n	80050fe <_printf_i+0xce>
 80050e8:	680e      	ldr	r6, [r1, #0]
 80050ea:	602b      	str	r3, [r5, #0]
 80050ec:	2e00      	cmp	r6, #0
 80050ee:	da03      	bge.n	80050f8 <_printf_i+0xc8>
 80050f0:	232d      	movs	r3, #45	; 0x2d
 80050f2:	4276      	negs	r6, r6
 80050f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050f8:	230a      	movs	r3, #10
 80050fa:	485e      	ldr	r0, [pc, #376]	; (8005274 <_printf_i+0x244>)
 80050fc:	e019      	b.n	8005132 <_printf_i+0x102>
 80050fe:	680e      	ldr	r6, [r1, #0]
 8005100:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005104:	602b      	str	r3, [r5, #0]
 8005106:	bf18      	it	ne
 8005108:	b236      	sxthne	r6, r6
 800510a:	e7ef      	b.n	80050ec <_printf_i+0xbc>
 800510c:	682b      	ldr	r3, [r5, #0]
 800510e:	6820      	ldr	r0, [r4, #0]
 8005110:	1d19      	adds	r1, r3, #4
 8005112:	6029      	str	r1, [r5, #0]
 8005114:	0601      	lsls	r1, r0, #24
 8005116:	d501      	bpl.n	800511c <_printf_i+0xec>
 8005118:	681e      	ldr	r6, [r3, #0]
 800511a:	e002      	b.n	8005122 <_printf_i+0xf2>
 800511c:	0646      	lsls	r6, r0, #25
 800511e:	d5fb      	bpl.n	8005118 <_printf_i+0xe8>
 8005120:	881e      	ldrh	r6, [r3, #0]
 8005122:	2f6f      	cmp	r7, #111	; 0x6f
 8005124:	bf0c      	ite	eq
 8005126:	2308      	moveq	r3, #8
 8005128:	230a      	movne	r3, #10
 800512a:	4852      	ldr	r0, [pc, #328]	; (8005274 <_printf_i+0x244>)
 800512c:	2100      	movs	r1, #0
 800512e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005132:	6865      	ldr	r5, [r4, #4]
 8005134:	2d00      	cmp	r5, #0
 8005136:	bfa8      	it	ge
 8005138:	6821      	ldrge	r1, [r4, #0]
 800513a:	60a5      	str	r5, [r4, #8]
 800513c:	bfa4      	itt	ge
 800513e:	f021 0104 	bicge.w	r1, r1, #4
 8005142:	6021      	strge	r1, [r4, #0]
 8005144:	b90e      	cbnz	r6, 800514a <_printf_i+0x11a>
 8005146:	2d00      	cmp	r5, #0
 8005148:	d04d      	beq.n	80051e6 <_printf_i+0x1b6>
 800514a:	4615      	mov	r5, r2
 800514c:	fbb6 f1f3 	udiv	r1, r6, r3
 8005150:	fb03 6711 	mls	r7, r3, r1, r6
 8005154:	5dc7      	ldrb	r7, [r0, r7]
 8005156:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800515a:	4637      	mov	r7, r6
 800515c:	42bb      	cmp	r3, r7
 800515e:	460e      	mov	r6, r1
 8005160:	d9f4      	bls.n	800514c <_printf_i+0x11c>
 8005162:	2b08      	cmp	r3, #8
 8005164:	d10b      	bne.n	800517e <_printf_i+0x14e>
 8005166:	6823      	ldr	r3, [r4, #0]
 8005168:	07de      	lsls	r6, r3, #31
 800516a:	d508      	bpl.n	800517e <_printf_i+0x14e>
 800516c:	6923      	ldr	r3, [r4, #16]
 800516e:	6861      	ldr	r1, [r4, #4]
 8005170:	4299      	cmp	r1, r3
 8005172:	bfde      	ittt	le
 8005174:	2330      	movle	r3, #48	; 0x30
 8005176:	f805 3c01 	strble.w	r3, [r5, #-1]
 800517a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800517e:	1b52      	subs	r2, r2, r5
 8005180:	6122      	str	r2, [r4, #16]
 8005182:	464b      	mov	r3, r9
 8005184:	4621      	mov	r1, r4
 8005186:	4640      	mov	r0, r8
 8005188:	f8cd a000 	str.w	sl, [sp]
 800518c:	aa03      	add	r2, sp, #12
 800518e:	f7ff fedf 	bl	8004f50 <_printf_common>
 8005192:	3001      	adds	r0, #1
 8005194:	d14c      	bne.n	8005230 <_printf_i+0x200>
 8005196:	f04f 30ff 	mov.w	r0, #4294967295
 800519a:	b004      	add	sp, #16
 800519c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051a0:	4834      	ldr	r0, [pc, #208]	; (8005274 <_printf_i+0x244>)
 80051a2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80051a6:	6829      	ldr	r1, [r5, #0]
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	f851 6b04 	ldr.w	r6, [r1], #4
 80051ae:	6029      	str	r1, [r5, #0]
 80051b0:	061d      	lsls	r5, r3, #24
 80051b2:	d514      	bpl.n	80051de <_printf_i+0x1ae>
 80051b4:	07df      	lsls	r7, r3, #31
 80051b6:	bf44      	itt	mi
 80051b8:	f043 0320 	orrmi.w	r3, r3, #32
 80051bc:	6023      	strmi	r3, [r4, #0]
 80051be:	b91e      	cbnz	r6, 80051c8 <_printf_i+0x198>
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	f023 0320 	bic.w	r3, r3, #32
 80051c6:	6023      	str	r3, [r4, #0]
 80051c8:	2310      	movs	r3, #16
 80051ca:	e7af      	b.n	800512c <_printf_i+0xfc>
 80051cc:	6823      	ldr	r3, [r4, #0]
 80051ce:	f043 0320 	orr.w	r3, r3, #32
 80051d2:	6023      	str	r3, [r4, #0]
 80051d4:	2378      	movs	r3, #120	; 0x78
 80051d6:	4828      	ldr	r0, [pc, #160]	; (8005278 <_printf_i+0x248>)
 80051d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80051dc:	e7e3      	b.n	80051a6 <_printf_i+0x176>
 80051de:	0659      	lsls	r1, r3, #25
 80051e0:	bf48      	it	mi
 80051e2:	b2b6      	uxthmi	r6, r6
 80051e4:	e7e6      	b.n	80051b4 <_printf_i+0x184>
 80051e6:	4615      	mov	r5, r2
 80051e8:	e7bb      	b.n	8005162 <_printf_i+0x132>
 80051ea:	682b      	ldr	r3, [r5, #0]
 80051ec:	6826      	ldr	r6, [r4, #0]
 80051ee:	1d18      	adds	r0, r3, #4
 80051f0:	6961      	ldr	r1, [r4, #20]
 80051f2:	6028      	str	r0, [r5, #0]
 80051f4:	0635      	lsls	r5, r6, #24
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	d501      	bpl.n	80051fe <_printf_i+0x1ce>
 80051fa:	6019      	str	r1, [r3, #0]
 80051fc:	e002      	b.n	8005204 <_printf_i+0x1d4>
 80051fe:	0670      	lsls	r0, r6, #25
 8005200:	d5fb      	bpl.n	80051fa <_printf_i+0x1ca>
 8005202:	8019      	strh	r1, [r3, #0]
 8005204:	2300      	movs	r3, #0
 8005206:	4615      	mov	r5, r2
 8005208:	6123      	str	r3, [r4, #16]
 800520a:	e7ba      	b.n	8005182 <_printf_i+0x152>
 800520c:	682b      	ldr	r3, [r5, #0]
 800520e:	2100      	movs	r1, #0
 8005210:	1d1a      	adds	r2, r3, #4
 8005212:	602a      	str	r2, [r5, #0]
 8005214:	681d      	ldr	r5, [r3, #0]
 8005216:	6862      	ldr	r2, [r4, #4]
 8005218:	4628      	mov	r0, r5
 800521a:	f000 f831 	bl	8005280 <memchr>
 800521e:	b108      	cbz	r0, 8005224 <_printf_i+0x1f4>
 8005220:	1b40      	subs	r0, r0, r5
 8005222:	6060      	str	r0, [r4, #4]
 8005224:	6863      	ldr	r3, [r4, #4]
 8005226:	6123      	str	r3, [r4, #16]
 8005228:	2300      	movs	r3, #0
 800522a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800522e:	e7a8      	b.n	8005182 <_printf_i+0x152>
 8005230:	462a      	mov	r2, r5
 8005232:	4649      	mov	r1, r9
 8005234:	4640      	mov	r0, r8
 8005236:	6923      	ldr	r3, [r4, #16]
 8005238:	47d0      	blx	sl
 800523a:	3001      	adds	r0, #1
 800523c:	d0ab      	beq.n	8005196 <_printf_i+0x166>
 800523e:	6823      	ldr	r3, [r4, #0]
 8005240:	079b      	lsls	r3, r3, #30
 8005242:	d413      	bmi.n	800526c <_printf_i+0x23c>
 8005244:	68e0      	ldr	r0, [r4, #12]
 8005246:	9b03      	ldr	r3, [sp, #12]
 8005248:	4298      	cmp	r0, r3
 800524a:	bfb8      	it	lt
 800524c:	4618      	movlt	r0, r3
 800524e:	e7a4      	b.n	800519a <_printf_i+0x16a>
 8005250:	2301      	movs	r3, #1
 8005252:	4632      	mov	r2, r6
 8005254:	4649      	mov	r1, r9
 8005256:	4640      	mov	r0, r8
 8005258:	47d0      	blx	sl
 800525a:	3001      	adds	r0, #1
 800525c:	d09b      	beq.n	8005196 <_printf_i+0x166>
 800525e:	3501      	adds	r5, #1
 8005260:	68e3      	ldr	r3, [r4, #12]
 8005262:	9903      	ldr	r1, [sp, #12]
 8005264:	1a5b      	subs	r3, r3, r1
 8005266:	42ab      	cmp	r3, r5
 8005268:	dcf2      	bgt.n	8005250 <_printf_i+0x220>
 800526a:	e7eb      	b.n	8005244 <_printf_i+0x214>
 800526c:	2500      	movs	r5, #0
 800526e:	f104 0619 	add.w	r6, r4, #25
 8005272:	e7f5      	b.n	8005260 <_printf_i+0x230>
 8005274:	08005419 	.word	0x08005419
 8005278:	0800542a 	.word	0x0800542a

0800527c <__retarget_lock_acquire_recursive>:
 800527c:	4770      	bx	lr

0800527e <__retarget_lock_release_recursive>:
 800527e:	4770      	bx	lr

08005280 <memchr>:
 8005280:	4603      	mov	r3, r0
 8005282:	b510      	push	{r4, lr}
 8005284:	b2c9      	uxtb	r1, r1
 8005286:	4402      	add	r2, r0
 8005288:	4293      	cmp	r3, r2
 800528a:	4618      	mov	r0, r3
 800528c:	d101      	bne.n	8005292 <memchr+0x12>
 800528e:	2000      	movs	r0, #0
 8005290:	e003      	b.n	800529a <memchr+0x1a>
 8005292:	7804      	ldrb	r4, [r0, #0]
 8005294:	3301      	adds	r3, #1
 8005296:	428c      	cmp	r4, r1
 8005298:	d1f6      	bne.n	8005288 <memchr+0x8>
 800529a:	bd10      	pop	{r4, pc}

0800529c <memmove>:
 800529c:	4288      	cmp	r0, r1
 800529e:	b510      	push	{r4, lr}
 80052a0:	eb01 0402 	add.w	r4, r1, r2
 80052a4:	d902      	bls.n	80052ac <memmove+0x10>
 80052a6:	4284      	cmp	r4, r0
 80052a8:	4623      	mov	r3, r4
 80052aa:	d807      	bhi.n	80052bc <memmove+0x20>
 80052ac:	1e43      	subs	r3, r0, #1
 80052ae:	42a1      	cmp	r1, r4
 80052b0:	d008      	beq.n	80052c4 <memmove+0x28>
 80052b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052ba:	e7f8      	b.n	80052ae <memmove+0x12>
 80052bc:	4601      	mov	r1, r0
 80052be:	4402      	add	r2, r0
 80052c0:	428a      	cmp	r2, r1
 80052c2:	d100      	bne.n	80052c6 <memmove+0x2a>
 80052c4:	bd10      	pop	{r4, pc}
 80052c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80052ce:	e7f7      	b.n	80052c0 <memmove+0x24>

080052d0 <_realloc_r>:
 80052d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052d4:	4680      	mov	r8, r0
 80052d6:	4614      	mov	r4, r2
 80052d8:	460e      	mov	r6, r1
 80052da:	b921      	cbnz	r1, 80052e6 <_realloc_r+0x16>
 80052dc:	4611      	mov	r1, r2
 80052de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052e2:	f7ff bbe5 	b.w	8004ab0 <_malloc_r>
 80052e6:	b92a      	cbnz	r2, 80052f4 <_realloc_r+0x24>
 80052e8:	f7ff fb7a 	bl	80049e0 <_free_r>
 80052ec:	4625      	mov	r5, r4
 80052ee:	4628      	mov	r0, r5
 80052f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052f4:	f000 f81b 	bl	800532e <_malloc_usable_size_r>
 80052f8:	4284      	cmp	r4, r0
 80052fa:	4607      	mov	r7, r0
 80052fc:	d802      	bhi.n	8005304 <_realloc_r+0x34>
 80052fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005302:	d812      	bhi.n	800532a <_realloc_r+0x5a>
 8005304:	4621      	mov	r1, r4
 8005306:	4640      	mov	r0, r8
 8005308:	f7ff fbd2 	bl	8004ab0 <_malloc_r>
 800530c:	4605      	mov	r5, r0
 800530e:	2800      	cmp	r0, #0
 8005310:	d0ed      	beq.n	80052ee <_realloc_r+0x1e>
 8005312:	42bc      	cmp	r4, r7
 8005314:	4622      	mov	r2, r4
 8005316:	4631      	mov	r1, r6
 8005318:	bf28      	it	cs
 800531a:	463a      	movcs	r2, r7
 800531c:	f7ff fb4a 	bl	80049b4 <memcpy>
 8005320:	4631      	mov	r1, r6
 8005322:	4640      	mov	r0, r8
 8005324:	f7ff fb5c 	bl	80049e0 <_free_r>
 8005328:	e7e1      	b.n	80052ee <_realloc_r+0x1e>
 800532a:	4635      	mov	r5, r6
 800532c:	e7df      	b.n	80052ee <_realloc_r+0x1e>

0800532e <_malloc_usable_size_r>:
 800532e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005332:	1f18      	subs	r0, r3, #4
 8005334:	2b00      	cmp	r3, #0
 8005336:	bfbc      	itt	lt
 8005338:	580b      	ldrlt	r3, [r1, r0]
 800533a:	18c0      	addlt	r0, r0, r3
 800533c:	4770      	bx	lr
	...

08005340 <_init>:
 8005340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005342:	bf00      	nop
 8005344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005346:	bc08      	pop	{r3}
 8005348:	469e      	mov	lr, r3
 800534a:	4770      	bx	lr

0800534c <_fini>:
 800534c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800534e:	bf00      	nop
 8005350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005352:	bc08      	pop	{r3}
 8005354:	469e      	mov	lr, r3
 8005356:	4770      	bx	lr
