 
# Yosys synthesis script for sp_new_rdwr
# Read source files 
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/bram_tests/sp_new_rdwr/sp_new_rdwr.sv
verific -import sp_new_rdwr


# Technology mapping
hierarchy -top sp_new_rdwr


plugin -i synth-rs

synth_rs  -tech ${ARCHITECTURE} -top sp_new_rdwr -de -goal delay -carry no        -de_max_threads -1   

write_verilog -noexpr -nodec -norename sp_new_rdwr_post_synth.v
write_blif sp_new_rdwr_post_synth.blif

  
