Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 00:20:25 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_drc -file obj/post_imp_drc.rpt
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: top_level
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 12
+--------+----------+------------------+------------+
| Rule   | Severity | Description      | Violations |
+--------+----------+------------------+------------+
| DPIP-1 | Warning  | Input pipelining | 12         |
+--------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP addra0 input addra0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP addra0 input addra0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP myWord/letter1/image_addr0 input myWord/letter1/image_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP myWord/letter10/image_addr0 input myWord/letter10/image_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP myWord/letter2/image_addr0 input myWord/letter2/image_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP myWord/letter3/image_addr0 input myWord/letter3/image_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP myWord/letter4/image_addr0 input myWord/letter4/image_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP myWord/letter5/image_addr0 input myWord/letter5/image_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP myWord/letter6/image_addr0 input myWord/letter6/image_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP myWord/letter7/image_addr0 input myWord/letter7/image_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP myWord/letter8/image_addr0 input myWord/letter8/image_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP myWord/letter9/image_addr0 input myWord/letter9/image_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


