// Seed: 1170435081
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output wor  id_2,
    output wire id_3
);
  assign #id_5 id_3 = 1;
  wire id_6;
  tri1 id_7 = 1 - 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply1 id_6
);
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  final $display(id_1);
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  string id_9 = !{id_2{id_2}} ? id_9 : "";
  module_2(
      id_4, id_2
  );
endmodule
