$comment
	File created using the following command:
		vcd file half_adder.msim.vcd -direction
$end
$date
	Tue Mar 19 22:03:21 2019
$end
$version
	ModelSim Version 10.3c
$end
$timescale
	1ps
$end

$scope module half_adder_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var wire 1 # carry $end
$var wire 1 $ sum $end
$var wire 1 % sampler $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , sum~output_o $end
$var wire 1 - carry~output_o $end
$var wire 1 . a~input_o $end
$var wire 1 / b~input_o $end
$var wire 1 0 inst~combout $end
$var wire 1 1 inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
$end
#10000
1!
1.
0%
10
1,
1$
#20000
1"
0!
1/
0.
1%
#30000
1!
1.
0%
11
00
0,
1-
0$
1#
#40000
