sim_seconds                                  0.085101                       # Number of seconds simulated
sim_ticks                                 85101307000                       # Number of ticks simulated
final_tick                               4475426047500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6543672                       # Simulator instruction rate (inst/s)
host_op_rate                                  6933323                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              344685939                       # Simulator tick rate (ticks/s)
host_mem_usage                                1614488                       # Number of bytes of host memory used
host_seconds                                   246.90                       # Real time elapsed on the host
sim_insts                                  1615601133                       # Number of instructions simulated
sim_ops                                    1711804126                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        22272                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       489984                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       536832                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       580096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       505600                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       454912                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       497152                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       456192                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       616704                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4189184                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       162304                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        162304                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           87                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         1914                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2097                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2266                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         1975                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         1777                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         1942                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         1782                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         2409                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             16364                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          634                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              634                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       261712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      5757655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        30082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      6308152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        39106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      6816535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        24065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      5941154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        21057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      5345535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        96262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      5841884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst        36098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data      5360576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        99270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data      7246704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            49225848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       261712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        30082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        39106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        24065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        21057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        96262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst        36098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        99270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         607652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1907186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1907186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1907186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       261712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      5757655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        30082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      6308152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        39106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      6816535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        24065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      5941154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        21057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      5345535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        96262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      5841884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst        36098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data      5360576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        99270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data      7246704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           51133034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     16364                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      634                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  130912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   5072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4182720                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  6464                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                162816                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4189184                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             162304                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            7800                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            7640                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            8001                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            9968                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            7706                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            6730                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           10265                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            7096                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8           10049                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            7457                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           7817                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           7513                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           9194                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           7032                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           8354                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           8088                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             311                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             384                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             408                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             320                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             328                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             361                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             352                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             296                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            320                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            328                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            328                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            192                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            312                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            304                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 85107795000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              130912                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               5072                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16269                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16259                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16266                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16274                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16276                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16280                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16288                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16292                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    82                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    78                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   71                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   63                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   61                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   57                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   49                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   45                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  210                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  213                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  213                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17234                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.149008                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   247.844782                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    27.182042                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          233      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           16      0.09%      1.44% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           12      0.07%      1.51% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           12      0.07%      1.58% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           16      0.09%      1.68% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          219      1.27%      2.95% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        16726     97.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17234                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          213                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   615.276995                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   331.816822                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   554.655692                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           34     15.96%     15.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           27     12.68%     28.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191           13      6.10%     34.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            5      2.35%     37.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            3      1.41%     38.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            9      4.23%     42.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            6      2.82%     45.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            9      4.23%     49.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            7      3.29%     53.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639           12      5.63%     58.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703           12      5.63%     64.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            3      1.41%     65.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            6      2.82%     68.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            5      2.35%     70.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            6      2.82%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            5      2.35%     76.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            4      1.88%     77.93% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            6      2.82%     80.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            8      3.76%     84.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            4      1.88%     86.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            3      1.41%     87.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            5      2.35%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            3      1.41%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            2      0.94%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            3      1.41%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            2      0.94%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            3      1.41%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            1      0.47%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            2      0.94%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            1      0.47%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            1      0.47%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2368-2431            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2624-2687            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          213                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          213                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.887324                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.871074                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.798866                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.47%      0.94% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              1      0.47%      1.41% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              1      0.47%      1.88% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              1      0.47%      2.35% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            208     97.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          213                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3387611100                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            5603145600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                418272000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   25917.00                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              42867.00                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      49.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   49.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.51                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.94                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 114320                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4244                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.68                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  5006929.93                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  81615446700                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1636671000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          9007286.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          9857635.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2               8343216                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          9599385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          9213523.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          8847014.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          8849433.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7               9202032                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               6076344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          6649992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               5628360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               6475776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4          6215472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               5968224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               5969856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               6207720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         50235993.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         55238476.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             45649344                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3             53274624                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4         51397132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5             48776832                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         48767846.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         51314265.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        6008463.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        6184304.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5915566.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        6244439.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5729771.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5872435.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5779537.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5696593.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      2022546248.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      2039657794.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      2023900732.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      2040595750.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      2036918894.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      2032305341.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      2040710169.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      2039199733.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       90260422224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       90245412096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       90259234080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      90244589328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       90247814640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       90251861616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       90244488960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       90245813904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        98890655187.839996                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        98899358927.039993                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        98885029926.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        98897137930.560013                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        98893648061.759995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        98889990091.199997                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        98890924431.360001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        98893792876.800003                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.469669                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.475344                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.466002                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.473896                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.471621                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.469236                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.469845                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.471715                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       526592                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       561920                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       591872                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       501760                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       488448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       493824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       470528                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       658432                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4360960                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        67328                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       193024                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        193024                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2057                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2195                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2312                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         1960                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         1908                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         1929                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         1838                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         2572                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             17035                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          754                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              754                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       105286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      6187825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       171466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      6602954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        87237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      6954911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         3008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        72196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      5896032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        54147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      5739606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst       141384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      5802778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst        66180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data      5529034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        93254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data      7737037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            51244336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       105286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       171466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        87237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        72196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        54147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst       141384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst        66180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        93254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         791151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       2268167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2268167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       2268167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       105286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      6187825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       171466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      6602954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        87237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      6954911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         3008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        72196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      5896032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        54147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      5739606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst       141384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      5802778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst        66180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data      5529034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        93254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data      7737037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           53512504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     17035                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      754                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  136280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   6032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4353600                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  7360                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                192768                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4360960                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             193024                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        74694                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            7816                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            9248                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            9201                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            8536                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            7432                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            9401                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            8881                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            9001                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            9512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            7641                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           6897                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           9067                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           7641                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           7536                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           9296                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           8944                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             384                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             696                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             631                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             352                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             296                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             216                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            552                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            705                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            320                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            240                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            176                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 85117431000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              136280                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               6032                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16820                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16818                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16823                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16830                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16836                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16840                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16849                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16853                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   122                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   114                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  109                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  105                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  100                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   97                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   89                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   86                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   29                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   29                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   29                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   28                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   27                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   22                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   22                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   22                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   22                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   22                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   22                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   22                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                   14                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  249                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  249                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  249                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  249                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  249                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  250                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  250                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  252                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  252                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  254                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  254                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  254                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  254                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  254                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  254                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  250                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  250                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  249                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        18048                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   251.904255                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   247.247049                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    28.140591                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          269      1.49%      1.49% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           15      0.08%      1.57% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            6      0.03%      1.61% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            1      0.01%      1.61% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            5      0.03%      1.64% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           16      0.09%      1.73% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          256      1.42%      3.15% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        17480     96.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        18048                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   540.115538                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   321.239566                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   500.813026                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           27     10.76%     10.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           34     13.55%     24.30% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           13      5.18%     29.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           20      7.97%     37.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            6      2.39%     39.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           12      4.78%     44.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           18      7.17%     51.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           14      5.58%     57.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575           18      7.17%     64.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639           10      3.98%     68.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703           11      4.38%     72.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            3      1.20%     74.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            6      2.39%     76.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            7      2.79%     79.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            4      1.59%     80.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            6      2.39%     83.27% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087           10      3.98%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            3      1.20%     88.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            6      2.39%     90.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            1      0.40%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            4      1.59%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            3      1.20%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            2      0.80%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            4      1.59%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            1      0.40%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            1      0.40%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            2      0.80%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.40%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2240-2303            1      0.40%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2432-2495            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2623            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2816-2879            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          251                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.982873                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.920869                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.40%      0.80% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.40%      1.20% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.40%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            245     97.61%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              2      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          251                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3600856900                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            5906904400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                435360000                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26467.16                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43417.16                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      51.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       2.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   51.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.53                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 118999                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  5027                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  4784835.07                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  81511394600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1740723100                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          9031478.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          9730022.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          9158486.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          9370166.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          9182073.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5               8694000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          8969788.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7          9925977.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               6092664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               6563904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               6178344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               6321144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               6194256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               5865000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               6051048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               6696096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             50424192                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1             52927680                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         50845017.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         52502860.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         51411110.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         46814476.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6             49777728                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7         55772121.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5862481.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        7163043.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5958696.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5812715.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5636874.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        6506542.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5689958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5803176.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      2023280645.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      2042969230.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      2032570624.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      2031943861.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      2033906448.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5        2040807024                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      2038463475.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      2046936758.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       90259778016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      90242507328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       90251628912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       90252178704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       90250457136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       90244404000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       90246459744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       90239027040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        98890828105.919998                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        98898219836.160019                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        98892698709.120010                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3         98894488080                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        98893146527.040009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        98889449670.720001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        98891770370.880005                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        98900519798.399994                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.469782                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.474601                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.471002                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.472168                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.471294                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.468884                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.470396                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.476100                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       507904                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       533760                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       572416                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       510464                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       477440                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       493312                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       443392                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       625664                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4223744                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        59392                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       187648                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        187648                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           47                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         1984                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2085                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2236                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         1994                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         1865                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         1927                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         1732                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         2444                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16499                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          733                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              733                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       141384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      5968228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       105286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      6272054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        60164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      6726289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        60164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      5998310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        66180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      5610255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst       105286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      5796762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst        69188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data      5210167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        90245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data      7351990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            49631952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       141384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       105286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        60164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        60164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        66180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst       105286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst        69188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        90245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         697898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       2204996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2204996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       2204996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       141384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      5968228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       105286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      6272054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        60164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      6726289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        60164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      5998310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        66180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      5610255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst       105286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      5796762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst        69188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data      5210167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        90245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data      7351990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           51836948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16499                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      733                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  131992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4219328                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  4416                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                187904                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4223744                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             187648                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  138                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            8952                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            7416                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            7729                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            7808                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            8688                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            8696                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            9602                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            8176                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            8392                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            6616                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           7985                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           8376                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           8105                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           8649                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           8712                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           7952                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             608                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             240                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             568                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             368                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             416                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             273                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            568                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            232                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            616                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            248                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            343                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            272                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 85121025000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              131992                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5864                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16287                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16292                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16297                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16302                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16308                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16320                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16331                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16339                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   141                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   132                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  128                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  123                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  119                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  107                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   96                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   89                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                   10                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    9                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  245                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  246                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  246                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  246                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  246                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  246                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  246                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  246                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  246                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  245                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17497                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   251.885009                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   247.275446                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    28.093165                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          256      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           14      0.08%      1.54% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           11      0.06%      1.61% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            4      0.02%      1.63% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191            9      0.05%      1.68% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           15      0.09%      1.77% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          246      1.41%      3.17% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        16942     96.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17497                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          245                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   539.910204                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   301.660052                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   536.677529                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           35     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           27     11.02%     25.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           18      7.35%     32.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255            8      3.27%     35.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           23      9.39%     45.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           13      5.31%     50.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447           13      5.31%     55.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511            9      3.67%     59.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           14      5.71%     65.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639            9      3.67%     68.98% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            5      2.04%     71.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            8      3.27%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831           10      4.08%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            2      0.82%     79.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            9      3.67%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            3      1.22%     84.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            3      1.22%     85.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            4      1.63%     86.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            4      1.63%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            2      0.82%     89.39% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            4      1.63%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            2      0.82%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            2      0.82%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            2      0.82%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            2      0.82%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            1      0.41%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            2      0.82%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            4      1.63%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-1983            1      0.41%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2111            1      0.41%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            1      0.41%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            3      1.22%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3264-3327            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          245                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          245                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.967347                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.955552                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.751334                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              1      0.41%      0.82% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              1      0.41%      1.22% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.41%      1.63% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            240     97.96%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          245                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3507234500                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            5742159800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                421932800                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26599.38                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43549.38                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      49.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       2.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   49.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.96                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 115329                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4900                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  4939706.65                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  81553489850                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1698627850                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          9023011.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          8983699.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          9424598.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          9925977.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          8377689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          8730892.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          9483868.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          9533462.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          6086952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1          6060432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               6357864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               6696096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               5651616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               5889888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               6397848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               6431304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         50296396.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1             49410816                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         51804979.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         55526515.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         45952857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         47914214.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6         52430476.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         53306572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5912663.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        6257295.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        6542622.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        6210846.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5803176.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        5796126.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        6131635.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5696593.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      2024368479.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      2033110820.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      2037716547.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      2042086596.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      2026748580.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      2038157317.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      2046119788.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      2044917590.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       90258823776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       90251155056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       90247114944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      90243281568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4      90256735968.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       90246728304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       90239743680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       90240798240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        98890869906.240005                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        98891336746.559998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2         98895320184                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        98900086227.840012                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        98885628516.480011                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        98889575371.199997                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        98896665925.440002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        98897042391.360001                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.469809                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.470114                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.472711                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.475818                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.466392                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.468965                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.473588                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.473833                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       531968                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       579840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       597248                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       543232                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       516352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       513536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       483072                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       651264                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4467712                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        48640                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       172544                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        172544                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2078                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2265                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2333                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2122                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2017                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         2006                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         1887                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         2544                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17452                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          674                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              674                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         6016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst        96262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      6250997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         6016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       126344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      6813526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker         6016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        48131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      7018083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker         6016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        48131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      6383357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         6016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        21057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      6067498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        96262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      6034408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst        69188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data      5676435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        66180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data      7652808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            52498747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        96262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       126344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        48131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        48131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        21057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        96262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst        69188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        66180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         571554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       2027513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2027513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       2027513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         6016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        96262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      6250997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         6016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       126344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      6813526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker         6016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        48131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      7018083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker         6016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        48131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      6383357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         6016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        21057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      6067498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        96262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      6034408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst        69188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data      5676435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        66180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data      7652808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           54526260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17452                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      674                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  139616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4463616                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  4096                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                173056                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4467712                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             172544                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           78                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            8785                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            8032                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            9744                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            8673                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            9632                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            8882                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            8984                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            8464                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            8930                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            8049                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           7992                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           7705                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           7120                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           9984                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14          10024                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           8488                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             263                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             304                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             528                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             313                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            560                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            328                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            248                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            320                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            224                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            360                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 85123291000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              139616                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5392                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 17275                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 17273                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 17280                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 17285                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17294                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17300                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17306                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17316                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   115                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   110                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  103                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   98                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   91                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   85                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   79                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   70                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                   18                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                   28                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                   28                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                   25                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                   25                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                   29                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                   29                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                   29                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                   19                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  224                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        18382                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.239800                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   248.041924                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    26.839091                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          242      1.32%      1.32% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           18      0.10%      1.41% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           10      0.05%      1.47% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            2      0.01%      1.48% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           10      0.05%      1.53% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           18      0.10%      1.63% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          234      1.27%      2.91% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17848     97.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        18382                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          226                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   619.150442                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   329.091560                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   613.620820                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           32     14.16%     14.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           31     13.72%     27.88% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           10      4.42%     32.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255           12      5.31%     37.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            4      1.77%     39.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            7      3.10%     42.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447           12      5.31%     47.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511           12      5.31%     53.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            6      2.65%     55.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639           14      6.19%     61.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            8      3.54%     65.49% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767           10      4.42%     69.91% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            8      3.54%     73.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            5      2.21%     75.66% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            7      3.10%     78.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            5      2.21%     80.97% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            4      1.77%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            1      0.44%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            2      0.88%     84.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            4      1.77%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            4      1.77%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            2      0.88%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            2      0.88%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            3      1.33%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            1      0.44%     91.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            3      1.33%     92.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            1      0.44%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.44%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            3      1.33%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            2      0.88%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            1      0.44%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            1      0.44%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            2      0.88%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            1      0.44%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2432-2495            1      0.44%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            1      0.44%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2752-2815            1      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2880-2943            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3072-3135            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          226                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          226                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.929204                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.918093                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.656141                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              1      0.44%      0.88% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.44%      1.33% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            223     98.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          226                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3694480300                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6058801900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                446361600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26486.01                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43436.01                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      52.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       2.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   52.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.54                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 122006                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4508                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.61                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  4696198.33                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  81531361750                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1723256950                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          9418550.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          9892108.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          9671356.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          9606038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          9411897.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          8496230.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          9615110.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          10037865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               6353784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               6673248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               6524328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               6480264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               6349296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               5731584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               6486384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               6771576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         52971609.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         54977894.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         54396825.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3             53723904                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4         52224806.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5             46542912                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6             53464320                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         56169484.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5895659.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        6562529.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5928837.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        6011781.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        6052008.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5823083.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5958696.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5978603.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      2027527355.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      2041104810.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      2035805451.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      2034340323.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      2039584141.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      2032253904.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      2050712876.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      2053135877.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       90256052832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       90244142784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       90248791344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       90250076544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       90245476704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       90251906736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       90235714656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       90233589216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        98894578418.880005                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        98899712002.560013                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        98897476771.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        98896597483.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        98895457482.240005                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        98887113078.720001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        98898310671.360001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        98902041251.519989                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.472227                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.475574                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.474117                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.473543                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.472800                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.467360                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.474660                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.477092                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       566784                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       594688                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       617216                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       560384                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       503040                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       532736                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       500480                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       686080                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4614400                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       201728                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        201728                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2214                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2323                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2411                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2189                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         1965                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2081                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         1955                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         2680                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             18025                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          788                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              788                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       105286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      6660109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        93254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      6988001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        54147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      7252721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        75204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      6584905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        45123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      5911073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst       108294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      6260021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst        60164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data      5880991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        81221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data      8061921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            54222434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       105286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        93254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        54147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        75204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        45123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst       108294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst        60164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        81221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         622693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       2370445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2370445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       2370445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       105286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      6660109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        93254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      6988001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        54147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      7252721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        75204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      6584905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        45123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      5911073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst       108294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      6260021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst        60164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data      5880991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        81221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data      8061921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           56592879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     18025                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      788                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  144200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   6304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4598848                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 15552                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                201248                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4614400                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             201728                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  486                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            7826                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            8552                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            8456                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            8889                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            8840                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           10936                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            8592                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            9122                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            6464                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            9092                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           8336                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           8712                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12          10208                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           9024                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14          11048                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           9617                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             336                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             393                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             785                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             520                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             376                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             328                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             584                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            296                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            288                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            295                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            504                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            240                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 85104416000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              144200                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               6304                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 17800                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 17793                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 17798                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 17803                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 17807                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 17816                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 17827                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 17833                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   127                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   116                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  111                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  106                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  102                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   93                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   82                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   76                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  260                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  260                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  260                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  260                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  260                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  261                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  261                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  262                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  264                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  264                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  264                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  264                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  264                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  264                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  261                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        19068                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   251.735683                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   246.942570                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    28.639290                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          290      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           19      0.10%      1.62% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127            9      0.05%      1.67% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            4      0.02%      1.69% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191            9      0.05%      1.74% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           19      0.10%      1.84% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          271      1.42%      3.26% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        18447     96.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        19068                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          263                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   543.885932                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   323.323309                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   506.038946                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           35     13.31%     13.31% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           31     11.79%     25.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           11      4.18%     29.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           10      3.80%     33.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           13      4.94%     38.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           12      4.56%     42.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           20      7.60%     50.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511            9      3.42%     53.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           21      7.98%     61.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           21      7.98%     69.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            6      2.28%     71.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           15      5.70%     77.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            9      3.42%     80.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895           10      3.80%     84.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            1      0.38%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            3      1.14%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            2      0.76%     87.07% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            5      1.90%     88.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.14%     90.11% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            4      1.52%     91.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            2      0.76%     92.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            1      0.38%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            2      0.76%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            3      1.14%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            3      1.14%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            1      0.38%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.38%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            3      1.14%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            1      0.38%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2111            2      0.76%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2560-2623            1      0.38%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2688-2751            1      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2944-3007            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          263                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          263                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.912548                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.887385                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.024488                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              2      0.76%      0.76% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.38%      1.14% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.38%      1.52% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.38%      1.90% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.38%      2.28% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            255     96.96%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              1      0.38%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              1      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          263                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3820833300                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6256785600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                459884800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26586.37                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43536.37                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      54.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       2.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   54.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.56                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 125693                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  5242                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  4523702.55                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  81401617300                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1850500400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          9245577.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          9375004.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          10073548.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          9600595.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          8698838.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          9237110.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          10244102.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7              10484208                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               6237096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               6324408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               6795648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3          6476592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               5868264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5               6231384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               6910704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               7072680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         51432076.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1             52303680                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         56455526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         52953139.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         47836339.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         51603801.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         57451929.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         58726886.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        6240706.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        6068597.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        6280934.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        6446407.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5862481.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5663416.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6             6137856                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        6244024.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      2023631236.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      2032617355.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      2039024574.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      2043749263.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      2036481243.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      2035898475.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6        2051675784                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      2056027720.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       90259470480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       90251587920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       90245967552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      90241823088.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       90248198544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       90248709744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       90234870000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7       90231052512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        98892615801.600006                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        98894635593.600006                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        98900956412.160004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        98897407713.600006                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        98889304339.199997                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5         98893702560                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        98903649003.839996                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        98905966658.880005                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.470948                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.472264                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.476385                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.474072                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.468789                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.471656                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.478140                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.479651                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       518912                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       595712                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       576000                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       531200                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       503296                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       494848                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       489472                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       659712                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4422912                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       175104                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        175104                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2027                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2327                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2250                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2075                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         1966                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         1933                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         1912                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         2577                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17277                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          684                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              684                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst       120327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      6097580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        63172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      7000034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        66180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      6768404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        60164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      6241972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        39106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      5914081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       123335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      5814811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst        45123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data      5751639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker        30082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        84229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data      7752078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            51972316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       120327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        63172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        66180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        60164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        39106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       123335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst        45123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        84229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         601636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2057595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2057595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2057595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       120327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      6097580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        63172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      7000034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        66180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      6768404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        60164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      6241972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        39106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      5914081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       123335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      5814811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst        45123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data      5751639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker        30082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        84229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data      7752078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           54029910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17277                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      684                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  138216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4414144                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  8768                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                174592                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4422912                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             175104                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  274                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs        81163                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            8616                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            9072                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            7345                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            7802                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            7736                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            8280                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            9936                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            9270                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            9505                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            9618                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           8905                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           8561                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           7728                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13          10184                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           6984                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           8400                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             296                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             344                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             440                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             319                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             432                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             288                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             464                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             296                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             361                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            312                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            464                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            320                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            216                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 85101307000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              138216                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5472                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17132                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17125                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17133                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17139                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17144                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17152                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17164                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17172                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   123                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   116                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  108                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  102                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                   97                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   89                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                   77                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                   69                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  229                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  228                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        18195                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.197637                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   247.886907                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    27.108738                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          249      1.37%      1.37% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           15      0.08%      1.45% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127            8      0.04%      1.49% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            1      0.01%      1.50% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191            7      0.04%      1.54% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           15      0.08%      1.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          234      1.29%      2.91% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17666     97.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        18195                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          228                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   600.622807                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   331.787184                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   555.618184                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           38     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           23     10.09%     26.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            9      3.95%     30.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255           10      4.39%     35.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            6      2.63%     37.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            9      3.95%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447           18      7.89%     49.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            8      3.51%     53.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            6      2.63%     55.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            9      3.95%     59.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703           13      5.70%     65.35% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767           11      4.82%     70.18% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            5      2.19%     72.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            3      1.32%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            7      3.07%     76.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            7      3.07%     79.82% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            5      2.19%     82.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            4      1.75%     83.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            4      1.75%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            5      2.19%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            3      1.32%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            3      1.32%     90.35% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            3      1.32%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            5      2.19%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            1      0.44%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            3      1.32%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            3      1.32%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.44%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1856-1919            1      0.44%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            1      0.44%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            1      0.44%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            1      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3392-3455            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          228                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          228                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.929825                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.918018                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.673204                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.44%      0.88% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.44%      1.32% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            225     98.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          228                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3589798900                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5927915800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                441414400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   26023.97                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              42973.97                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      51.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   51.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.54                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.87                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 120649                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4554                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  4738116.31                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  81536335900                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1715361300                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          9771753.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1               8361360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2               9202032                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          9887875.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          9878803.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          9617529.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          9723974.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          8698838.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               6592056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               5640600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               6207720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3          6670392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4          6664272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               6488016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               6559824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               5868264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         54416294.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1             46041216                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         50810572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         55289395.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         55697241.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         53686963.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         54569049.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         47664115.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        6459678.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5756313.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        6267248.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        6154444.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5789905.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5991874.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5872435.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5750092.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      2034563690.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      2025283124.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      2035538746.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      2042732894.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      2042822197.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      2039045368.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      2040987216.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      2043158944.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      90249880608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       90258021456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       90249025296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       90242714640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       90242636304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       90245949312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       90244245936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       90242340912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        98898042709.440018                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        98885462697.600006                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        98893410243.839996                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        98899808269.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4         98899847352                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        98897137691.520004                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6         98898317064                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        98889839794.560013                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.474486                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.466284                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.471466                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.475637                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.475662                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.473896                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.474664                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.469138                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       515328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       560384                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       589824                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       522240                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       475648                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       502528                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       451328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       643072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4300032                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       179456                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        179456                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2013                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2189                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2304                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2040                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         1858                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         1963                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         1763                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         2512                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16797                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          701                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              701                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         6016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        63172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      6055465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         6016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        54147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      6584905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        18049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        27074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      6930845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         9025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        24065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      6136686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         3008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        30082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      5589197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         9025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        93254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      5905056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         6016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst        45123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data      5303420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         3008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        69188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data      7556547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            50528390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        63172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        54147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        27074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        24065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        30082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        93254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst        45123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        69188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         406104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2108734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2108734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2108734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         6016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        63172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      6055465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         6016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        54147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      6584905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        18049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        27074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      6930845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         9025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        24065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      6136686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         3008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        30082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      5589197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         9025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        93254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      5905056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         6016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst        45123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data      5303420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         3008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        69188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data      7556547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           52637123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16797                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      701                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  134376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5608                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4289920                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                 10112                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                178912                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4300032                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             179456                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  316                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            6816                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            7624                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           10521                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            8857                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            9328                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            8128                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            7521                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            8341                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            7969                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            8650                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           8152                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           8912                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           7912                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           7600                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           9312                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           8417                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             576                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             344                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             325                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             376                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             312                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             362                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            584                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            384                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            344                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            304                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 85138102000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              134376                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5608                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16615                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16605                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16607                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16611                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16615                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16621                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16630                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16634                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   100                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    98                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   96                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   92                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   88                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   82                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   73                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   69                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  233                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  234                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  233                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  233                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  233                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  233                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  233                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  233                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  233                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17729                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.063399                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   247.591355                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    27.581918                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          254      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           11      0.06%      1.49% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            8      0.05%      1.54% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            2      0.01%      1.55% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           10      0.06%      1.61% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223            8      0.05%      1.65% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          243      1.37%      3.02% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        17193     96.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17729                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          233                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   571.793991                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   306.563070                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   556.245427                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           44     18.88%     18.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           18      7.73%     26.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           17      7.30%     33.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            6      2.58%     36.48% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319           11      4.72%     41.20% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383           16      6.87%     48.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            9      3.86%     51.93% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            9      3.86%     55.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            8      3.43%     59.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639           12      5.15%     64.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            6      2.58%     66.95% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            5      2.15%     69.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831           10      4.29%     73.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            9      3.86%     77.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            5      2.15%     79.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            4      1.72%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            4      1.72%     82.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            5      2.15%     84.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            5      2.15%     87.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            3      1.29%     88.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            9      3.86%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            2      0.86%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            1      0.43%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            3      1.29%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            1      0.43%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            1      0.43%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            1      0.43%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            1      0.43%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            2      0.86%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2111            2      0.86%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            1      0.43%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2240-2303            2      0.86%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3392-3455            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          233                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          233                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.995708                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.995617                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.065512                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.43%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            232     99.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          233                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3551675150                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5823992150                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                428992000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26493.18                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43443.18                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      50.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       2.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   50.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.53                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.24                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 117263                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4659                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.08                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  4865590.47                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  81550224750                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1704914950                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          8432121.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          10542268.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          9291542.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3               8972208                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4               9168768                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          9437299.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          8693395.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7          9681638.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               5688336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               7111848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               6268104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               6052680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               6185280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5          6366432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6          5864592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               6531264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0             46742592                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         59444236.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2             52253760                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         49622476.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4         51019238.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         51921292.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         48036019.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         54091315.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5756313.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6472949.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5623603.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5952061.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5835939.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        6237388.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5613649.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5902295.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      2014335567.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      2039513497.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      2032921981.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      2031676390.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      2036162499.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      2050594735.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      2038127440.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      2043640370.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       90267624576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       90245538672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       90251320704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      90252413328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       90248478144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5      90235818288.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       90246754512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7      90241918608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        98884938134.399994                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        98904982101.119995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        98894038322.880005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        98891047772.160019                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        98893208497.919998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        98896734064.320007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        98889448236.480011                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        98898124119.360016                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.465942                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.479010                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.471875                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.469925                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.471334                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.473632                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.468883                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.474539                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       539392                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       600832                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       602112                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       546560                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       496896                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       523264                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       500480                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       696320                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4577536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        71680                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       214784                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        214784                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2107                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2347                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2352                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2135                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         1941                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2044                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         1955                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         2720                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17881                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          839                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              839                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       168458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      6338234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       129352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      7060197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        84229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      7075238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        87237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      6422463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        66180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      5838876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       147401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      6148719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst        75204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data      5880991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        84229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data      8182248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            53789256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       168458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       129352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        84229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        87237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        66180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       147401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst        75204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        84229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         842290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       2523863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2523863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       2523863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       168458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      6338234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       129352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      7060197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        84229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      7075238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        87237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      6422463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        66180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      5838876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       147401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      6148719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst        75204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data      5880991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        84229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data      8182248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           56313119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17881                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      839                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  143048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6712                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4569248                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  8288                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                215040                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4577536                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             214784                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  259                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs         8463                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            7248                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            9600                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            8009                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            9114                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            9352                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            7666                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            9096                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            8208                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            7456                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            8105                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           9297                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11          11474                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12          10643                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13          11192                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           7105                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           9224                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             360                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             384                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             872                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             288                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             783                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             304                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             368                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             648                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            248                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            761                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            360                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            272                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            240                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 85116294000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              143048                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6712                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17686                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17675                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17688                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17693                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17694                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17702                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17705                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17712                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   116                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   114                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  101                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   96                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   96                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   88                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   85                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   78                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  276                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  278                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  278                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  281                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  281                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  281                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  281                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  281                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  281                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  281                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  282                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  282                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  282                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  278                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  278                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  278                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  277                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        19019                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   251.553079                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   246.580977                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    29.192859                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          300      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           20      0.11%      1.68% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           10      0.05%      1.74% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            4      0.02%      1.76% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           11      0.06%      1.81% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           19      0.10%      1.91% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          286      1.50%      3.42% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        18369     96.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        19019                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          281                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   509.227758                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   306.977396                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   452.990624                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           38     13.52%     13.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           31     11.03%     24.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           16      5.69%     30.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           15      5.34%     35.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           14      4.98%     40.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           14      4.98%     45.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           16      5.69%     51.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           21      7.47%     58.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           10      3.56%     62.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           20      7.12%     69.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           17      6.05%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            9      3.20%     78.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            8      2.85%     81.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            7      2.49%     83.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            3      1.07%     85.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            7      2.49%     87.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            5      1.78%     89.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            3      1.07%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            3      1.07%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            3      1.07%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            5      1.78%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            1      0.36%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            2      0.71%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            3      1.07%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            1      0.36%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            4      1.42%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            2      0.71%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1984-2047            1      0.36%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2432-2495            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          281                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          281                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.914591                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.898494                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.857634                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              2      0.71%      0.71% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              4      1.42%      2.14% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              2      0.71%      2.85% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            272     96.80%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              1      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          281                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3795299550                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6215573100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                456924800                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26579.78                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43529.78                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      53.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       2.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   53.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.56                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 124889                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5601                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  4546810.58                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  81355463900                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1896653800                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          9738489.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          9678614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          9290332.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          9594547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4          8595417.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          10531382.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          11002521.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          9058089.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               6569616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               6529224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               6267288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3          6472512.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               5798496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               7104504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               7422336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               6110616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         54583526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         53168793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         51143539.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         53531212.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         47359603.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         58681958.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         62230771.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7             50346816                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        6267248.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        6755374.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        6376734.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        6104678.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5862481.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        6446822.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        6267248.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5680005.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      2028362218.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      2042451852.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      2039718643.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      2037144504.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      2024681094.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      2059439567.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      2061802540.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      2041012169.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       90255320496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      90242961168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       90245358720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       90247616736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       90258549552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       90228059664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       90225986880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7      90244224048.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        98897200223.039993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        98897903654.400009                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        98894513885.759995                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        98896822819.200012                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        98887205273.279999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        98906622526.079987                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        98911070926.080002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        98892790371.840012                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.473936                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.474395                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.472185                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.473690                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.467420                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.480079                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.482979                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.471061                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       497920                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       532480                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       547840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       498688                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       470784                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       463616                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       440064                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       618240                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4123392                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        53504                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       166912                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        166912                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         1945                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2080                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2140                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         1948                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         1839                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         1811                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         1719                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         2415                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             16107                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          652                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              652                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst       138376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      5850909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        81221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      6257013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        60164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      6437504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        60164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      5859934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        39106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      5532042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       123335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      5447813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst        54147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data      5171060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker         3008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        72196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data      7264753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            48452746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       138376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        81221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        60164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        60164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        39106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       123335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst        54147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        72196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         628709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1961333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1961333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1961333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       138376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      5850909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        81221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      6257013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        60164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      6437504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        60164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      5859934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        39106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      5532042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       123335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      5447813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst        54147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data      5171060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker         3008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        72196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data      7264753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           50414079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     16107                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      652                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  128856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4117824                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  5568                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                167168                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4123392                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             166912                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        66711                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            7256                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            7104                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            7473                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            7248                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            7250                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            7409                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            8153                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            9986                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            7681                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            8280                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           9313                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           9161                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           6944                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           9088                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           7264                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           9072                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             224                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             224                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             384                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             575                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             224                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             240                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            313                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            360                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            544                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            328                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            272                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 85099890000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              128856                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5216                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 15962                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 15957                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 15964                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 15967                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 15972                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 15978                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 15990                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 15996                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   107                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   102                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   96                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   93                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   88                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   83                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   71                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   65                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  214                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  214                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  215                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  215                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  217                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  219                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  218                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17001                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.043527                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   247.694501                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    27.439893                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          227      1.34%      1.34% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           27      0.16%      1.49% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           10      0.06%      1.55% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           10      0.06%      1.61% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           27      0.16%      1.77% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          217      1.28%      3.05% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        16483     96.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17001                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   588.136986                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   330.397151                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   502.644848                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           35     15.98%     15.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           20      9.13%     25.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           12      5.48%     30.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255           11      5.02%     35.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            7      3.20%     38.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            5      2.28%     41.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447           10      4.57%     45.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           13      5.94%     51.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            9      4.11%     55.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            8      3.65%     59.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703           11      5.02%     64.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            6      2.74%     67.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            9      4.11%     71.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            3      1.37%     72.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            7      3.20%     75.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            7      3.20%     79.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            8      3.65%     82.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            3      1.37%     84.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            3      1.37%     85.39% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            8      3.65%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            3      1.37%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            3      1.37%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            4      1.83%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            2      0.91%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            3      1.37%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            3      1.37%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            2      0.91%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            1      0.46%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            1      0.46%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          219                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.853881                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.835750                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.854895                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              2      0.91%      1.37% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.46%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.46%      2.28% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              2      0.91%      3.20% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              1      0.46%      3.65% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            211     96.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          219                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3362414200                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            5543574100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                411782400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26129.64                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43079.64                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      48.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   48.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.86                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 112545                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4360                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.59                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  5077862.04                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  81638779000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1613338700                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          8412163.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          8764156.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          8592393.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          9597571.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          8894793.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          9584265.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          9260092.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7               9199008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0          5674872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               5912328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               5796456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3          6474552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               6000456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5               6465576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               6246888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               6205680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         46135564.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         48096921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         46779033.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         53650521.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4             49697856                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5             53661504                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         50957337.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         51508454.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5955793.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        6234071.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        6234071.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5988556.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5607014.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5             5816448                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        6048276.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5553930.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      2023997477.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      2027031756.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      2034709738.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      2036673584.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      2027669408.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      2040760402.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      2050553257.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      2036733886.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       90259149216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      90256487568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       90249752496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       90248029824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       90255928224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       90244444896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       90235854672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7      90247976928.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        98885683715.519989                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        98888885429.760010                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        98888222816.639999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        98896773238.080002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        98890156380.479996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5         98897091720                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        98895279152.639999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        98893536514.560013                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.466428                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.468516                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.468084                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.473658                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.469344                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.473866                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.472684                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.471548                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       502784                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       554496                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       580608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       502528                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       472320                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       468224                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       473344                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       627712                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4229888                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        47872                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       154368                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        154368                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         1964                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2166                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2268                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         1963                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         1845                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         1829                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         1849                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         2452                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16523                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          603                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              603                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       129352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      5908064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       102278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      6515717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        63172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      6822551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        45123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      5905056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        30082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      5550091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        75204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      5501960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst        63172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data      5562124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        54147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data      7376056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            49704148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       129352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       102278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        63172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        45123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        30082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        75204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst        63172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        54147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         562530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1813932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1813932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1813932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       129352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      5908064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       102278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      6515717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        63172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      6822551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        45123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      5905056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        30082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      5550091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        75204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      5501960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst        63172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data      5562124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        54147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data      7376056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           51518081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16523                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      603                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  132184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4222912                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  6976                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                154112                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4229888                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             154368                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  218                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            7561                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            7224                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            7864                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            9432                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            9056                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            7136                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            8040                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            8024                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            7649                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            8496                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10          10961                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           7864                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           8633                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           8673                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           8193                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           7160                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             224                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             311                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             312                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             440                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             368                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             352                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             296                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            344                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            272                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            257                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 85115550000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              132184                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4824                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16410                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16413                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16420                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16424                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16427                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16431                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16436                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16440                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                    91                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                    82                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   75                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                   71                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                   68                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                   64                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                   59                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                   55                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  202                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  201                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  200                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17335                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.496337                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   248.551416                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    25.964805                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          215      1.24%      1.24% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           16      0.09%      1.33% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127            6      0.03%      1.37% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            2      0.01%      1.38% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191            6      0.03%      1.41% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           16      0.09%      1.51% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          209      1.21%      2.71% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        16865     97.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17335                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   658.736318                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   321.999667                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   660.807707                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           32     15.92%     15.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           31     15.42%     31.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            8      3.98%     35.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            9      4.48%     39.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            9      4.48%     44.28% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            2      1.00%     45.27% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            4      1.99%     47.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            5      2.49%     49.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            5      2.49%     52.24% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            9      4.48%     56.72% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            9      4.48%     61.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            5      2.49%     63.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            3      1.49%     65.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            8      3.98%     69.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            9      4.48%     73.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            5      2.49%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            2      1.00%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            3      1.49%     78.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            4      1.99%     80.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            2      1.00%     81.59% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            4      1.99%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            4      1.99%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            2      1.00%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            3      1.49%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            6      2.99%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            4      1.99%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            2      1.00%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            1      0.50%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            3      1.49%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            1      0.50%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            1      0.50%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2240-2303            1      0.50%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.50%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.50%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2880-2943            1      0.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3264-3327            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3392-3455            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          201                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.960199                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.955302                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.445430                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.50%      1.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            199     99.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          201                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3437723800                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            5674547500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                422291200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26050.07                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43000.07                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      49.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   49.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.51                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.93                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 115429                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  4018                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  4969960.88                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  81643725350                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1608392350                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          8767180.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          9858844.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2               9117360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          9052041.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4               9135504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5              10063872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          9369561.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          8808307.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               5914368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               6650808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               6150600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               6106536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               6162840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               6789120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               6320736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7          5942112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         48806284.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         55369267.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         50717721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         49855603.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4             50618880                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         57037593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         52184870.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         48387955.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0             5806080                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        6187622.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5869117.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        6114631.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        6011781.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5783270.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5756313.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5915980.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      2019619713.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      2037240812.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      2031950756.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      2037464945.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      2036696567.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      2036522174.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      2042785097.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      2039991531.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       90262989360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       90247532256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       90252172656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      90247335648.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       90248009664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       90248162640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6      90242668848.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       90245119344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        98888261615.040009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        98899198238.400009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        98892336839.040009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        98892288033.600021                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4         98892993864                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        98900717298.239990                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        98895444054.720016                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        98890523858.880005                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.468109                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.475239                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.470766                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.470734                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.471194                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.476229                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.472791                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.469584                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       542208                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       547328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       573184                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       530432                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       477696                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       497664                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       464640                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       613888                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4302080                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       183296                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        183296                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2118                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2138                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2239                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2072                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         1866                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         1944                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         1815                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         2398                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16805                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          716                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              716                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst       177483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      6371324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        42115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      6431488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         3008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        42115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      6735314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         9025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        54147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      6232948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        57155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      5613263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker        12033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        90245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      5847901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker         3008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst        60164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data      5459846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        12033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        84229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data      7213614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            50552455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       177483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        42115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        42115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        54147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        57155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        90245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst        60164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        84229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         607652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       2153856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            2153856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       2153856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       177483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      6371324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        42115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      6431488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         3008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        42115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      6735314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         9025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        54147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      6232948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        57155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      5613263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker        12033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        90245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      5847901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker         3008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst        60164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data      5459846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        12033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        84229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data      7213614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           52706312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16805                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      716                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  134440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5728                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4287968                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 14112                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                182784                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4302080                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             183296                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  441                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            8024                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            8520                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            8048                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            9202                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            7984                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            9165                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            7608                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            9012                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            9072                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            8058                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           8520                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           7496                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           8936                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           8313                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           8865                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           7176                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             368                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             224                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             552                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             752                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             288                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             464                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             272                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             641                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            336                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            239                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            248                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            264                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 85114755000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              134440                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5728                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16671                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16661                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16663                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16673                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16677                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16681                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16689                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16696                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    91                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    86                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   85                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   75                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   71                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   67                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   59                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   52                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  238                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17743                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   251.972722                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   247.463008                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    27.809977                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          252      1.42%      1.42% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           18      0.10%      1.52% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           11      0.06%      1.58% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           11      0.06%      1.65% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           19      0.11%      1.75% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          235      1.32%      3.08% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17197     96.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17743                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          238                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   561.642857                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   312.939092                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   518.107155                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           41     17.23%     17.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           24     10.08%     27.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           11      4.62%     31.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            6      2.52%     34.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319           15      6.30%     40.76% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            8      3.36%     44.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            9      3.78%     47.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511           14      5.88%     53.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            9      3.78%     57.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           11      4.62%     62.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703           16      6.72%     68.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            5      2.10%     71.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            4      1.68%     72.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            6      2.52%     75.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            9      3.78%     78.99% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023           10      4.20%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            7      2.94%     86.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            3      1.26%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            5      2.10%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            4      1.68%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            5      2.10%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            3      1.26%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            1      0.42%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            2      0.84%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            1      0.42%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            2      0.84%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            1      0.42%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            1      0.42%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.42%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2111            1      0.42%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            1      0.42%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2304-2367            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3520-3583            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          238                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          238                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            238    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          238                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3476219550                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            5747502600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                428796800                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   25942.13                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              42892.13                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      50.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       2.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   50.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    2.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.53                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.86                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 117201                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4767                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  4857870.84                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  81528231650                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1723886050                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          9385286.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          9200822.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          8989142.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          9148204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          9678614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          9019382.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6               9059904                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7          9009100.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               6331344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               6206904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               6064104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               6171408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               6529224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               6084504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               6111840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               6077568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0             52648128                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1             51325248                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         49878566.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         51054182.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         53607091.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         49926489.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6             50266944                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         49808179.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        6008463.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        6005145.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        6001827.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5832622.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        6171448.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5849625.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6             5723136                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5713182.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      2024350585.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      2030242178.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      2026175552.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      2031384677.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      2046767837.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      2038379699.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      2041833516.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      2041411570.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       90258839472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      90253671408.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       90257238624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       90252669216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       90239175216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       90246533232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6      90243503568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       90243873696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        98893921907.520004                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        98893010334.720016                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        98890706445.119995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        98892618938.879990                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        98898288059.519989                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        98892151560.960007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        98892857536.320007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        98892251925.119995                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.471799                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.471205                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.469703                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.470950                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.474646                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.470645                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.471105                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.470710                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           12                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           12                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       548608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       584704                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       616192                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       559872                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       521728                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       541952                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       495616                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       675584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4595200                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        40960                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       257536                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        257536                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2143                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2284                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2407                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2187                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2038                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2117                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         1936                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         2639                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17950                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         1006                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             1006                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        12033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        96262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      6446528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         9025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        36098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      6870682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        21057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        57155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      7240688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        15041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        54147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      6578888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        39106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      6130670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker        24065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        93254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      6368316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker        21057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst        54147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data      5823835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker        15041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        51139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data      7938585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            53996821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        96262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        36098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        57155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        54147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        39106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        93254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst        54147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        51139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         481309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       3026228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            3026228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       3026228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        12033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        96262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      6446528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         9025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        36098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      6870682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        21057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        57155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      7240688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        15041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        54147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      6578888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        39106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      6130670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker        24065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        93254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      6368316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker        21057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst        54147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data      5823835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker        15041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        51139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data      7938585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           57023049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17950                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     1006                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  143600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   8048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4576576                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 18624                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                257792                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4595200                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             257536                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  582                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            8756                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           10001                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           10105                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            7530                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            8631                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            7272                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            9403                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            9801                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            9650                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            8936                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           9584                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           8914                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           6816                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           7985                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14          11802                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           7832                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             463                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             288                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             784                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             400                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             712                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             664                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             576                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             648                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             392                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            424                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            560                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            385                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            216                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            640                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            616                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 85126286000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              143600                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               8048                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17683                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17666                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17670                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17673                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17674                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17684                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17691                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17705                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   132                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   124                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  120                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  117                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  116                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  108                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  101                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   88                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   24                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   24                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   22                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   22                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   22                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   24                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                   24                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                   22                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                   15                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                   13                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  332                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  333                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  334                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  336                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  336                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  336                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  336                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  336                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  336                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  336                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  336                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  337                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  337                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  337                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  337                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  337                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  337                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  337                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  336                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19262                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   250.979545                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   245.294634                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    31.121426                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          354      1.84%      1.84% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           17      0.09%      1.93% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127            9      0.05%      1.97% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            2      0.01%      1.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191            9      0.05%      2.03% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           17      0.09%      2.12% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          328      1.70%      3.82% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18526     96.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19262                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          337                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   423.910979                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   274.643923                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   366.518593                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-31            5      1.48%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-63           30      8.90%     10.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-95           25      7.42%     17.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96-127           24      7.12%     24.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-159            9      2.67%     27.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::160-191           12      3.56%     31.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-223            6      1.78%     32.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::224-255           18      5.34%     38.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-287           13      3.86%     42.14% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::288-319           19      5.64%     47.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-351           14      4.15%     51.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::352-383           18      5.34%     57.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-415            9      2.67%     59.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::416-447            7      2.08%     62.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-479           17      5.04%     67.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::480-511           10      2.97%     70.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-543            5      1.48%     71.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::544-575            9      2.67%     74.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-607            6      1.78%     75.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::608-639            4      1.19%     77.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-671            4      1.19%     78.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::672-703            8      2.37%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-735            4      1.19%     81.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::736-767            8      2.37%     84.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-799            5      1.48%     85.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::800-831            4      1.19%     86.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-863            4      1.19%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::864-895            6      1.78%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-927            4      1.19%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::928-959            1      0.30%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-991            4      1.19%     92.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::992-1023            3      0.89%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1055            2      0.59%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1056-1087            2      0.59%     94.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1183            2      0.59%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1184-1215            1      0.30%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1247            2      0.59%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1248-1279            1      0.30%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1311            2      0.59%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1376-1407            1      0.30%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1440-1471            1      0.30%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1503            1      0.30%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1504-1535            1      0.30%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1631            1      0.30%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1696-1727            1      0.30%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1728-1759            1      0.30%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1824-1855            1      0.30%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1888-1919            2      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          337                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          337                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.905045                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.885931                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.846845                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              3      0.89%      0.89% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.30%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              2      0.59%      1.78% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            330     97.92%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          337                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3811380700                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6235535800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                457657600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26649.66                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43599.66                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      53.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       3.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   54.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    3.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.57                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 125080                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  6732                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.65                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  4490730.43                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  81296677650                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1955440050                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          10422518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          9674380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          8997609.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          10658995.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          10089273.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          10227772.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          8510745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          10326355.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               7031064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               6526368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               6069816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3          7190592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               6806256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               6899688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               5741376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7          6966192.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         58759833.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         53800281.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         49263052.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         59088307.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         56044185.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         56310758.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         46341235.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         56636236.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        6433136.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        6360145.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        6350192.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        7053557.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        6476267.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5             6739200                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        5979018.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        6887669.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      2041452172.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      2036386578.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      2035170097.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      2056721952.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      2049257433.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      2055299397.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      2034342731.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      2065282295.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       90243838080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       90248281584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       90249348672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       90230443536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       90236991360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       90231691392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       90250074432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7       90222934464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        98904295433.279999                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        98897387966.400009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        98891558068.800003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        98907515568.960007                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        98902023404.160004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        98903526836.160004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        98887348166.400009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        98905391840.639999                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.478562                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.474059                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.470258                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.480661                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.477081                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.478061                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.467514                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.479277                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       533504                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       557568                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       581376                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       500992                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       499200                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       506368                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       465664                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       631552                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4333568                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        57088                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       196352                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        196352                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2084                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2178                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2271                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         1957                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         1950                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         1978                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         1819                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         2467                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             16928                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          767                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              767                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       135368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      6269046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        75204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      6551815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        66180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      6831575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        60164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      5887007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        48131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      5865950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker         3008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst       111303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      5950179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst        57155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data      5471878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst       117319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data      7421179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            50922461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       135368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        75204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        66180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        60164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        48131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst       111303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst        57155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst       117319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         670824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       2307274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2307274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       2307274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       135368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      6269046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        75204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      6551815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        66180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      6831575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        60164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      5887007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        48131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      5865950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker         3008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst       111303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      5950179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst        57155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data      5471878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst       117319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data      7421179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           53229735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     16928                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      767                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  135424                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   6136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4324320                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  9248                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                196864                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4333568                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             196352                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  289                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        73287                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            9480                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            8024                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            8377                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            8689                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            8312                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            8360                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            8993                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            8472                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            8048                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            8361                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           8064                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           8305                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           7464                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           8872                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           8929                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           8385                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             224                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             496                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             775                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             656                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             336                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             217                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             264                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             256                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            320                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            632                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            560                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            272                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            288                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            288                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 85103269000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              135424                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               6136                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 16699                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 16702                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 16706                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 16709                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 16719                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 16725                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 16731                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 16742                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   147                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   137                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  133                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  131                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  123                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  118                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  113                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  102                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   13                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  253                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  253                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  255                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  255                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  255                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  255                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  255                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  255                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  257                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  258                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  255                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        17960                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   251.736303                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   246.972405                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    28.574772                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          270      1.50%      1.50% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           21      0.12%      1.62% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127            9      0.05%      1.67% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191            9      0.05%      1.72% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           21      0.12%      1.84% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          263      1.46%      3.30% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17367     96.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        17960                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   532.976654                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   318.342762                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   493.201443                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           27     10.51%     10.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           34     13.23%     23.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           19      7.39%     31.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           16      6.23%     37.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           12      4.67%     42.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           17      6.61%     48.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           11      4.28%     52.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511            8      3.11%     56.03% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575           15      5.84%     61.87% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            9      3.50%     65.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703           13      5.06%     70.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            9      3.50%     73.93% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            8      3.11%     77.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895           11      4.28%     81.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            6      2.33%     83.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            4      1.56%     85.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            4      1.56%     86.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            9      3.50%     90.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            2      0.78%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            3      1.17%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            1      0.39%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            4      1.56%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            2      0.78%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            2      0.78%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            1      0.39%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            2      0.78%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            1      0.39%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            2      0.78%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.39%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            2      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2240-2303            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3072-3135            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          257                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.937743                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.919156                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.899227                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              1      0.39%      0.39% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              2      0.78%      1.17% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              2      0.78%      1.95% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            251     97.67%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          257                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3597145000                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            5887683250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                432432000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26618.90                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43568.90                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      50.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       2.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   50.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.53                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 118196                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  5131                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.62                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  4809452.90                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  81471213600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1780904100                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          9133689.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          9599385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2               9135504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          9358070.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          8972812.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          8640777.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          9176025.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          9084700.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               6161616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               6475776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               6162840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               6312984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               6053088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               5829096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               6190176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               6128568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         51097113.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         52768435.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         50220019.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         51879859.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         50152627.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5             47271744                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         50443161.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         50518041.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5819351.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1             6718464                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        6353510.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        6045373.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5991874.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        6071500.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5683322.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      2028146895.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      2037249512.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      2036716375.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      2040468799.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      2027753896.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      2032669120.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      2046754759.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      2037818381.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       90255509376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       90247524624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      90247992288.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      90244700688.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       90255854112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       90251542512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6      90239186688.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       90247025616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        98892226669.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        98896694825.279999                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        98892939165.120010                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        98895124402.560013                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        98890745543.040009                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        98888303752.320007                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        98894180939.520004                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        98892617258.879990                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.470694                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.473607                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.471158                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.472583                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.469728                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.468136                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.471968                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.470949                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       543744                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       584704                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       596992                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       530688                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       506880                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       516608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       454144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       643072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4438528                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        61696                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       192256                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        192256                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2124                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2284                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2332                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2073                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         1980                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         2018                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         1774                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         2512                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17338                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          751                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              751                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       144393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      6389373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        90245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      6870682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        72196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      7015074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        72196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      6235956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        96262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      5956195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        96262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      6070506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst        69188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data      5336510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        84229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data      7556547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            52155815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       144393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        90245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        72196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        72196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        96262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        96262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst        69188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        84229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         724971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       2259143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            2259143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       2259143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       144393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      6389373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        90245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      6870682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        72196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      7015074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        72196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      6235956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        96262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      5956195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        96262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      6070506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst        69188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data      5336510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        84229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data      7556547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           54414957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17338                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      751                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  138704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   6008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4432640                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  5888                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                192768                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4438528                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             192256                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            8352                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            8905                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           12466                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            8808                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            7952                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            7576                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            8784                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            7624                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            8640                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            7272                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           8937                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           9864                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           8634                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           7657                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           8881                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           8168                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             352                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             641                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             320                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             576                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             360                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             320                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             360                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             280                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             304                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            567                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            360                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            592                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            264                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            248                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            240                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 85107358000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              138704                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               6008                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17090                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17087                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17098                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17106                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17107                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17111                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17120                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17126                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   122                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   117                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  106                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   98                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   97                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   94                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   85                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   80                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   25                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   25                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   31                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   31                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   31                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   30                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   30                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   30                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   29                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   23                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   23                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                   13                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                   12                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  248                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  248                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  248                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  248                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  250                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  250                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  250                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  250                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  253                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  253                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  250                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  250                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18362                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   251.901100                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   247.341788                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    27.989133                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          263      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           20      0.11%      1.54% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           11      0.06%      1.60% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            2      0.01%      1.61% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           11      0.06%      1.67% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           20      0.11%      1.78% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          255      1.39%      3.17% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17780     96.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18362                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   550.571429                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   325.587839                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   515.763704                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           24      9.52%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           36     14.29%     23.81% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           18      7.14%     30.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           18      7.14%     38.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           14      5.56%     43.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           15      5.95%     49.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447           10      3.97%     53.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           12      4.76%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           11      4.37%     62.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           16      6.35%     69.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            6      2.38%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            4      1.59%     73.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            4      1.59%     74.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            8      3.17%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            4      1.59%     79.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            3      1.19%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            7      2.78%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            7      2.78%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            3      1.19%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            5      1.98%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            6      2.38%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            1      0.40%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            5      1.98%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            2      0.79%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            1      0.40%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            2      0.79%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            3      1.19%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            2      0.79%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            1      0.40%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2176-2239            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          252                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.904762                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.894852                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.642810                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              1      0.40%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      0.79%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              1      0.40%      1.98% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.40%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            246     97.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          252                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3728006900                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6075920900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                443264000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26913.13                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43863.13                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      52.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       2.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   52.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    2.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.54                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.90                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 121160                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  5022                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.59                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  4704923.32                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  81480177150                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1771940550                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          9697363.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1              11690784                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          8541590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          9535276.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4               8712144                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5          9925372.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          9210499.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          9873964.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          6541872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               7886640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               5762184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               6432528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4               5877240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               6695688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6          6213432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               6661008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             54280512                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         66597273.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         46476019.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         52915699.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4         48324057.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5             55094208                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         50914905.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         55230489.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        6310379.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        6765327.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        6217482.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        6154444.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5660098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        6257295.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5922201.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5898977.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      2028201122.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      2053426167.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      2029975692.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      2043959990.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      2027461472.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      2053349176.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      2041611736.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      2049267994.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      90255461808.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       90233334576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      90253905168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       90241638240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       90256110624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       90233402112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       90243698112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       90236982096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        98896851685.440018                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        98916059396.160004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        98887236764.160019                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        98896994807.039993                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        98888504264.639999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        98901082480.320007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        98893929514.560013                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        98900273158.080002                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.473709                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.486231                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.467441                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.473802                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.468267                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.476467                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.471804                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.475940                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       522240                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       567552                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       592128                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       534016                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       491520                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       504832                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       454912                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       673792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4387072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        46080                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       175360                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        175360                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2040                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2217                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2313                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2086                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         1920                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         1972                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         1777                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         2632                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             17137                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          685                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              685                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       195532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      6136686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        24065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      6669134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        39106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      6957919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        45123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      6275062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        24065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      5775704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        87237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      5932130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst        60164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data      5345535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        66180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data      7917528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            51551171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       195532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        24065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        39106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        45123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        24065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        87237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst        60164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        66180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         541472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2060603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2060603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2060603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       195532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      6136686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        24065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      6669134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        39106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      6957919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        45123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      6275062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        24065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      5775704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        87237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      5932130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst        60164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data      5345535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        66180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data      7917528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           53611774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     17137                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      685                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  137096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4382368                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  4704                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                175872                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4387072                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             175360                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            8528                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            7008                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            8737                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            8888                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            6680                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            9409                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           11504                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            9552                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            8136                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            8248                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           6994                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           8808                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           7905                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           9000                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14          10136                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           7416                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             656                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             224                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             408                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             328                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             392                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             287                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            625                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            368                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            312                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            224                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 85138972000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              137096                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5480                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 16967                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 16969                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 16975                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 16977                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 16984                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 16992                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 17005                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 17009                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   107                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   100                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   94                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   92                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   86                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   78                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   65                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   61                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                   26                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                   32                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                   32                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                   32                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                   32                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                   32                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                   29                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                   33                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                   14                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  227                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  227                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  227                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  227                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  227                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  227                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  227                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  227                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  228                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  228                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  228                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  228                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  228                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  228                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  228                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  228                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  229                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        18067                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.296452                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   248.165922                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    26.623231                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          234      1.30%      1.30% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           17      0.09%      1.39% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           10      0.06%      1.44% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            2      0.01%      1.46% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           10      0.06%      1.51% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           17      0.09%      1.61% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          229      1.27%      2.87% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        17548     97.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        18067                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          229                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   598.934498                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   349.152187                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   519.216819                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           26     11.35%     11.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           32     13.97%     25.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           11      4.80%     30.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            8      3.49%     33.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319           11      4.80%     38.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            7      3.06%     41.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447           13      5.68%     47.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            9      3.93%     51.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575           11      4.80%     55.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            9      3.93%     59.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           10      4.37%     64.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767           10      4.37%     68.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            5      2.18%     70.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            7      3.06%     73.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            7      3.06%     76.86% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            5      2.18%     79.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            5      2.18%     81.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            6      2.62%     83.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            6      2.62%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            4      1.75%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            5      2.18%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            1      0.44%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            4      1.75%     92.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            3      1.31%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            2      0.87%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            2      0.87%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            2      0.87%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            2      0.87%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1856-1919            1      0.44%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            1      0.44%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            1      0.44%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            1      0.44%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2240-2303            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          229                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          229                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.987659                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.749269                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            227     99.13%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          229                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3603300150                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            5924585700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                438236800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26311.26                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43261.26                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      51.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   51.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.54                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 119793                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4585                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.67                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  4777183.93                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  81504339850                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1750444850                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0               8869392                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          9591523.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          8848828.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          10694678.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          9070185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          8919590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          9403430.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          9125222.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               5983320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1          6470472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               5969448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               7214664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               6118776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               6017184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               6343584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               6155904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         49185676.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1             53117376                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2             48806784                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         60808550.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         50255961.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         48652531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6         52247270.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7         50907916.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        6038323.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        6472949.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        6041640.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        6075233.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5882388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        6204625.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5932154.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5590425.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      2025429500.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      2036719658.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      2032067856.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      2049667176.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      2037741226.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      2047532276.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      2042711444.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      2038072008.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       90257893056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      90247989408.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       90252069936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       90236631936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       90247093296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5       90238504656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       90242733456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       90246803136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0         98889757896                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        98896720015.680023                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        98890163122.560013                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        98907450866.880005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        98892520462.080002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        98892189491.520004                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        98895729967.680008                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        98893013241.600006                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.469084                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.473623                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.469349                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.480619                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.470885                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.470670                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.472978                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.471207                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       512256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       548608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       574976                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       493056                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       488704                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       510208                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       459776                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       643328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4287744                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        56832                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       174848                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        174848                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2001                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2143                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2246                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         1926                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         1909                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         1993                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         1796                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         2513                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16749                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          683                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              683                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       156425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      6019367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        66180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      6446528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        66180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      6756371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        63172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      5793754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        54147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      5742615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       102278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      5995302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst        63172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data      5402690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        96262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data      7559555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            50383997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       156425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        66180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        66180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        63172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        54147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       102278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst        63172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        96262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         667816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       2054587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2054587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       2054587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       156425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      6019367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        66180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      6446528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        66180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      6756371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        63172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      5793754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        54147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      5742615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       102278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      5995302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst        63172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data      5402690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        96262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data      7559555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           52438584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16749                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      683                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  133992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4279968                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  7776                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                174848                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4287744                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             174848                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  243                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            7769                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            7249                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            8056                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            8720                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            6937                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            8440                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            9552                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            6656                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8           10776                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            8000                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           8296                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           9952                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           9465                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           7409                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           8848                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           7624                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             288                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             208                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             408                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             400                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             344                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             376                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             352                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             336                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            375                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            456                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            361                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            352                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            320                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 85112314000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              133992                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5464                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16597                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16595                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16599                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16604                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16609                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16616                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16623                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16636                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   111                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   113                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  111                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  107                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  103                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   98                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   92                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   79                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  223                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  225                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  226                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  229                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  230                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  230                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  230                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  230                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  230                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  230                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  230                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  230                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  229                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  229                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  229                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  229                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  229                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  227                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  226                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17680                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   251.969231                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   247.578112                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    27.613601                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          239      1.35%      1.35% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           23      0.13%      1.48% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           17      0.10%      1.58% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           17      0.10%      1.67% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           24      0.14%      1.81% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          232      1.31%      3.12% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17128     96.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17680                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          229                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   585.838428                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   324.002782                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   562.072789                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           28     12.23%     12.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           35     15.28%     27.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            9      3.93%     31.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255           16      6.99%     38.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            9      3.93%     42.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            7      3.06%     45.41% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447           10      4.37%     49.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511           10      4.37%     54.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575           16      6.99%     61.14% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            6      2.62%     63.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703           11      4.80%     68.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            3      1.31%     69.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            7      3.06%     72.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895           11      4.80%     77.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            4      1.75%     79.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            6      2.62%     82.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            2      0.87%     82.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            6      2.62%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            3      1.31%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            1      0.44%     87.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            1      0.44%     87.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            1      0.44%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            5      2.18%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            2      0.87%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            5      2.18%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            1      0.44%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            4      1.75%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            1      0.44%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            2      0.87%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            2      0.87%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            1      0.44%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2368-2431            3      1.31%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2624-2687            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          229                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          229                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.860262                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.826652                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.180114                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              2      0.87%      0.87% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              1      0.44%      1.31% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              2      0.87%      2.18% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              2      0.87%      3.06% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              1      0.44%      3.49% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            220     96.07%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          229                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3494365800                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            5761411350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                427996800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26126.29                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              43076.29                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      50.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       2.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   50.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.88                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 116978                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4555                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  4882532.93                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  81560668850                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    1849609800                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1691448850                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          8459942.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          9596361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          8689766.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3               8978256                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4          10043913.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          9652003.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          8940758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7               9208080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               5707104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               6473736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               5862144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               6056760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               6775656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5          6511272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               6031464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               6211800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         46826457.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         53176780.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2             48202752                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         49853107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         56206924.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         53923084.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6             49732800                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         51019737.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5769584.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        6363463.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5756313.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5865799.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        6200893.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5925519.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5627335.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5879070.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      6536358627.840001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0        2020984704                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1        2036380176                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      2023045842.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      2031296469.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      2045280274.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      2045162681.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      2035177594.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      2040461412.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       90261792000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       90248287200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       90259983984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       90252746592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       90240480096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5      90240583248.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       90249342096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7      90244707168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        98885898420.479996                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        98896636345.919998                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        98887899430.080002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        98891155611.839996                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        98901346386.240005                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        98898116436.480011                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        98891210676.479996                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        98893845896.640015                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.466568                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.473569                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.467873                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.469996                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.476639                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.474534                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.470032                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.471750                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              271687                       # Transaction distribution
system.membus.trans_dist::ReadResp             271687                       # Transaction distribution
system.membus.trans_dist::WriteReq                 81                       # Transaction distribution
system.membus.trans_dist::WriteResp                81                       # Transaction distribution
system.membus.trans_dist::Writeback             11670                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           344391                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          44054                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          304454                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           38                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41113                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1393                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1290063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1290649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1290649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     72841473                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72842645                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72842645                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    135843500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4479534000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        81000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        40500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    192555000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    172772664                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     22042459                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    152227000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq        27982                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     20930158                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     22984500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         1631                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp         8117                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           54                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           85                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq         1006                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          156                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         8375                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           94                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           91                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      2622995                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp     59296926                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        70992                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      2860997                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       246499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     64026000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        36997                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       765000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          3026                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        16583                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             5838480                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          124087926                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           123749                       # Total snoops (count)
system.membus.snoop_fanout::samples            712740                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  712740    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              712740                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              186500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 293                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           481216500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              588992                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4654786000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.5                       # Layer utilization (%)
system.membus.respLayer3.succeeded             577615                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             271474                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            271474                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            11670                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          277073                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         27381                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         304454                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1393                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1393                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9082                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8575                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8877                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8731                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8520                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8251                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8586                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         9001                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8588                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        45953                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        45060                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        41650                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        49719                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        13255                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         9239                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8477                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       291564                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         9226                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8187                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8999                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8737                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8560                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8318                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8533                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8854                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8650                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        45945                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        45298                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        41398                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        49149                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        13605                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         9374                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8718                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       291551                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9513                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8306                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8886                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8785                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8662                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8490                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8291                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8714                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8501                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        45971                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        45583                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        41744                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        49158                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        13476                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         9130                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8393                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       291603                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9121                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8595                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8972                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8714                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8457                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8317                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8323                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8860                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8578                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        46343                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        45256                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        41496                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        49538                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        13191                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         9095                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8738                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            2                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       291596                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1166314                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1195264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1115904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1154560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1140224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1113856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1075712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1123072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1178368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1120512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1156352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1146112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1044480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1154560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1189376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1204480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1105152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18217984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1211392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1065472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1169664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1139968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1115392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1085184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1114368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1157120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1127936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1128704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1119744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1083648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1161472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1230848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1226496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1139712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18277120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1247232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1082880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1152768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1145344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1128192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1106176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1085696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1138688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1109248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1120512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1145088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1081600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1137408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1199104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1193472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1099776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18173184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1198848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1120000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1163264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1136896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1105152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1084416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1088256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1156608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1121792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1148416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1118976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1080576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1144576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1172992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1191680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1140736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     18173185                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               72841473                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    379831600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2684904350                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    109696800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    387885800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     38330600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    425958350                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1908600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     13672600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          580                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           32                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           41                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            7                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq          104                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       806800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       154600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         1200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        32400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         7800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        11596                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq       141600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp         7600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          735                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          38                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             989800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            173796                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           34576000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18974                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           28809800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17133                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30864800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              18204                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           30428000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              17826                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           29880600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17441                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           28878600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17005                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           29970200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17233                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           31295600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              18090                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           30097000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17509                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy          135472200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              92483                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy         133480800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             90982                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy         122055600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             83470                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy         144236800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             99124                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          44739000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             27183                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          32612600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             18813                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          30255800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17521                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         781228617                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            144316                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         783058799                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            144303                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         780156742                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            144355                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         780092642                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            144348                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       271474                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       271474                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        11670                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       277073                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        27381                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       304454                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1393                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1393                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       291564                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       291551                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       291603                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       291596                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1166314                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18217984                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18277120                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18173184                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     18173185                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     72841473                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    217179200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1085896000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     46680000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    221658400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     21904800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    243563200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      1114400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      5572000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         2333                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         2522                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           20                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp      5229500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      4220500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        63600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  4875                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      9513600                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    127180800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       147248                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    127222400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       147248                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    127056000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       147248                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    127078500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       147248                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1335032000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          1.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       577322                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3482642                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3471612                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        11030                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                81                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               81                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            30371                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          344016                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         44172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         388188                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        11148                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        11148                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54979                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       416912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       367832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       434197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       398546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       443275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       413035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       464309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       362063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         5392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       419461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       339855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         6130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       426328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       353610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         6556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       415312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       329527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         7718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       433910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       450573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6521893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       916992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     23367052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       735640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       932608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     25243540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       797068                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       891136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     26232204                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       826036                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       752384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     22934668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       724108                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       690176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     21407900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       679680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       784640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     22563216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       707192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       839168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     20924552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       659004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       987904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     28389545                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       901096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              203887633                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1746932314                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  25505631455                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        81499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        40500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    987086882                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    178275794                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     22196227                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    152165860                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq      5587971                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     28245791                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    138477936                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       222533                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5099                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           56                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          486                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         7461                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         1004                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          116                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq         6822                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1543                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          484                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    488145604                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     62705298                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       412500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      4064489                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     39510576                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      8254999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1711999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      7655481                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      8877363                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      7847993                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       241660                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        5699                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          556921012                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          72265290                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         1382554                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3967115                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3967115    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3967115                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2969302478                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3967409                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         116613197                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              3582                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        7779892229                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.1                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            286950                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         184131038                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            183922                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         118557020                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              3643                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        7971575803                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             9.4                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            295061                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         199520961                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            199279                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        113363513                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             3481                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       8033754270                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            9.4                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           298771                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        206781917                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           206526                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         95744558                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2939                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       9492733434                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           11.2                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           337540                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        181249034                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           181036                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         87843131                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2696                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       8266918849                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            9.7                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           298993                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        170142503                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           169935                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         99834180                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             3065                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       8262805776                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            9.7                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           300255                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        177027048                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           176812                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy        106759614                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             3278                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy       8216131800                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            9.7                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           297040                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        164986019                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           164776                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy        125650593                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             3859                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy       7906786942                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            9.3                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           288269                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        225585864                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           225299                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         8509    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         8509                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         8509    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         8509                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         8509                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         8509    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         8509                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         8509                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         8509    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         8509                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         8509                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             8509    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         8509                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         8509                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            8509    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         8509                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    273177                       # number of replacements
system.l2.tags.tagsinuse                  8183.030099                       # Cycle average of tags in use
system.l2.tags.total_refs                      516946                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    273177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.892348                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      327.123651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.375388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    25.310004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   954.279386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.375838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    11.930680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1004.306369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.607017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    10.521252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1056.406322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.896415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    12.271350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   956.393308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     0.061231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     7.799877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   881.427247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.769555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    17.412323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   919.846597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     0.327182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst     9.591797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   815.435531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     5.211358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    22.421321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data  1138.929098                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.039932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.003090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.116489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.122596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.128956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.116747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.107596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.112286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.001171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.099540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.002737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.139029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998905                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2851                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          617                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002197                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.989380                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20954876                       # Number of tag accesses
system.l2.tags.data_accesses                 20954876                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       183886                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         2459                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        54134                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       199242                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         2921                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        58752                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       206476                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         2719                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        60735                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       180998                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         2192                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        52744                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       169899                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         2022                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        49439                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       176767                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2070                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        52562                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       164724                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         2520                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        48586                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       225236                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         2990                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        65199                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1969303                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            30371                       # number of Writeback hits
system.l2.Writeback_hits::total                 30371                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data           38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  295                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                118                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          346                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          246                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          345                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2197                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       183886                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          2459                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         54387                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       199242                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          2921                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         59072                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       206476                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          2719                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         61081                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       180998                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          2192                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         52970                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       169899                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          2022                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         49643                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       176767                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2070                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         52819                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       164724                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          2520                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         48832                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       225236                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          2990                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         65544                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1971500                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       183886                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         2459                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        54387                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       199242                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         2921                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        59072                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       206476                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         2719                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        61081                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       180998                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         2192                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        52970                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       169899                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         2022                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        49643                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       176767                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2070                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        52819                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       164724                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         2520                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        48832                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       225236                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         2990                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        65544                       # number of overall hits
system.l2.overall_hits::total                 1971500                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           24                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst         1123                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        32858                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          722                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        35237                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           33                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          762                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        36678                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           29                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          747                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        32767                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          674                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        30707                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           31                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          995                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        31507                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           27                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          758                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        29350                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           38                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          869                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        40448                       # number of ReadReq misses
system.l2.ReadReq_misses::total                276430                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        35222                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        36866                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        38221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        33809                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        33652                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        34595                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data        33314                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data        30724                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             276403                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         3362                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         3548                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         3723                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         3305                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         3117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         3272                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data         3136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data         3918                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            27381                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          298                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          224                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2063                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           24                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst         1123                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        33128                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          722                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        35535                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           33                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          762                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        36974                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           29                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          747                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        33011                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          674                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        30904                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           31                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          995                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        31731                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           27                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          758                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        29580                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           38                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          869                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        40752                       # number of demand (read+write) misses
system.l2.demand_misses::total                 278493                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           24                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst         1123                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        33128                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          722                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        35535                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           33                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          762                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        36974                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           29                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          747                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        33011                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          674                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        30904                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           31                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          995                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        31731                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           27                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          758                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        29580                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           38                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          869                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        40752                       # number of overall misses
system.l2.overall_misses::total                278493                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      2801000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    133417500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   4143704485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3111500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     84112000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   4438553987                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      3746000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     88627500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   4622418484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      3544000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     87392500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   4133104487                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      2546500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     77791500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   3872141972                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      3786000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst    119473000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   3972446489                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      3330500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     89160000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   3701902478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      4515000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst    103338500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   5100382485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34795347867                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      3018498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      4245494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      3749999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      2745500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      1843494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      2513998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      2262998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data      4732999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     25112980                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       523500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       785500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       524000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      1118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       261500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       522500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data       785500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       523500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5044000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     28461998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     30970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     31973499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     26227498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     23212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     24974500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     26941500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     33735499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     226496994                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      2801000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    133417500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   4172166483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     84112000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   4469523987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      3746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     88627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   4654391983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      3544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     87392500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   4159331985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      2546500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     77791500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   3895354472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      3786000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst    119473000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   3997420989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      3330500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     89160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   3728843978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      4515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst    103338500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   5134117984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35021844861                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      2801000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    133417500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   4172166483                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3111500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     84112000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   4469523987                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      3746000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     88627500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   4654391983                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      3544000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     87392500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   4159331985                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      2546500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     77791500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   3895354472                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      3786000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst    119473000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   3997420989                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      3330500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     89160000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   3728843978                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      4515000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst    103338500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   5134117984                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35021844861                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       183910                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         3582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        86992                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       199267                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         3643                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        93989                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       206509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         3481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        97413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       181027                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        85511                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       169920                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        80146                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       176798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         3065                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        84069                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       164751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         3278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        77936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       225274                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         3859                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data       105647                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2245733                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        30371                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             30371                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        35271                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        36916                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        38260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        33832                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        33677                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        34624                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data        33352                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data        30766                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           276698                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         3379                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         3576                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         3740                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         3314                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         3128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         3276                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data         3150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data         3936                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          27499                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4260                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       183910                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         3582                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        87515                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       199267                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         3643                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        94607                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       206509                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         3481                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        98055                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       181027                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2939                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        85981                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       169920                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2696                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        80547                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       176798                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         3065                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        84550                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       164751                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         3278                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        78412                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       225274                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         3859                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data       106296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2249993                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       183910                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         3582                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        87515                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       199267                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         3643                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        94607                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       206509                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         3481                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        98055                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       181027                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2939                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        85981                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       169920                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2696                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        80547                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       176798                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         3065                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        84550                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       164751                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         3278                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        78412                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       225274                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         3859                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data       106296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2249993                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.313512                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.377713                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000125                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.198188                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.374906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000160                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.218903                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.376521                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000160                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.254168                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.383190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.383138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000175                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.324633                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.374775                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000164                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.231239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.376591                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000169                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.225188                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.382860                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.123091                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.998611                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.998646                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.998981                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999320                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.999258                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.999162                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.998861                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.998635                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998934                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.994969                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.992170                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.995455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.997284                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.996483                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.998779                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.995556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.995427                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.995709                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.516252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.482201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.461059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.519149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.491272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.465696                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.483193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.468413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.484272                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000130                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.313512                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.378541                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000125                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.198188                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.375606                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000160                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.218903                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.377074                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000160                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.254168                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.383934                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000124                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.383677                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000175                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.324633                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.375293                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000164                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.231239                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.377238                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000169                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.225188                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.383382                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123775                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000130                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.313512                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.378541                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000125                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.198188                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.375606                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000160                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.218903                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.377074                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000160                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.254168                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.383934                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000124                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.383677                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000175                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.324633                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.375293                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000164                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.231239                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.377238                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000169                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.225188                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.383382                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123775                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 116708.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 118804.541407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 126109.455384                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker       124460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 116498.614958                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 125962.879558                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 113515.151515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 116309.055118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 126027.004853                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 122206.896552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 116991.298527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 126136.188452                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 121261.904762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 115417.655786                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 126099.650633                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 122129.032258                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 120073.366834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 126081.394262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 123351.851852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 117625.329815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 126129.556320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 118815.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 118916.570771                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 126097.272671                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 125873.992935                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data    85.699222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   115.160148                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data    98.113576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data    81.206188                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data    54.781113                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data    72.669403                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data    67.929339                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data   154.048919                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    90.856394                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   155.710886                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   221.392334                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   140.746710                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   338.275340                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data    83.894771                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   159.688264                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data   250.478316                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data   133.614089                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   184.215332                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 105414.807407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 103926.174497                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 108018.577703                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 107489.745902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 117829.949239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 111493.303571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 117136.956522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 110972.036184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109790.108580                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 116708.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 118804.541407                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 125940.789755                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker       124460                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 116498.614958                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 125778.077585                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 113515.151515                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 116309.055118                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 125882.836128                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 122206.896552                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 116991.298527                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 125998.363727                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 121261.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 115417.655786                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 126046.934766                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 122129.032258                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 120073.366834                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 125978.411932                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 123351.851852                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 117625.329815                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 126059.634145                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 118815.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 118916.570771                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 125984.442089                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125754.847917                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 116708.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 118804.541407                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 125940.789755                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker       124460                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 116498.614958                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 125778.077585                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 113515.151515                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 116309.055118                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 125882.836128                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 122206.896552                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 116991.298527                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 125998.363727                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 121261.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 115417.655786                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 126046.934766                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 122129.032258                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 120073.366834                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 125978.411932                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 123351.851852                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 117625.329815                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 126059.634145                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 118815.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 118916.570771                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 125984.442089                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125754.847917                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11670                       # number of writebacks
system.l2.writebacks::total                     11670                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          380                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data          211                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          293                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          114                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          452                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          185                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          446                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          220                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          431                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          203                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          433                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          180                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          443                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data          209                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          439                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data          184                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               4956                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          380                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data          211                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          185                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          446                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          431                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          433                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data          209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          439                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data          184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4956                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          380                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data          211                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          185                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          446                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          431                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          433                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data          209                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          439                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data          184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4956                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          743                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        32647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          429                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        35123                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          310                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        36493                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          301                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        32547                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        30504                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          562                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        31327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          315                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        29141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          430                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        40264                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           271474                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        35222                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        36866                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        38221                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        33809                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        33652                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        34595                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data        33314                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data        30724                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        276403                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         3362                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         3548                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         3723                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         3305                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         3117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         3272                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data         3136                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data         3918                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        27381                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          298                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          224                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2063                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        32917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        35421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        36789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        32791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        30701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        31551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        29371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        40568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            273537                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        32917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        35421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        36789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        32791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        30701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        31551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        29371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        40568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           273537                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker       888000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     86175000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   3761315485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       793500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     50085000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   4040683487                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      1836500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     35725500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   4200673484                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      1656000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     34834500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   3750602988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker       423000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     27939500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   3514365972                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1828500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     65129500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   3607742490                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      1134500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     36490000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   3357851478                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      2378500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     50136500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   4637588485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31268277869                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1925076305                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   2014868058                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   2089231427                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1847968128                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   1839499928                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1891632394                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data   1820986976                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data   1679365915                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  15108629131                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    183889459                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    194027480                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    203456970                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    180700474                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    170430970                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    178874473                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data    171430973                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data    214123469                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1496934268                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     25491998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     27692000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     28717499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     23543498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     21045500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     22510500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     24411500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     30391499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    203803994                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker       888000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     86175000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   3786807483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       793500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     50085000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   4068375487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      1836500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     35725500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   4229390983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      1656000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     34834500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   3774146486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker       423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     27939500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   3535411472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1828500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     65129500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   3630252990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      1134500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     36490000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   3382262978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      2378500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     50136500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   4667979984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31472081863                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker       888000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     86175000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   3786807483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       793500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     50085000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   4068375487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      1836500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     35725500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   4229390983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      1656000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     34834500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   3774146486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker       423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     27939500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   3535411472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1828500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     65129500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   3630252990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      1134500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     36490000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   3382262978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      2378500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     50136500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   4667979984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31472081863                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       554500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       595500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       539000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       541500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       627000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       575500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       513000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       686500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      4632500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       200499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       180000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       250500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1630999                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       754500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       795500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       739000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       741999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       827000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       775500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       693000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       937000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      6263499                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.207426                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.375287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000035                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.117760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.373693                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.089055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.374621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.102416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.380618                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000018                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.090134                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.380605                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.183361                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.372634                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.096095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.373909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000093                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.111428                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.381118                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.120884                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.998611                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.998646                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.998981                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999320                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.999258                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.999162                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.998861                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.998635                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998934                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.994969                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.992170                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.995455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.997284                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.996483                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.998779                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.995556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.995427                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.995709                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.516252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.482201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.461059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.519149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.491272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.465696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.483193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.468413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.484272                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.207426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.376130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.117760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.374401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.089055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.375187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.102416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.381375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.090134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.381156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.183361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.373164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.096095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.374573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.111428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.381651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.121572                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.207426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.376130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.117760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.374401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.089055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.375187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.102416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.381375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.090134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.381156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.183361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.373164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.096095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.374573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.111428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.381651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.121572                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       111000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 115982.503365                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 115211.672895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 113357.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 116748.251748                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 115043.802836                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 114781.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 115243.548387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 115109.020470                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 118285.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 115729.235880                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 115236.519126                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       141000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 114977.366255                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 115210.004327                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 114281.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 115888.790036                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 115163.995595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker       113450                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 115841.269841                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 115227.736797                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 113261.904762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 116596.511628                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 115179.527245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 115179.641030                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54655.508063                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54653.828948                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54661.872452                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54659.059067                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54662.425056                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54679.358115                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54661.312841                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54659.742058                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54661.596043                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54696.448245                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54686.437430                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54648.662369                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54674.878669                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54677.885788                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54668.237469                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54665.488839                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54651.217203                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54670.547752                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 94414.807407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 92926.174497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 97018.577703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 96489.745902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 106829.949239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 100493.303571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 106136.956522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 99972.036184                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98790.108580                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       111000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 115982.503365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 115041.087675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 113357.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 116748.251748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 114857.725276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 114781.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 115243.548387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 114963.466879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 118285.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 115729.235880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 115097.023147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       141000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 114977.366255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 115156.231784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 114281.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 115888.790036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 115059.839308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker       113450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 115841.269841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 115156.548228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 113261.904762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 116596.511628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 115065.568527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115056.032138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       111000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 115982.503365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 115041.087675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 113357.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 116748.251748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 114857.725276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 114781.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 115243.548387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 114963.466879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 118285.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 115729.235880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 115097.023147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       141000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 114977.366255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 115156.231784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 114281.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 115888.790036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 115059.839308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker       113450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 115841.269841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 115156.548228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 113261.904762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 116596.511628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 115065.568527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 115056.032138                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       3026                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              54                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples        68232                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        68232    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         68232                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2932                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2932    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2932                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     205260312.610177                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    70623127.455460                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07           46      0.54%      0.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08         1189     13.97%     14.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08         2473     29.06%     43.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         3657     42.98%     86.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08         1020     11.99%     98.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08           62      0.73%     99.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08           22      0.26%     99.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            6      0.07%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08            8      0.09%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            4      0.05%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            2      0.02%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            1      0.01%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            7      0.08%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            7      0.08%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            4      0.05%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        205254097.918849      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17467392                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         8509                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    8818145.493007                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   19935423.008869                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         6410     75.33%     75.33% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1646     19.34%     94.68% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.68% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          288      3.38%     98.06% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           63      0.74%     98.80% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.80% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           45      0.53%     99.33% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           23      0.27%     99.60% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.60% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           18      0.21%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08           12      0.14%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            3      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           8509                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       8819982.047984      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 750592                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           68232                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96332.055341                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95815.951557                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      12752.807816                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           97      0.14%      0.14% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        65987     96.71%     96.85% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071          924      1.35%     98.21% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          599      0.88%     99.08% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          355      0.52%     99.60% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          180      0.26%     99.87% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           30      0.04%     99.91% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911           24      0.04%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           22      0.03%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447           10      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             68232                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               68232                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           1247498.871497                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1078142.811124                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   67      0.10%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                3      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               4      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               6      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               3      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               1      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               6      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               2      0.00%      0.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               6      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               4      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               7      0.01%      0.16% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               5      0.01%      0.17% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               4      0.01%      0.17% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               1      0.00%      0.17% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               7      0.01%      0.18% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000              10      0.01%      0.20% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               5      0.01%      0.21% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               4      0.01%      0.21% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              4      0.01%      0.22% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             68083     99.78%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          19729000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 68232                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2932                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         29034386.084584                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        39715796.449475                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2932    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       435665000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2932                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 71164                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             1196101.160699                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1043104.665927                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     67      0.09%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  3      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 4      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 7      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 3      0.00%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 1      0.00%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 7      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 3      0.00%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 7      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 5      0.01%      0.15% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 7      0.01%      0.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 5      0.01%      0.17% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 5      0.01%      0.17% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 2      0.00%      0.18% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 8      0.01%      0.19% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                10      0.01%      0.20% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 5      0.01%      0.21% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 4      0.01%      0.21% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                4      0.01%      0.22% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               71007     99.78%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            19729000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   71164                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         8509                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.077917                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.268496                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             7847     92.22%     92.22% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              661      7.77%     99.99% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                1      0.01%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         8509                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         8509                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            8509    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         8509                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              8509                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             8.017981                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.765184                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                   178      2.09%      2.09% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                  3522     41.39%     43.48% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                 4252     49.97%     93.45% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                 495      5.82%     99.27% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                  25      0.29%     99.57% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                  11      0.13%     99.69% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                   5      0.06%     99.75% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                   2      0.02%     99.78% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                   9      0.11%     99.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                   9      0.11%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                8509                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             8509                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.344459                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.778727                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   6410     75.33%     75.33% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1646     19.34%     94.68% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    288      3.38%     98.06% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     63      0.74%     98.80% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     45      0.53%     99.33% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     23      0.27%     99.60% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     18      0.21%     99.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     12      0.14%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      3      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               8509                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        68450                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        68450    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         68450                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2945                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2945    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2945                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     205910165.706899                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    70720541.130452                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07           39      0.46%      0.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08         1185     13.93%     14.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08         2456     28.86%     43.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08         3660     43.01%     86.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08         1034     12.15%     98.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08           77      0.90%     99.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08           18      0.21%     99.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            8      0.09%     99.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08            7      0.08%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            3      0.04%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            2      0.02%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            6      0.07%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08           10      0.12%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            3      0.04%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        205909881.031557      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17523200                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         8509                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    8860265.601128                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   20051643.173531                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         6406     75.28%     75.28% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1645     19.33%     94.62% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.62% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          283      3.33%     97.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           80      0.94%     98.88% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.88% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           42      0.49%     99.38% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           20      0.24%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           13      0.15%     99.76% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08           13      0.15%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            6      0.07%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           8509                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       8859088.380393      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 753920                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           68450                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96318.290723                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95817.413526                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      12509.352425                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           93      0.14%      0.14% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        66204     96.72%     96.85% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071          891      1.30%     98.16% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          678      0.99%     99.15% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          335      0.49%     99.64% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          168      0.25%     99.88% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           31      0.05%     99.93% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911           13      0.02%     99.95% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           19      0.03%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447           13      0.02%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            4      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             68450                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               68450                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           1243525.288532                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1078782.836657                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   65      0.09%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                1      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               6      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               4      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               2      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               3      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               6      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               3      0.00%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               4      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               4      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               1      0.00%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               3      0.00%      0.15% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               5      0.01%      0.16% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               4      0.01%      0.16% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               1      0.00%      0.16% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               4      0.01%      0.17% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               6      0.01%      0.18% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               4      0.01%      0.18% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               6      0.01%      0.19% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              2      0.00%      0.20% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             68316     99.80%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          18435000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 68450                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2945                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         28907404.414261                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        41006236.513741                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2945    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       522895000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2945                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 71395                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             1192230.632397                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1041955.751889                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     65      0.09%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  1      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 6      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 4      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 2      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 3      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 6      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 3      0.00%      0.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 4      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 4      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 1      0.00%      0.14% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 3      0.00%      0.14% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 5      0.01%      0.15% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 4      0.01%      0.16% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 1      0.00%      0.16% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 4      0.01%      0.16% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 9      0.01%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 4      0.01%      0.18% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 6      0.01%      0.19% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                3      0.00%      0.19% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               71257     99.81%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            18435000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   71395                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         8509                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.077447                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.267755                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             7851     92.27%     92.27% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              657      7.72%     99.99% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                1      0.01%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         8509                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         8509                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            8509    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         8509                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              8509                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             8.043366                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.763159                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                   163      1.92%      1.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                  3527     41.45%     43.37% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                 4241     49.84%     93.21% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                 523      6.15%     99.35% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                  17      0.20%     99.55% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                  14      0.16%     99.72% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                   2      0.02%     99.74% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                   2      0.02%     99.76% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                  10      0.12%     99.88% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39                   9      0.11%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                8509                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             8509                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.346104                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.783267                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   6406     75.28%     75.28% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1645     19.33%     94.62% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    283      3.33%     97.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     80      0.94%     98.88% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     42      0.49%     99.38% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     20      0.24%     99.61% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     13      0.15%     99.76% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     13      0.15%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      6      0.07%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               8509                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        68096                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        68096    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         68096                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2893                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2893    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2893                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     204839111.528969                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    70564604.155513                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07           46      0.54%      0.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08         1185     13.93%     14.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08         2510     29.50%     43.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08         3669     43.12%     87.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08          957     11.25%     98.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08           80      0.94%     99.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08           23      0.27%     99.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            5      0.06%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08            7      0.08%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08            6      0.07%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            1      0.01%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            8      0.09%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            8      0.09%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            3      0.04%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        204844985.518260      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17432576                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         8509                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    8700810.906099                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   19771867.091990                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         6423     75.48%     75.48% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1643     19.31%     94.79% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.79% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          281      3.30%     98.10% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           68      0.80%     98.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           43      0.51%     99.40% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           25      0.29%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08            9      0.11%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            8      0.09%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            7      0.08%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           8509                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       8702663.050757      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 740608                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           68096                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96266.059680                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95770.385173                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      12386.892575                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535          102      0.15%      0.15% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        65913     96.79%     96.94% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071          891      1.31%     98.25% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          573      0.84%     99.09% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          371      0.54%     99.64% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          167      0.25%     99.88% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           30      0.04%     99.93% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911           21      0.03%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           17      0.02%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            8      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             68096                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               68096                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           1249725.490484                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1083655.828163                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   61      0.09%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                2      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               1      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               3      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               1      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               5      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               4      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               2      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               3      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               3      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               8      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               6      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               4      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               6      0.01%      0.16% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               2      0.00%      0.16% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               7      0.01%      0.17% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000              10      0.01%      0.19% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               6      0.01%      0.20% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               4      0.01%      0.20% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              6      0.01%      0.21% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67952     99.79%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          16557000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 68096                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2893                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         29427578.292430                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        40687102.991422                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2893    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       413759000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2893                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70989                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             1198795.686656                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1046476.793137                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     61      0.09%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  2      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 1      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 3      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 1      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 5      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 4      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 2      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 4      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 3      0.00%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 8      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 6      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 4      0.01%      0.15% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 7      0.01%      0.16% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 4      0.01%      0.16% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 7      0.01%      0.17% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                10      0.01%      0.19% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 6      0.01%      0.19% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 4      0.01%      0.20% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                6      0.01%      0.21% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70841     99.79%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            16557000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70989                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         8509                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.076625                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.266452                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             7858     92.35%     92.35% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              650      7.64%     99.99% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                1      0.01%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         8509                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         8509                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            8509    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         8509                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              8509                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             8.001528                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.759754                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                   186      2.19%      2.19% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                  3579     42.06%     44.25% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                 4176     49.08%     93.32% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                 505      5.93%     99.26% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                  26      0.31%     99.57% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                  10      0.12%     99.68% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                   6      0.07%     99.75% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                   1      0.01%     99.76% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                  10      0.12%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39                   9      0.11%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                8509                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             8509                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.339875                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.772339                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   6423     75.48%     75.48% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1643     19.31%     94.79% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    281      3.30%     98.10% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     68      0.80%     98.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     43      0.51%     99.40% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     25      0.29%     99.69% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      9      0.11%     99.80% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      8      0.09%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      7      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               8509                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        68089                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        68089    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         68089                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2901                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.912099                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.511131                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     4.734415                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.03%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2900     99.97%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2901                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     204836102.949818                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    70519289.599312                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07           51      0.60%      0.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08         1207     14.18%     14.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08         2484     29.19%     43.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08         3627     42.63%     86.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08         1010     11.87%     98.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08           75      0.88%     99.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08           16      0.19%     99.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            9      0.11%     99.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08            5      0.06%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            3      0.04%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            2      0.02%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            1      0.01%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            7      0.08%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            8      0.09%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            3      0.04%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        204823928.262347      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17430784                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         8509                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    8721870.960160                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   19943004.530195                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         6427     75.53%     75.53% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1645     19.33%     94.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          271      3.18%     98.05% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           69      0.81%     98.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           38      0.45%     99.31% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           26      0.31%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08           18      0.21%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            9      0.11%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            3      0.04%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            2      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           8509                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       8723732.057370      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 742401                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           68089                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96224.658902                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95761.759186                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      11865.349542                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           93      0.14%      0.14% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        65889     96.77%     96.91% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071          935      1.37%     98.28% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          608      0.89%     99.17% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          343      0.50%     99.68% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          153      0.22%     99.90% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           31      0.05%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911           13      0.02%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           12      0.02%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            8      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            4      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             68089                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon3.ittReadRead::samples               68089                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           1250222.150421                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1088883.323041                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   69      0.10%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                4      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               2      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               3      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               3      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               3      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               4      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               7      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               4      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               3      0.00%      0.15% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               6      0.01%      0.16% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               2      0.00%      0.16% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               4      0.01%      0.17% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               7      0.01%      0.18% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               1      0.00%      0.18% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               8      0.01%      0.19% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               6      0.01%      0.20% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               4      0.01%      0.21% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               5      0.01%      0.21% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              6      0.01%      0.22% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67938     99.78%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          27019000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 68089                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2901                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         29335162.702516                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        39594299.998573                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2901    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       332749000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2901                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70990                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             1198778.799831                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1048242.522079                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     69      0.10%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  4      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 2      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 4      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 4      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 3      0.00%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 5      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 7      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 4      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 3      0.00%      0.15% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 6      0.01%      0.16% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 2      0.00%      0.16% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 5      0.01%      0.17% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 7      0.01%      0.18% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 1      0.00%      0.18% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 8      0.01%      0.19% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 6      0.01%      0.20% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 5      0.01%      0.20% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 5      0.01%      0.21% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                7      0.01%      0.22% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70833     99.78%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            12991000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70990                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         8509                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.078153                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.268427                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             7844     92.18%     92.18% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              665      7.82%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         8509                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         8509                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            8509    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         8509                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              8509                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             8.001410                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.759775                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                   194      2.28%      2.28% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                  3553     41.76%     44.04% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                 4174     49.05%     93.09% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                 533      6.26%     99.35% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                  21      0.25%     99.60% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                   9      0.11%     99.71% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                   4      0.05%     99.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                   2      0.02%     99.78% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                  10      0.12%     99.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39                   8      0.09%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                8509                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             8509                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.340698                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.779024                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   6427     75.53%     75.53% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1645     19.33%     94.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    271      3.18%     98.05% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     69      0.81%     98.86% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     38      0.45%     99.31% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     26      0.31%     99.61% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     18      0.21%     99.82% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      9      0.11%     99.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      3      0.04%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      2      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               8509                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       312625                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       312625    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         312625                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        11671                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.978151                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.878397                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.360403                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        11670     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         11671                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      820845692.795863                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     790225032.050798                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     247858322.550743                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08           21      0.25%      0.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08          566      6.65%      6.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08         3543     41.64%     48.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         3551     41.73%     90.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09          744      8.74%     99.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09           33      0.39%     99.40% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09           10      0.12%     99.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09           12      0.14%     99.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09            4      0.05%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            3      0.04%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            1      0.01%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            1      0.01%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            6      0.07%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09           11      0.13%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            2      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             8509                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         820832892.731013      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69853952                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          8509                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     35101092.960395                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    61158440.330636                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         7451     87.57%     87.57% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          800      9.40%     96.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           61      0.72%     97.68% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           48      0.56%     98.25% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           43      0.51%     98.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           34      0.40%     99.15% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           36      0.42%     99.58% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           20      0.24%     99.81% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           12      0.14%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            3      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            8509                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        35105465.536505      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2987521                       # Number of bytes written
system.Hmon.readLatencyHist::samples           272867                       # Read request-response latency
system.Hmon.readLatencyHist::mean        105194.123877                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       104709.931164                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       12632.866059                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          383      0.14%      0.14% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          169      0.06%      0.20% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       266588     97.70%     97.90% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         2605      0.95%     98.86% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1975      0.72%     99.58% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          234      0.09%     99.67% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          697      0.26%     99.92% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           84      0.03%     99.95% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           65      0.02%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           49      0.02%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215           11      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             272867                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               312625                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            272215.294682                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           360472.591700                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                29      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  3477      1.11%      1.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              3524      1.13%      2.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             2703      0.86%      3.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             3934      1.26%      4.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             3008      0.96%      5.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             3147      1.01%      6.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             2947      0.94%      7.28% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             3227      1.03%      8.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             2662      0.85%      9.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             2791      0.89%     10.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             2585      0.83%     10.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             2574      0.82%     11.71% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             2827      0.90%     12.61% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             2554      0.82%     13.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             3095      0.99%     14.42% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             2639      0.84%     15.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             2964      0.95%     16.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             3150      1.01%     17.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             3078      0.98%     18.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            2570      0.82%     19.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             253140     80.97%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            9038000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 312625                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              11671                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          7291689.401080                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         10059732.003047                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             61      0.52%      0.52% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             18      0.15%      0.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             14      0.12%      0.80% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              9      0.08%      0.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             13      0.11%      0.99% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             11      0.09%      1.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              7      0.06%      1.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              8      0.07%      1.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             15      0.13%      1.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              9      0.08%      1.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             14      0.12%      1.53% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             10      0.09%      1.62% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             23      0.20%      1.82% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             20      0.17%      1.99% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              9      0.08%      2.06% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             17      0.15%      2.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             8      0.07%      2.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            11405     97.72%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        119848000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                11671                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 324296                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              262418.614476                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             355956.986261                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  30      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    3605      1.11%      1.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                3635      1.12%      2.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               2811      0.87%      3.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               4506      1.39%      4.50% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               3268      1.01%      5.51% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               3387      1.04%      6.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               3184      0.98%      7.53% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               3740      1.15%      8.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               3121      0.96%      9.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               3000      0.93%     10.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               2886      0.89%     11.46% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               2915      0.90%     12.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               3007      0.93%     13.29% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               3196      0.99%     14.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               6521      2.01%     16.29% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               2811      0.87%     17.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               3078      0.95%     18.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               3330      1.03%     19.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               3190      0.98%     20.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              2866      0.88%     21.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               256209     79.00%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9038000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   324296                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         8509                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.339640                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.537984                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              5874     69.03%     69.03% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2389     28.08%     97.11% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               243      2.86%     99.96% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 1      0.01%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 1      0.01%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 1      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          8509                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         8509                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             8509    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         8509                       # Outstanding write transactions
system.Hmon.readTransHist::samples               8509                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             36.736279                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            35.546529                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             9.948021                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                    69      0.81%      0.81% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                 2104     24.73%     25.54% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                 5652     66.42%     91.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                  628      7.38%     99.34% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                   19      0.22%     99.57% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                   12      0.14%     99.71% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                   4      0.05%     99.75% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                  1      0.01%     99.76% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                 12      0.14%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                  7      0.08%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 8509                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              8509                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.371136                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.389002                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                  6029     70.85%     70.85% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1944     22.85%     93.70% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   278      3.27%     96.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    61      0.72%     97.68% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    30      0.35%     98.04% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  33      0.39%     98.43% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  28      0.33%     98.75% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  34      0.40%     99.15% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                  23      0.27%     99.42% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                  27      0.32%     99.74% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                  10      0.12%     99.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   8      0.09%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   2      0.02%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                8509                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    14008693                       # DTB read hits
system.cpu0.dtb.read_misses                     92052                       # DTB read misses
system.cpu0.dtb.write_hits                     852059                       # DTB write hits
system.cpu0.dtb.write_misses                       82                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                14100745                       # DTB read accesses
system.cpu0.dtb.write_accesses                 852141                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         14860752                       # DTB hits
system.cpu0.dtb.misses                          92134                       # DTB misses
system.cpu0.dtb.accesses                     14952886                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    53347683                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                53347683                       # ITB inst accesses
system.cpu0.itb.hits                         53347683                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     53347683                       # DTB accesses
system.cpu0.numCycles                       169668161                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   52193978                       # Number of instructions committed
system.cpu0.committedOps                     52428621                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             39973044                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      84896                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      8408117                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    39973044                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           50415081                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          26814971                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           199312836                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           36554873                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     14866282                       # number of memory refs
system.cpu0.num_load_insts                   14009508                       # Number of load instructions
system.cpu0.num_store_insts                    856774                       # Number of store instructions
system.cpu0.num_idle_cycles              540275.196561                       # Number of idle cycles
system.cpu0.num_busy_cycles              169127885.803439                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.996816                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.003184                       # Percentage of idle cycles
system.cpu0.Branches                         10561360                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 37567972     71.65%     71.65% # Class of executed instruction
system.cpu0.op_class::IntMult                     382      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                28      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     71.65% # Class of executed instruction
system.cpu0.op_class::MemRead                14009508     26.72%     98.37% # Class of executed instruction
system.cpu0.op_class::MemWrite                 856774      1.63%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52434664                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             3582                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53582671                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3582                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         14958.869626                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        106698948                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       106698948                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     53344101                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53344101                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     53344101                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53344101                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     53344101                       # number of overall hits
system.cpu0.icache.overall_hits::total       53344101                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         3582                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3582                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         3582                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3582                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         3582                       # number of overall misses
system.cpu0.icache.overall_misses::total         3582                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    173833197                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    173833197                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    173833197                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    173833197                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    173833197                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    173833197                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     53347683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53347683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     53347683                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53347683                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     53347683                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53347683                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000067                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000067                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 48529.647404                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48529.647404                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 48529.647404                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48529.647404                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 48529.647404                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48529.647404                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         3582                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3582                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         3582                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3582                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         3582                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3582                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    166272803                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    166272803                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    166272803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    166272803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    166272803                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    166272803                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 46418.984645                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46418.984645                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 46418.984645                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46418.984645                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 46418.984645                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46418.984645                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               300                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements            89302                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          252.667650                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14644217                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            89302                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           163.985319                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   252.667650                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.986983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29959040                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29959040                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     13763925                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13763925                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       792648                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        792648                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          169                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          169                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        14223                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        14223                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         2640                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2640                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     14556573                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14556573                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     14556742                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14556742                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       223431                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       223431                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        49826                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        49826                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          109                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          109                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         6811                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6811                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         6869                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6869                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       273257                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        273257                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       273366                       # number of overall misses
system.cpu0.dcache.overall_misses::total       273366                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   9918303376                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9918303376                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   2573165291                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2573165291                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    303065375                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    303065375                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    247894495                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    247894495                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      8687500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      8687500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  12491468667                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12491468667                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  12491468667                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12491468667                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     13987356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     13987356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       842474                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       842474                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          278                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          278                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        21034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21034                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         9509                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9509                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     14829830                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     14829830                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     14830108                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     14830108                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.015974                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015974                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.059142                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059142                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.392086                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.392086                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.323809                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.323809                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.722368                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.722368                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.018426                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018426                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.018433                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018433                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 44390.900887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44390.900887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 51643.023542                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51643.023542                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 44496.457936                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44496.457936                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 36088.876838                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 36088.876838                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 45713.261388                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45713.261388                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 45695.034009                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45695.034009                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3762                       # number of writebacks
system.cpu0.dcache.writebacks::total             3762                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           93                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       223431                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       223431                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        49826                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49826                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          109                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          109                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         6718                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6718                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         6831                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6831                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       273257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       273257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       273366                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       273366                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   9417619248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9417619248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   2472877701                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2472877701                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      3809001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3809001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    282737624                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    282737624                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    237015505                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    237015505                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      5899500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      5899500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  11890496949                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11890496949                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  11894305950                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11894305950                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       898477                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       898477                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       343000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       343000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1241477                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1241477                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.015974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.059142                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.059142                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.392086                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.392086                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.319388                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.319388                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.718372                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.718372                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.018426                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.018426                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.018433                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.018433                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 42150.011628                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42150.011628                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 49630.267350                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49630.267350                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 34944.963303                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 34944.963303                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 42086.576957                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42086.576957                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 34697.043625                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34697.043625                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 43513.970178                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43513.970178                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 43510.553434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43510.553434                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             23244                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    13933201                       # DTB read hits
system.cpu1.dtb.read_misses                     99726                       # DTB read misses
system.cpu1.dtb.write_hits                     896894                       # DTB write hits
system.cpu1.dtb.write_misses                       86                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                14032927                       # DTB read accesses
system.cpu1.dtb.write_accesses                 896980                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         14830095                       # DTB hits
system.cpu1.dtb.misses                          99812                       # DTB misses
system.cpu1.dtb.accesses                     14929907                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    53020160                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                53020160                       # ITB inst accesses
system.cpu1.itb.hits                         53020160                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     53020160                       # DTB accesses
system.cpu1.numCycles                       170131286                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   51783358                       # Number of instructions committed
system.cpu1.committedOps                     52019899                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             39749334                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      84966                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      8290291                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    39749334                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           50359392                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          26739593                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           197859251                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           36108041                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     14835723                       # number of memory refs
system.cpu1.num_load_insts                   13933867                       # Number of load instructions
system.cpu1.num_store_insts                    901856                       # Number of store instructions
system.cpu1.num_idle_cycles              81971.683150                       # Number of idle cycles
system.cpu1.num_busy_cycles              170049314.316850                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999518                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000482                       # Percentage of idle cycles
system.cpu1.Branches                         10413798                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 37189933     71.48%     71.48% # Class of executed instruction
system.cpu1.op_class::IntMult                     361      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     71.48% # Class of executed instruction
system.cpu1.op_class::MemRead                13933867     26.78%     98.27% # Class of executed instruction
system.cpu1.op_class::MemWrite                 901856      1.73%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  52026019                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      34                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             3643                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53233836                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3643                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         14612.636838                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        106043963                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       106043963                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     53016517                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53016517                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     53016517                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53016517                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     53016517                       # number of overall hits
system.cpu1.icache.overall_hits::total       53016517                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         3643                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3643                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         3643                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3643                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         3643                       # number of overall misses
system.cpu1.icache.overall_misses::total         3643                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    129589020                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    129589020                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    129589020                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    129589020                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    129589020                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    129589020                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     53020160                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53020160                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     53020160                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53020160                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     53020160                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53020160                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000069                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000069                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 35572.061488                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35572.061488                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 35572.061488                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35572.061488                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 35572.061488                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35572.061488                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         3643                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3643                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         3643                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3643                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         3643                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3643                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    121983980                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    121983980                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    121983980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    121983980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    121983980                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    121983980                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 33484.485314                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33484.485314                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 33484.485314                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33484.485314                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 33484.485314                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33484.485314                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               239                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements            96486                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          252.690380                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14990260                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            96486                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           155.362021                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   252.690380                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.987072                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987072                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29903573                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29903573                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     13682702                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13682702                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       834708                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        834708                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          169                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          169                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        14442                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14442                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         2792                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2792                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     14517410                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14517410                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     14517579                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14517579                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       228989                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       228989                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        52158                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52158                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          131                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          131                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         6741                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6741                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         7145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7145                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       281147                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        281147                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       281278                       # number of overall misses
system.cpu1.dcache.overall_misses::total       281278                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  10206861099                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10206861099                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   2694440818                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2694440818                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    296911178                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    296911178                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    262396993                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    262396993                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      8926000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      8926000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  12901301917                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12901301917                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  12901301917                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12901301917                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     13911691                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     13911691                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       886866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       886866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          300                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          300                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        21183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         9937                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9937                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     14798557                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14798557                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     14798857                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14798857                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.016460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016460                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.058812                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.058812                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.436667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.436667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.318227                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.318227                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.719030                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.719030                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.018998                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018998                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.019007                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019007                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 44573.586936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44573.586936                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 51659.205069                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51659.205069                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 44045.568610                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44045.568610                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 36724.561652                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 36724.561652                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 45888.100947                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45888.100947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 45866.729417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45866.729417                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4000                       # number of writebacks
system.cpu1.dcache.writebacks::total             4000                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       228989                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       228989                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        52158                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        52158                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          131                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          131                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         6636                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6636                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         7110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       281147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       281147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       281278                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       281278                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   9696139483                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9696139483                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   2589485172                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2589485172                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      3895002                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3895002                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    276739818                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    276739818                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    250951007                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    250951007                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      6146000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      6146000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  12285624655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12285624655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  12289519657                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12289519657                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       943971                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       943971                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       362000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       362000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1305971                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1305971                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.016460                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.016460                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.058812                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.058812                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.436667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.436667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.313270                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.313270                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.715508                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.715508                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.018998                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.018998                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.019007                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.019007                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 42343.254405                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42343.254405                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 49646.941447                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49646.941447                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 29732.839695                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 29732.839695                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 41702.805606                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41702.805606                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 35295.500281                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 35295.500281                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 43698.224256                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43698.224256                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 43691.720138                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43691.720138                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             22756                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    13859895                       # DTB read hits
system.cpu2.dtb.read_misses                    103362                       # DTB read misses
system.cpu2.dtb.write_hits                     920411                       # DTB write hits
system.cpu2.dtb.write_misses                       92                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                13963257                       # DTB read accesses
system.cpu2.dtb.write_accesses                 920503                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         14780306                       # DTB hits
system.cpu2.dtb.misses                         103454                       # DTB misses
system.cpu2.dtb.accesses                     14883760                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    52710091                       # ITB inst hits
system.cpu2.itb.inst_misses                         1                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                52710092                       # ITB inst accesses
system.cpu2.itb.hits                         52710091                       # DTB hits
system.cpu2.itb.misses                              1                       # DTB misses
system.cpu2.itb.accesses                     52710092                       # DTB accesses
system.cpu2.numCycles                       170061941                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   51431589                       # Number of instructions committed
system.cpu2.committedOps                     51668537                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             39531480                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      85205                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      8205187                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    39531480                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           50213614                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          26634610                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           196585886                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           35771089                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     14786240                       # number of memory refs
system.cpu2.num_load_insts                   13860564                       # Number of load instructions
system.cpu2.num_store_insts                    925676                       # Number of store instructions
system.cpu2.num_idle_cycles              147459.075791                       # Number of idle cycles
system.cpu2.num_busy_cycles              169914481.924209                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999133                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000867                       # Percentage of idle cycles
system.cpu2.Branches                         10306992                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 36888382     71.39%     71.39% # Class of executed instruction
system.cpu2.op_class::IntMult                     339      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     71.39% # Class of executed instruction
system.cpu2.op_class::MemRead                13860564     26.82%     98.21% # Class of executed instruction
system.cpu2.op_class::MemWrite                 925676      1.79%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  51674964                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             3481                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           52903058                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3481                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15197.661017                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        105423663                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       105423663                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     52706610                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       52706610                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     52706610                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        52706610                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     52706610                       # number of overall hits
system.cpu2.icache.overall_hits::total       52706610                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         3481                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3481                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         3481                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3481                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         3481                       # number of overall misses
system.cpu2.icache.overall_misses::total         3481                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    132225513                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    132225513                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    132225513                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    132225513                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    132225513                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    132225513                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     52710091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     52710091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     52710091                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     52710091                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     52710091                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     52710091                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000066                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000066                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 37984.921862                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 37984.921862                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 37984.921862                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 37984.921862                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 37984.921862                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 37984.921862                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         3481                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3481                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         3481                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3481                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         3481                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3481                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    124801487                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    124801487                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    124801487                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    124801487                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    124801487                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    124801487                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 35852.193910                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 35852.193910                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 35852.193910                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 35852.193910                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 35852.193910                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 35852.193910                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               385                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements           100133                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          252.722235                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14984567                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           100133                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           149.646640                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   252.722235                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.987196                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.987196                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         29805860                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        29805860                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     13607617                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13607617                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       856325                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        856325                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          122                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          122                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        14526                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        14526                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         2697                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2697                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     14463942                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14463942                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     14464064                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14464064                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       230866                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       230866                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        53923                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        53923                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          135                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          135                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         6604                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         6604                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         7361                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7361                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       284789                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        284789                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       284924                       # number of overall misses
system.cpu2.dcache.overall_misses::total       284924                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  10332544775                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10332544775                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   2794439853                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2794439853                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    290747908                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    290747908                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    274064996                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    274064996                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      8790500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      8790500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  13126984628                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13126984628                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  13126984628                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13126984628                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     13838483                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     13838483                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       910248                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       910248                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          257                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          257                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        21130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        10058                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10058                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     14748731                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14748731                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     14748988                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14748988                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.016683                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016683                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.059240                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.059240                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.525292                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.525292                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.312541                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.312541                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.731855                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.731855                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.019309                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019309                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.019318                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019318                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 44755.593180                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44755.593180                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 51822.781615                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 51822.781615                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 44026.030890                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 44026.030890                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 37232.033148                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 37232.033148                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 46093.720713                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46093.720713                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 46071.881021                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46071.881021                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         4414                       # number of writebacks
system.cpu2.dcache.writebacks::total             4414                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       230866                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       230866                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        53923                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        53923                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          135                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          135                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         6496                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         6496                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         7316                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7316                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       284789                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       284789                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       284924                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       284924                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   9818275759                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9818275759                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   2685966139                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2685966139                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      3197000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      3197000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data    271829090                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    271829090                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    262111004                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    262111004                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      6108500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      6108500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  12504241898                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  12504241898                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  12507438898                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  12507438898                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       850967                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       850967                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       324000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       324000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1174967                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1174967                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.016683                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016683                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.059240                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.059240                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.525292                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.525292                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.307430                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.307430                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.727381                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.727381                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.019309                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.019309                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.019318                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.019318                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 42528.028203                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 42528.028203                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 49811.140682                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 49811.140682                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 23681.481481                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 23681.481481                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 41845.611145                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41845.611145                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 35827.091853                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 35827.091853                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 43907.039591                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43907.039591                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 43897.456508                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43897.456508                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             22869                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    13721078                       # DTB read hits
system.cpu3.dtb.read_misses                     90592                       # DTB read misses
system.cpu3.dtb.write_hits                     838356                       # DTB write hits
system.cpu3.dtb.write_misses                       65                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                13811670                       # DTB read accesses
system.cpu3.dtb.write_accesses                 838421                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         14559434                       # DTB hits
system.cpu3.dtb.misses                          90657                       # DTB misses
system.cpu3.dtb.accesses                     14650091                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    52248818                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                52248818                       # ITB inst accesses
system.cpu3.itb.hits                         52248818                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     52248818                       # DTB accesses
system.cpu3.numCycles                       169499266                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   51110514                       # Number of instructions committed
system.cpu3.committedOps                     51339033                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             39147536                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      83177                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      8231030                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    39147536                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           49390523                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          26264511                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           195180209                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           35788414                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     14564802                       # number of memory refs
system.cpu3.num_load_insts                   13721663                       # Number of load instructions
system.cpu3.num_store_insts                    843139                       # Number of store instructions
system.cpu3.num_idle_cycles              708660.430400                       # Number of idle cycles
system.cpu3.num_busy_cycles              168790605.569600                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.995819                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.004181                       # Percentage of idle cycles
system.cpu3.Branches                         10338390                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 36779657     71.63%     71.63% # Class of executed instruction
system.cpu3.op_class::IntMult                     328      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     71.63% # Class of executed instruction
system.cpu3.op_class::MemRead                13721663     26.72%     98.36% # Class of executed instruction
system.cpu3.op_class::MemWrite                 843139      1.64%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  51344789                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2939                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           52421015                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2939                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         17836.343995                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        104500575                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       104500575                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     52245879                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       52245879                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     52245879                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        52245879                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     52245879                       # number of overall hits
system.cpu3.icache.overall_hits::total       52245879                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2939                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2939                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2939                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2939                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2939                       # number of overall misses
system.cpu3.icache.overall_misses::total         2939                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    123571558                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    123571558                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    123571558                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    123571558                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    123571558                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    123571558                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     52248818                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     52248818                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     52248818                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     52248818                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     52248818                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     52248818                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000056                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000056                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 42045.443348                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 42045.443348                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 42045.443348                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 42045.443348                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 42045.443348                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 42045.443348                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2939                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2939                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2939                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2939                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2939                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2939                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    117239442                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    117239442                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    117239442                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    117239442                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    117239442                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    117239442                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 39890.929568                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 39890.929568                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 39890.929568                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 39890.929568                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 39890.929568                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 39890.929568                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               355                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements            87637                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          252.906415                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15332614                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            87637                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           174.955943                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   252.906415                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.987916                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.987916                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         29408513                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        29408513                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     13427401                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13427401                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       777918                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        777918                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           94                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           94                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        13820                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13820                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         2463                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2463                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     14205319                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14205319                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     14205413                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14205413                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       272722                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       272722                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        51087                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51087                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          100                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          100                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         6916                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         6916                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         6792                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6792                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       323809                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        323809                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       323909                       # number of overall misses
system.cpu3.dcache.overall_misses::total       323909                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  11561570264                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11561570264                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   2537362465                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2537362465                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    301297996                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    301297996                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    244614996                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    244614996                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      8859000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      8859000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  14098932729                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14098932729                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  14098932729                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14098932729                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     13700123                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13700123                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data       829005                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       829005                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          194                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          194                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        20736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         9255                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9255                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     14529128                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14529128                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     14529322                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14529322                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.019907                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019907                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.061624                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061624                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.515464                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.515464                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.333526                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.333526                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.733874                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.733874                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.022287                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022287                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.022293                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022293                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 42393.243904                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42393.243904                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 49667.478321                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49667.478321                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 43565.355119                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 43565.355119                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 36015.164311                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 36015.164311                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 43540.892097                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43540.892097                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 43527.449774                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43527.449774                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3607                       # number of writebacks
system.cpu3.dcache.writebacks::total             3607                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           80                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           80                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       272722                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       272722                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        51087                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        51087                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          100                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          100                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         6836                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         6836                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         6760                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         6760                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       323809                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       323809                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       323909                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       323909                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  10924987310                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10924987310                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   2434441533                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2434441533                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      2329502                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      2329502                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    282107003                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    282107003                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    233919004                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    233919004                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      6031000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      6031000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  13359428843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  13359428843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  13361758345                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  13361758345                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       873976                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       873976                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       350500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       350500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      1224476                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1224476                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.019907                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.019907                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.061624                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.061624                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.515464                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.515464                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.329668                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.329668                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.730416                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.730416                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.022287                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.022287                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.022293                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.022293                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 40059.061279                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40059.061279                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 47652.857537                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 47652.857537                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 23295.020000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 23295.020000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 41267.847133                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41267.847133                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 34603.402959                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 34603.402959                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 41257.126402                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 41257.126402                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 41251.580984                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 41251.580984                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             32315                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    13917781                       # DTB read hits
system.cpu4.dtb.read_misses                     85040                       # DTB read misses
system.cpu4.dtb.write_hits                     805904                       # DTB write hits
system.cpu4.dtb.write_misses                       66                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                14002821                       # DTB read accesses
system.cpu4.dtb.write_accesses                 805970                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         14723685                       # DTB hits
system.cpu4.dtb.misses                          85106                       # DTB misses
system.cpu4.dtb.accesses                     14808791                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    53036689                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                53036689                       # ITB inst accesses
system.cpu4.itb.hits                         53036689                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                     53036689                       # DTB accesses
system.cpu4.numCycles                       169115299                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   51957126                       # Number of instructions committed
system.cpu4.committedOps                     52183710                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             39714447                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      82650                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      8411038                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    39714447                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           49904147                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          26580959                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           198303827                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           36518838                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     14728779                       # number of memory refs
system.cpu4.num_load_insts                   13918307                       # Number of load instructions
system.cpu4.num_store_insts                    810472                       # Number of store instructions
system.cpu4.num_idle_cycles              1083774.976492                       # Number of idle cycles
system.cpu4.num_busy_cycles              168031524.023508                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.993592                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.006408                       # Percentage of idle cycles
system.cpu4.Branches                         10564086                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 37460050     71.78%     71.78% # Class of executed instruction
system.cpu4.op_class::IntMult                     330      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     71.78% # Class of executed instruction
system.cpu4.op_class::MemRead                13918307     26.67%     98.45% # Class of executed instruction
system.cpu4.op_class::MemWrite                 810472      1.55%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  52189167                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2696                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           53188835                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2696                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         19728.796365                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        106076074                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       106076074                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     53033993                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       53033993                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     53033993                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        53033993                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     53033993                       # number of overall hits
system.cpu4.icache.overall_hits::total       53033993                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2696                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2696                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2696                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2696                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2696                       # number of overall misses
system.cpu4.icache.overall_misses::total         2696                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    111422631                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    111422631                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    111422631                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    111422631                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    111422631                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    111422631                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     53036689                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     53036689                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     53036689                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     53036689                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     53036689                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     53036689                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000051                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000051                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 41328.869065                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 41328.869065                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 41328.869065                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 41328.869065                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 41328.869065                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 41328.869065                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2696                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2696                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2696                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2696                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2696                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2696                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    105584369                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    105584369                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    105584369                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    105584369                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    105584369                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    105584369                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 39163.341617                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 39163.341617                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 39163.341617                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 39163.341617                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 39163.341617                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 39163.341617                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               350                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements            82121                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          252.520588                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           12253574                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            82121                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           149.213648                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   252.520588                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.986409                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.986409                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         29699620                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        29699620                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     13659224                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       13659224                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data       748880                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        748880                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data           90                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           90                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        13781                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        13781                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         2493                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2493                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     14408104                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14408104                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     14408194                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14408194                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       237649                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       237649                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        47843                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        47843                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           86                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           86                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         6922                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         6922                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         6576                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         6576                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       285492                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        285492                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       285578                       # number of overall misses
system.cpu4.dcache.overall_misses::total       285578                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  10331075930                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  10331075930                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   2463234758                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2463234758                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data    306282996                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    306282996                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    229965991                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    229965991                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data      9281500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      9281500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  12794310688                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  12794310688                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  12794310688                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  12794310688                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     13896873                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     13896873                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data       796723                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       796723                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          176                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          176                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        20703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        20703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         9069                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9069                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     14693596                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     14693596                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     14693772                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     14693772                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.017101                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.017101                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.060050                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.060050                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.488636                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.488636                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.334348                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.334348                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.725108                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.725108                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.019430                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.019430                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.019435                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.019435                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 43471.994117                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 43471.994117                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 51485.792237                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 51485.792237                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 44247.760185                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 44247.760185                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 34970.497415                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 34970.497415                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 44814.953442                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 44814.953442                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 44801.457703                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 44801.457703                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3077                       # number of writebacks
system.cpu4.dcache.writebacks::total             3077                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           76                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           76                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       237649                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       237649                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        47843                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        47843                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           86                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           86                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         6846                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         6846                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         6530                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         6530                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       285492                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       285492                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       285578                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       285578                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   9787080726                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9787080726                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   2366755238                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2366755238                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      2889500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      2889500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data    286458504                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    286458504                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    219858009                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    219858009                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data      6321500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      6321500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  12153835964                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  12153835964                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  12156725464                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  12156725464                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       995459                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       995459                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       327000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       327000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      1322459                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      1322459                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.017101                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.017101                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.060050                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.060050                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.488636                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.488636                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.330677                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.330677                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.720035                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.720035                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.019430                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.019430                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.019435                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.019435                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 41182.924086                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 41182.924086                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 49469.206321                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 49469.206321                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 33598.837209                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 33598.837209                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 41843.193690                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41843.193690                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 33668.914089                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 33668.914089                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 42571.546537                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 42571.546537                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 42568.844463                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 42568.844463                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry             32081                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    13642733                       # DTB read hits
system.cpu5.dtb.read_misses                     88481                       # DTB read misses
system.cpu5.dtb.write_hits                     828115                       # DTB write hits
system.cpu5.dtb.write_misses                       79                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                13731214                       # DTB read accesses
system.cpu5.dtb.write_accesses                 828194                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         14470848                       # DTB hits
system.cpu5.dtb.misses                          88560                       # DTB misses
system.cpu5.dtb.accesses                     14559408                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    51962436                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                51962436                       # ITB inst accesses
system.cpu5.itb.hits                         51962436                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                     51962436                       # DTB accesses
system.cpu5.numCycles                       166822323                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   50844032                       # Number of instructions committed
system.cpu5.committedOps                     51072401                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             38932573                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                      83224                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      8194092                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    38932573                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads           49084977                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          26109177                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           194145223                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           35622568                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     14476227                       # number of memory refs
system.cpu5.num_load_insts                   13643336                       # Number of load instructions
system.cpu5.num_store_insts                    832891                       # Number of store instructions
system.cpu5.num_idle_cycles              3317189.417971                       # Number of idle cycles
system.cpu5.num_busy_cycles              163505133.582029                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.980115                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.019885                       # Percentage of idle cycles
system.cpu5.Branches                         10293271                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 36601645     71.66%     71.66% # Class of executed instruction
system.cpu5.op_class::IntMult                     338      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 8      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     71.66% # Class of executed instruction
system.cpu5.op_class::MemRead                13643336     26.71%     98.37% # Class of executed instruction
system.cpu5.op_class::MemWrite                 832891      1.63%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  51078218                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             3065                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           52062281                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3065                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         16986.062316                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        103927937                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       103927937                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     51959371                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       51959371                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     51959371                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        51959371                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     51959371                       # number of overall hits
system.cpu5.icache.overall_hits::total       51959371                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         3065                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3065                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         3065                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3065                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         3065                       # number of overall misses
system.cpu5.icache.overall_misses::total         3065                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    154247680                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    154247680                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    154247680                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    154247680                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    154247680                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    154247680                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     51962436                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     51962436                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     51962436                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     51962436                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     51962436                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     51962436                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000059                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000059                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000059                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000059                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000059                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 50325.507341                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 50325.507341                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 50325.507341                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 50325.507341                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 50325.507341                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 50325.507341                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         3065                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         3065                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         3065                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         3065                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         3065                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         3065                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    147674320                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    147674320                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    147674320                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    147674320                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    147674320                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    147674320                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 48180.854812                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 48180.854812                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 48180.854812                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 48180.854812                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 48180.854812                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 48180.854812                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               372                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements            86059                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          252.561409                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           12667676                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            86059                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           147.197574                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   252.561409                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.986568                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.986568                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         29193851                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        29193851                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     13384187                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       13384187                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       769621                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        769621                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          103                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          103                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        13872                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        13872                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         2587                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2587                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     14153808                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14153808                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     14153911                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14153911                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       237784                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       237784                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        49101                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        49101                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          112                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          112                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         6649                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         6649                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         6696                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         6696                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       286885                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        286885                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       286997                       # number of overall misses
system.cpu5.dcache.overall_misses::total       286997                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  10313744915                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  10313744915                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   2529719627                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2529719627                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data    294626052                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total    294626052                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    241787493                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    241787493                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data      8590000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      8590000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  12843464542                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  12843464542                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  12843464542                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  12843464542                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     13621971                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     13621971                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data       818722                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       818722                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          215                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          215                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        20521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        20521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         9283                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         9283                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     14440693                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     14440693                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     14440908                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     14440908                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.017456                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.017456                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.059973                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.059973                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.520930                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.520930                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.324010                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.324010                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.721319                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.721319                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.019866                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.019866                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.019874                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.019874                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 43374.427695                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 43374.427695                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 51520.735362                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 51520.735362                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 44311.332832                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 44311.332832                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 36109.243280                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 36109.243280                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 44768.686205                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 44768.686205                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 44751.215316                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 44751.215316                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         3587                       # number of writebacks
system.cpu5.dcache.writebacks::total             3587                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           88                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           88                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       237784                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       237784                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        49101                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        49101                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          112                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          112                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         6561                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         6561                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         6661                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         6661                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       286885                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       286885                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       286997                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       286997                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   9772037715                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9772037715                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   2430708363                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2430708363                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      3892000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      3892000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data    274639448                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    274639448                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    231210507                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    231210507                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data      5840000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      5840000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  12202746078                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  12202746078                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  12206638078                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  12206638078                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       917488                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       917488                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       336000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       336000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      1253488                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1253488                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.017456                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.017456                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.059973                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.059973                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.520930                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.520930                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.319721                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.319721                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.717548                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.717548                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.019866                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.019866                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.019874                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.019874                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 41096.279460                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 41096.279460                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 49504.253742                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 49504.253742                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data        34750                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total        34750                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 41859.388508                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41859.388508                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 34711.080468                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 34711.080468                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 42535.322788                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 42535.322788                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 42532.284581                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 42532.284581                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry             31002                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    13943821                       # DTB read hits
system.cpu6.dtb.read_misses                     82464                       # DTB read misses
system.cpu6.dtb.write_hits                     802144                       # DTB write hits
system.cpu6.dtb.write_misses                       79                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                14026285                       # DTB read accesses
system.cpu6.dtb.write_accesses                 802223                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         14745965                       # DTB hits
system.cpu6.dtb.misses                          82543                       # DTB misses
system.cpu6.dtb.accesses                     14828508                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    53168735                       # ITB inst hits
system.cpu6.itb.inst_misses                        12                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                53168747                       # ITB inst accesses
system.cpu6.itb.hits                         53168735                       # DTB hits
system.cpu6.itb.misses                             12                       # DTB misses
system.cpu6.itb.accesses                     53168747                       # DTB accesses
system.cpu6.numCycles                       169031165                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   52111839                       # Number of instructions committed
system.cpu6.committedOps                     52346001                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             39815360                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      84606                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      8451271                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    39815360                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           49980041                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          26622680                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           198870112                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           36672742                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     14751419                       # number of memory refs
system.cpu6.num_load_insts                   13944474                       # Number of load instructions
system.cpu6.num_store_insts                    806945                       # Number of store instructions
system.cpu6.num_idle_cycles              1190967.215110                       # Number of idle cycles
system.cpu6.num_busy_cycles              167840197.784890                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.992954                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.007046                       # Percentage of idle cycles
system.cpu6.Branches                         10615418                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 37600109     71.82%     71.82% # Class of executed instruction
system.cpu6.op_class::IntMult                     361      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 8      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     71.82% # Class of executed instruction
system.cpu6.op_class::MemRead                13944474     26.64%     98.46% # Class of executed instruction
system.cpu6.op_class::MemWrite                 806945      1.54%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  52351897                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      51                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             3278                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           53217969                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             3278                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         16234.889872                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        106340748                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       106340748                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     53165457                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       53165457                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     53165457                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        53165457                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     53165457                       # number of overall hits
system.cpu6.icache.overall_hits::total       53165457                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         3278                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         3278                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         3278                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          3278                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         3278                       # number of overall misses
system.cpu6.icache.overall_misses::total         3278                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    129311614                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    129311614                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    129311614                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    129311614                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    129311614                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    129311614                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     53168735                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     53168735                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     53168735                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     53168735                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     53168735                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     53168735                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000062                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000062                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000062                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000062                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 39448.326419                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 39448.326419                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 39448.326419                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 39448.326419                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 39448.326419                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 39448.326419                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         3278                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         3278                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         3278                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         3278                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         3278                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         3278                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst    122306386                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    122306386                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst    122306386                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    122306386                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst    122306386                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    122306386                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000062                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000062                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 37311.283099                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 37311.283099                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 37311.283099                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 37311.283099                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 37311.283099                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 37311.283099                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               333                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements            79917                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          252.409296                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           13281154                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            79917                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           166.186844                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     4392245533500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   252.409296                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.985974                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.985974                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         29742679                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        29742679                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data     13686437                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       13686437                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data       745202                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        745202                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          150                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          150                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data        14156                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        14156                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         2747                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         2747                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     14431639                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14431639                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     14431789                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14431789                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       235800                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       235800                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        47367                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        47367                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          111                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          111                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data         7142                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         7142                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data         6738                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         6738                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       283167                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        283167                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       283278                       # number of overall misses
system.cpu6.dcache.overall_misses::total       283278                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data  10172869558                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  10172869558                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data   2441736080                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2441736080                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data    314793489                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    314793489                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data    231907995                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    231907995                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data      9809500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      9809500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data  12614605638                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  12614605638                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data  12614605638                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  12614605638                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data     13922237                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     13922237                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data       792569                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       792569                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          261                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          261                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data        21298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        21298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data         9485                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         9485                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data     14714806                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     14714806                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data     14715067                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     14715067                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.016937                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.016937                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.059764                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.059764                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.425287                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.425287                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.335337                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.335337                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.710385                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.710385                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.019244                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019244                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.019251                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019251                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 43141.940450                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 43141.940450                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 51549.308168                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 51549.308168                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 44076.377625                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 44076.377625                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 34417.927427                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 34417.927427                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 44548.290013                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 44548.290013                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 44530.834156                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 44530.834156                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3324                       # number of writebacks
system.cpu6.dcache.writebacks::total             3324                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           91                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           91                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       235800                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       235800                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        47367                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        47367                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          111                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data         7051                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         7051                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data         6677                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6677                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       283167                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       283167                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       283278                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       283278                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data   9632846096                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9632846096                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data   2346169910                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   2346169910                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      4146002                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      4146002                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data    293307009                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    293307009                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data    221631005                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    221631005                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data      6727500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      6727500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data  11979016006                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  11979016006                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data  11983162008                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  11983162008                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       825467                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       825467                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       549000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       549000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      1374467                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      1374467                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.016937                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.016937                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.059764                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.059764                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.425287                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.425287                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.331064                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.331064                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.703954                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.703954                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.019244                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.019244                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.019251                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.019251                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 40851.764614                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 40851.764614                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 49531.739608                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 49531.739608                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 37351.369369                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 37351.369369                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 41597.930648                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41597.930648                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 33193.201288                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 33193.201288                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 42303.714790                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 42303.714790                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 42301.774257                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 42301.774257                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry             32036                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    14010622                       # DTB read hits
system.cpu7.dtb.read_misses                    112722                       # DTB read misses
system.cpu7.dtb.write_hits                     980823                       # DTB write hits
system.cpu7.dtb.write_misses                       93                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                14123344                       # DTB read accesses
system.cpu7.dtb.write_accesses                 980916                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         14991445                       # DTB hits
system.cpu7.dtb.misses                         112815                       # DTB misses
system.cpu7.dtb.accesses                     15104260                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    53238534                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                53238537                       # ITB inst accesses
system.cpu7.itb.hits                         53238534                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                     53238537                       # DTB accesses
system.cpu7.numCycles                       170202631                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   51855109                       # Number of instructions committed
system.cpu7.committedOps                     52098635                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             39955913                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                      86749                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      8217439                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    39955913                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           50996232                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          27001991                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           198328693                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           35890161                       # number of times the CC registers were written
system.cpu7.num_mem_refs                     14997860                       # number of memory refs
system.cpu7.num_load_insts                   14011402                       # Number of load instructions
system.cpu7.num_store_insts                    986458                       # Number of store instructions
system.cpu7.num_idle_cycles              20095.080007                       # Number of idle cycles
system.cpu7.num_busy_cycles              170182535.919993                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.999882                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.000118                       # Percentage of idle cycles
system.cpu7.Branches                         10322545                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 37107331     71.22%     71.22% # Class of executed instruction
system.cpu7.op_class::IntMult                     353      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                17      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     71.22% # Class of executed instruction
system.cpu7.op_class::MemRead                14011402     26.89%     98.11% # Class of executed instruction
system.cpu7.op_class::MemWrite                 986458      1.89%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  52105563                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             3859                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           53250156                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3859                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         13798.952060                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        106480927                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       106480927                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     53234675                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       53234675                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     53234675                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        53234675                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     53234675                       # number of overall hits
system.cpu7.icache.overall_hits::total       53234675                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         3859                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3859                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         3859                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3859                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         3859                       # number of overall misses
system.cpu7.icache.overall_misses::total         3859                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    151061593                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    151061593                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    151061593                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    151061593                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    151061593                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    151061593                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     53238534                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     53238534                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     53238534                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     53238534                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     53238534                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     53238534                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000072                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000072                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 39145.268982                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 39145.268982                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 39145.268982                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 39145.268982                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 39145.268982                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 39145.268982                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         3859                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         3859                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         3859                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         3859                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         3859                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         3859                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst    142877407                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    142877407                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst    142877407                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    142877407                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst    142877407                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    142877407                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 37024.464110                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 37024.464110                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 37024.464110                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 37024.464110                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 37024.464110                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 37024.464110                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               361                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements           108422                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          253.268194                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           17062705                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           108422                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           157.373088                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   253.268194                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.989329                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.989329                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         30224345                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        30224345                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data     13762353                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       13762353                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data       922615                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        922615                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          192                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          192                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data        14864                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        14864                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         2959                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2959                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     14684968                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14684968                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     14685160                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14685160                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       226641                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       226641                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        47690                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        47690                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           99                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data         6442                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         6442                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data         7464                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         7464                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       274331                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        274331                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       274430                       # number of overall misses
system.cpu7.dcache.overall_misses::total       274430                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data  10280518937                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  10280518937                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data   2306724371                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2306724371                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data    284697393                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    284697393                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data    287399996                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    287399996                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data      8049497                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      8049497                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data  12587243308                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  12587243308                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data  12587243308                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  12587243308                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data     13988994                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     13988994                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data       970305                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       970305                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          291                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          291                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data        21306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        21306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data        10423                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        10423                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data     14959299                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14959299                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data     14959590                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14959590                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.016201                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016201                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.049149                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.049149                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.340206                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.340206                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.302356                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.302356                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.716109                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.716109                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.018338                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.018338                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.018345                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.018345                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 45360.366999                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 45360.366999                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 48369.141770                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 48369.141770                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 44193.944893                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 44193.944893                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 38504.822615                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 38504.822615                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 45883.415684                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 45883.415684                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 45866.863346                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 45866.863346                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         4600                       # number of writebacks
system.cpu7.dcache.writebacks::total             4600                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           81                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           81                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       226641                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       226641                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        47690                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        47690                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           99                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           99                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data         6361                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         6361                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data         7435                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         7435                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       274331                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       274331                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       274430                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       274430                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data   9774544571                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   9774544571                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data   2210851625                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   2210851625                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      3300504                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      3300504                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data    266227602                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    266227602                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data    274952004                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    274952004                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data      5621503                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      5621503                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data  11985396196                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  11985396196                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data  11988696700                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  11988696700                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data      1075458                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      1075458                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       409500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       409500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      1484958                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      1484958                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.016201                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.016201                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.049149                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.049149                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.340206                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.340206                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.298554                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.298554                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.713326                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.713326                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.018338                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.018338                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.018345                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.018345                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 43127.874352                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 43127.874352                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 46358.809499                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 46358.809499                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 33338.424242                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 33338.424242                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 41853.105172                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41853.105172                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 36980.767182                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 36980.767182                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 43689.543639                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 43689.543639                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 43685.809496                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 43685.809496                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry             21903                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.host 85101307000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1023146812.800001
system.mem_ctrls.total_actEnergy                       1197678787.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -690218088.000000
system.mem_ctrls.total_preEnergy                       807957912.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -5565138009.600000
system.mem_ctrls.total_readEnergy                       6652691635.200002
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -735399751.680000
system.mem_ctrls.total_writeEnergy                       774131281.920000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -790236117811.201782
system.mem_ctrls.total_refreshEnergy                       836653904363.519531
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -245662735245.119934
system.mem_ctrls.total_actBackEnergy                       260836646895.360077
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -10911352064496.000000
system.mem_ctrls.total_preBackEnergy                       11551622880576.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.085101
system.cpu.totalNumCycles                       1354532072.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       7090393.075482
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       316819687.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       465.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       83415860.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       111043121.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6964211.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       413287545.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       400344007.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       212768492.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       401.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       675473.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       316819687.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       465.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       422733162.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       16.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       422733146.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       26543.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       110867728.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6846912.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       118717611.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       755081.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1893882.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       398995.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       5734716
system.mem_ctrls.total_reads                       272867.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       11670.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       288582.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1905530.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       77905.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       271474.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
