{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670250805567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670250805567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 20:03:25 2022 " "Processing started: Mon Dec 05 20:03:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670250805567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670250805567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670250805567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670250805750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670250805750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROB-beh " "Found design unit 1: ROB-beh" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670250813074 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670250813074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670250813074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROB " "Elaborating entity \"ROB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670250813092 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "which_load ROB.vhdl(55) " "Verilog HDL or VHDL warning at ROB.vhdl(55): object \"which_load\" assigned a value but never read" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670250813097 "|ROB"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rob_entry ROB.vhdl(72) " "VHDL Process Statement warning at ROB.vhdl(72): signal \"rob_entry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670250813097 "|ROB"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "branch_flush ROB.vhdl(74) " "Can't infer register for \"branch_flush\" at ROB.vhdl(74) because it does not hold its value outside the clock edge" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 74 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1670250822575 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "which_store\[0\] ROB.vhdl(74) " "Can't infer register for \"which_store\[0\]\" at ROB.vhdl(74) because it does not hold its value outside the clock edge" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 74 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1670250822576 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "which_dest\[0\] ROB.vhdl(74) " "Can't infer register for \"which_dest\[0\]\" at ROB.vhdl(74) because it does not hold its value outside the clock edge" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 74 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1670250822577 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "which_dest\[1\] ROB.vhdl(74) " "Can't infer register for \"which_dest\[1\]\" at ROB.vhdl(74) because it does not hold its value outside the clock edge" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 74 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1670250822578 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "which_en\[0\] ROB.vhdl(74) " "Can't infer register for \"which_en\[0\]\" at ROB.vhdl(74) because it does not hold its value outside the clock edge" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 74 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1670250822580 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "which_en\[1\] ROB.vhdl(74) " "Can't infer register for \"which_en\[1\]\" at ROB.vhdl(74) because it does not hold its value outside the clock edge" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 74 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1670250822581 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "ROB.vhdl(79) " "HDL error at ROB.vhdl(79): couldn't implement registers for assignments on this clock edge" {  } { { "ROB.vhdl" "" { Text "D:/Desktop/GitHub/OOO-SuperScaler/ROB.vhdl" 79 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1670250823620 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670250831798 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5174 " "Peak virtual memory: 5174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670250831854 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 05 20:03:51 2022 " "Processing ended: Mon Dec 05 20:03:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670250831854 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670250831854 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670250831854 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670250831854 ""}
