/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  reg [12:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  reg [14:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [23:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_2z | celloutsig_0_13z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[143]) & in_data[176]);
  assign celloutsig_1_9z = ~(celloutsig_1_3z ^ celloutsig_1_6z);
  assign celloutsig_1_11z = { celloutsig_1_10z[13:7], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_5z } + celloutsig_1_4z[21:8];
  assign celloutsig_0_15z = celloutsig_0_12z[11:1] + { celloutsig_0_12z[10], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z } / { 1'h1, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_12z = { celloutsig_0_3z[3:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z } / { 1'h1, celloutsig_0_5z[1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_18z } / { 1'h1, celloutsig_0_12z[13:2] };
  assign celloutsig_1_0z = in_data[122:120] / { 1'h1, in_data[148:147] };
  assign celloutsig_0_2z = { in_data[52], celloutsig_0_0z } == { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[58:55] <= in_data[19:16];
  assign celloutsig_1_1z = { in_data[175:158], celloutsig_1_0z } <= in_data[139:119];
  assign celloutsig_1_5z = celloutsig_1_2z < in_data[190:187];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } * { in_data[111:109], celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[158:155], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z } * celloutsig_1_4z[21:1];
  assign celloutsig_1_6z = in_data[174:166] != { in_data[166:162], celloutsig_1_2z };
  assign celloutsig_0_3z = { in_data[95:94], celloutsig_0_0z } | in_data[24:20];
  assign celloutsig_0_13z = ~^ celloutsig_0_5z[3:1];
  assign celloutsig_1_7z = ^ { celloutsig_1_4z[9:1], celloutsig_1_4z[2] };
  assign celloutsig_0_0z = in_data[57:55] <<< in_data[24:22];
  assign celloutsig_0_7z = celloutsig_0_4z[10:5] <<< { in_data[13:9], celloutsig_0_6z };
  assign celloutsig_0_8z = in_data[3:0] <<< { celloutsig_0_3z[1], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_4z[8:5], celloutsig_0_8z } <<< { celloutsig_0_12z[11:9], celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_3z[4], celloutsig_0_0z } ~^ { in_data[71:69], celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_18z[7:6], celloutsig_0_1z } ~^ celloutsig_0_15z[4:2];
  assign celloutsig_0_21z = { celloutsig_0_4z[10:6], celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_9z } ~^ { celloutsig_0_7z[5:4], celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_23z[6:4], celloutsig_0_6z } ~^ celloutsig_0_7z[5:2];
  assign celloutsig_0_14z = ~((celloutsig_0_2z & celloutsig_0_2z) | celloutsig_0_8z[1]);
  assign celloutsig_0_17z = ~((celloutsig_0_3z[4] & celloutsig_0_9z) | in_data[47]);
  assign celloutsig_0_27z = ~((celloutsig_0_21z[3] & celloutsig_0_20z[0]) | celloutsig_0_16z);
  always_latch
    if (clkin_data[64]) celloutsig_0_4z = 13'h0000;
    else if (!out_data[98]) celloutsig_0_4z = { in_data[36:27], celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_1_18z = { celloutsig_1_11z[4:3], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_10z = 5'h00;
    else if (out_data[98]) celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_6z = ~((celloutsig_0_5z[3] & celloutsig_0_5z[1]) | (celloutsig_0_3z[0] & in_data[17]));
  assign celloutsig_0_9z = ~((celloutsig_0_5z[2] & celloutsig_0_3z[3]) | (celloutsig_0_4z[8] & celloutsig_0_7z[0]));
  assign { celloutsig_1_4z[1], celloutsig_1_4z[2], celloutsig_1_4z[23:3] } = ~ { celloutsig_1_3z, celloutsig_1_1z, in_data[136:116] };
  assign { out_data[97], out_data[98], out_data[119:99], out_data[125:120] } = ~ { celloutsig_1_4z[1], celloutsig_1_4z[2], celloutsig_1_4z[23:3], celloutsig_1_10z[20:19], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_4z[0] = celloutsig_1_4z[2];
  assign { out_data[142:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, out_data[98], celloutsig_0_26z, celloutsig_0_27z };
endmodule
