<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス DRAMCtrl</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="classDRAMCtrl.html">DRAMCtrl</a>::<a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html">DRAMCtrl</a>
  </div>
</div>
<div class="contents">
<h1>クラス DRAMCtrl</h1><!-- doxytag: class="DRAMCtrl::DRAMCtrl" --><!-- doxytag: inherits="AbstractMemory" --><div class="dynheader">
DRAMCtrlに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classDRAMCtrl_1_1DRAMCtrl.gif" usemap="#DRAMCtrl_map" alt=""/>
  <map id="DRAMCtrl_map" name="DRAMCtrl_map">
<area href="classAbstractMemory.html" alt="AbstractMemory" shape="rect" coords="470,224,648,248"/>
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="470,168,648,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="470,112,648,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="470,56,648,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="282,0,460,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="470,0,648,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="658,0,836,24"/>
<area href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html" alt="DDR3_1333_x64_DRAMSim2" shape="rect" coords="0,336,178,360"/>
<area href="classDRAMCtrl_1_1DDR3__1600__x64.html" alt="DDR3_1600_x64" shape="rect" coords="188,336,366,360"/>
<area href="classDRAMCtrl_1_1DDR4__2400__x64.html" alt="DDR4_2400_x64" shape="rect" coords="376,336,554,360"/>
<area href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html" alt="LPDDR2_S4_1066_x32" shape="rect" coords="564,336,742,360"/>
<area href="classDRAMCtrl_1_1LPDDR3__1600__x32.html" alt="LPDDR3_1600_x32" shape="rect" coords="752,336,930,360"/>
<area href="classDRAMCtrl_1_1WideIO__200__x128.html" alt="WideIO_200_x128" shape="rect" coords="940,336,1118,360"/>
<area href="classDRAMCtrl_1_1DDR3__2133__x64.html" alt="DDR3_2133_x64" shape="rect" coords="188,392,366,416"/>
</map>
 </div>
</div>

<p><a href="classDRAMCtrl_1_1DRAMCtrl-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Static Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#acce15679d830831b0bbe8ebc2a60b2ca">type</a> = '<a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html">DRAMCtrl</a>'</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a17da7064bc5c518791f0c891eff05fda">cxx_header</a> = &quot;mem/dram_ctrl.hh&quot;</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a1aadf525515ecfcf662c2aa51a503763">port</a> = <a class="el" href="classSlavePort.html">SlavePort</a>(&quot;Slave <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a1aadf525515ecfcf662c2aa51a503763">port</a>&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#afcd1312043c865c85b8db72167b6eccf">write_buffer_size</a> = Param.Unsigned(64, &quot;Number of write queue entries&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a5565530152f22fcf573df39bc15f2cbb">read_buffer_size</a> = Param.Unsigned(32, &quot;Number of read queue entries&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a085a7db2cf6b40fb8b91f5a312776d99">write_high_thresh_perc</a> = Param.Percent(85, &quot;Threshold to force writes&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a214c964ae36e59109324212f7136d419">write_low_thresh_perc</a> = Param.Percent(50, &quot;Threshold to start writes&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aae741e23886d2d87de163d08ce065b7a">min_writes_per_switch</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#ae14f8bbae75800115807fdeb5540a8ef">mem_sched_policy</a> = Param.MemSched('frfcfs', &quot;Memory scheduling policy&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a35512ed731b19b2eacfae921a3c159e0">addr_mapping</a> = Param.AddrMap('RoRaBaChCo', &quot;Address mapping policy&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#acdcd49cb93b86bb634e7f962e22cff9e">page_policy</a> = Param.PageManage('open_adaptive', &quot;Page management policy&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a2c202719d898485a257f5e005b9d2706">max_accesses_per_row</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a37607d1e67471a6c3fdd8746152f911a">static_frontend_latency</a> = Param.Latency(&quot;10ns&quot;, &quot;Static frontend latency&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a595c9b794d86d2ca9ca2bc28a8be9adf">static_backend_latency</a> = Param.Latency(&quot;10ns&quot;, &quot;Static backend latency&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a07485b73205fce4f544f48a9debd611f">device_bus_width</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a515af56f26521d738587f488ea98a63b">burst_length</a> = Param.Unsigned(&quot;Burst lenght (BL) in beats&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#acb160e4605e4602317ce572b167a777c">device_rowbuffer_size</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aca94f785cead0d3d819f1a1f2d2f5aa9">devices_per_rank</a> = Param.Unsigned(&quot;Number of devices/chips per rank&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aa95cbd3a64893b94d352bece9d0c9794">ranks_per_channel</a> = Param.Unsigned(&quot;Number of ranks per channel&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a594ca2e17132484351baf7e79ecb5868">banks_per_rank</a> = Param.Unsigned(&quot;Number of <a class="el" href="classDRAMCtrl.html#ac4dd7a78e52bcaca6fb18d24b45bb7f3">banks</a> per rank&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#af713f23641a8e59f46aeedcb92721b7f">channels</a> = Param.Unsigned(1, &quot;Number of <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#af713f23641a8e59f46aeedcb92721b7f">channels</a>&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a028d6bb21e2386ba31699d3c56396a6f">tCK</a> = Param.Latency(&quot;Clock period&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#ac5b640410cc96d56859a99453a4d4edf">tRCD</a> = Param.Latency(&quot;RAS to CAS delay&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a9bec1443ae22542fb65468589d8ef845">tCL</a> = Param.Latency(&quot;CAS latency&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a3fd4b7863d0675623f9d4fcf4e7e261b">tRP</a> = Param.Latency(&quot;Row precharge time&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a1d18debfcaf49a125143125e9471c488">tRAS</a> = Param.Latency(&quot;ACT to PRE delay&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a697ccc69ed7565c11123843aa79fc126">tWR</a> = Param.Latency(&quot;Write recovery time&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a3498a796c766f5549f38ec67b86afbb2">tRTP</a> = Param.Latency(&quot;Read to precharge&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a8c64ef2dd5b5213f7c25ecffd077591f">tBURST</a> = Param.Latency(&quot;Burst duration (for DDR burst length / 2 cycles)&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a11b9ca2212339997f0ee9282bef043ea">tRFC</a> = Param.Latency(&quot;Refresh <a class="el" href="classClockedObject.html#a5dd7a975aae396561aafab3faa698033">cycle</a> time&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#abe6e6760f393c9748af2550b3f80fef8">tREFI</a> = Param.Latency(&quot;Refresh command interval&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aab12a5441587fc9009b2cd7b83865f92">tWTR</a> = Param.Latency(&quot;Write to read switching time&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#ae9c14c1c8f7db3710dff2c3f7477dd73">tRTW</a> = Param.Latency(&quot;Read to write switching time&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aea95c8f8e95256590d16b5e9bcca1f51">tRRD</a> = Param.Latency(&quot;ACT to ACT delay&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a7de8ac1f9497dea29b2aaab67a0fb1cc">tXAW</a> = Param.Latency(&quot;X activation window&quot;)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tuple&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a96b5e1268f3ab4cfa8c9203598fd98c9">activation_limit</a> = Param.Unsigned(&quot;Max number of activates in window&quot;)</td></tr>
</table>
<hr/><h2>変数</h2>
<a class="anchor" id="a96b5e1268f3ab4cfa8c9203598fd98c9"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::activation_limit" ref="a96b5e1268f3ab4cfa8c9203598fd98c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a96b5e1268f3ab4cfa8c9203598fd98c9">activation_limit</a> = Param.Unsigned(&quot;Max number of activates in window&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#a8b6fa0e85fb36be7e08d5c992065d7c2">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#a8b6fa0e85fb36be7e08d5c992065d7c2">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a8b6fa0e85fb36be7e08d5c992065d7c2">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#a8b6fa0e85fb36be7e08d5c992065d7c2">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#a8b6fa0e85fb36be7e08d5c992065d7c2">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#a8b6fa0e85fb36be7e08d5c992065d7c2">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a35512ed731b19b2eacfae921a3c159e0"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::addr_mapping" ref="a35512ed731b19b2eacfae921a3c159e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a35512ed731b19b2eacfae921a3c159e0">addr_mapping</a> = Param.AddrMap('RoRaBaChCo', &quot;Address mapping policy&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a594ca2e17132484351baf7e79ecb5868"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::banks_per_rank" ref="a594ca2e17132484351baf7e79ecb5868" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a594ca2e17132484351baf7e79ecb5868">banks_per_rank</a> = Param.Unsigned(&quot;Number of <a class="el" href="classDRAMCtrl.html#ac4dd7a78e52bcaca6fb18d24b45bb7f3">banks</a> per rank&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#ac43360fda587200e99a090d69163e089">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#ac43360fda587200e99a090d69163e089">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ac43360fda587200e99a090d69163e089">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#ac43360fda587200e99a090d69163e089">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#ac43360fda587200e99a090d69163e089">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#ac43360fda587200e99a090d69163e089">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a515af56f26521d738587f488ea98a63b"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::burst_length" ref="a515af56f26521d738587f488ea98a63b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a515af56f26521d738587f488ea98a63b">burst_length</a> = Param.Unsigned(&quot;Burst lenght (BL) in beats&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#afeba385888f1ce3063d25f20c0e7a89b">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#afeba385888f1ce3063d25f20c0e7a89b">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#afeba385888f1ce3063d25f20c0e7a89b">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#afeba385888f1ce3063d25f20c0e7a89b">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#afeba385888f1ce3063d25f20c0e7a89b">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#afeba385888f1ce3063d25f20c0e7a89b">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="af713f23641a8e59f46aeedcb92721b7f"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::channels" ref="af713f23641a8e59f46aeedcb92721b7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#af713f23641a8e59f46aeedcb92721b7f">channels</a> = Param.Unsigned(1, &quot;Number of <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#af713f23641a8e59f46aeedcb92721b7f">channels</a>&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a17da7064bc5c518791f0c891eff05fda"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::cxx_header" ref="a17da7064bc5c518791f0c891eff05fda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a17da7064bc5c518791f0c891eff05fda">cxx_header</a> = &quot;mem/dram_ctrl.hh&quot;<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a07485b73205fce4f544f48a9debd611f"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::device_bus_width" ref="a07485b73205fce4f544f48a9debd611f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a07485b73205fce4f544f48a9debd611f">device_bus_width</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Unsigned(<span class="stringliteral">&quot;data bus width in bits for each DRAM &quot;</span>\
                                      <span class="stringliteral">&quot;device/chip&quot;</span>)
</pre></div>
<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#ac980afb64b962aec673eeadb21ea8b0e">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#ac980afb64b962aec673eeadb21ea8b0e">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ac980afb64b962aec673eeadb21ea8b0e">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#ac980afb64b962aec673eeadb21ea8b0e">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#ac980afb64b962aec673eeadb21ea8b0e">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#ac980afb64b962aec673eeadb21ea8b0e">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="acb160e4605e4602317ce572b167a777c"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::device_rowbuffer_size" ref="acb160e4605e4602317ce572b167a777c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#acb160e4605e4602317ce572b167a777c">device_rowbuffer_size</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.MemorySize(<span class="stringliteral">&quot;Page (row buffer) size per &quot;</span>\
                                           <span class="stringliteral">&quot;device/chip&quot;</span>)
</pre></div>
<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#ab24d9a52c5c94331e40478cc93e9abe1">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#ab24d9a52c5c94331e40478cc93e9abe1">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ab24d9a52c5c94331e40478cc93e9abe1">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#ab24d9a52c5c94331e40478cc93e9abe1">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#ab24d9a52c5c94331e40478cc93e9abe1">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#ab24d9a52c5c94331e40478cc93e9abe1">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="aca94f785cead0d3d819f1a1f2d2f5aa9"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::devices_per_rank" ref="aca94f785cead0d3d819f1a1f2d2f5aa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aca94f785cead0d3d819f1a1f2d2f5aa9">devices_per_rank</a> = Param.Unsigned(&quot;Number of devices/chips per rank&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#a60039c77757fd0118d81754311d71cfb">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#a60039c77757fd0118d81754311d71cfb">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a60039c77757fd0118d81754311d71cfb">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#a60039c77757fd0118d81754311d71cfb">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#a60039c77757fd0118d81754311d71cfb">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#a60039c77757fd0118d81754311d71cfb">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a2c202719d898485a257f5e005b9d2706"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::max_accesses_per_row" ref="a2c202719d898485a257f5e005b9d2706" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a2c202719d898485a257f5e005b9d2706">max_accesses_per_row</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Unsigned(16, <span class="stringliteral">&quot;Max accesses per row before &quot;</span>
                                          <span class="stringliteral">&quot;closing&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="ae14f8bbae75800115807fdeb5540a8ef"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::mem_sched_policy" ref="ae14f8bbae75800115807fdeb5540a8ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#ae14f8bbae75800115807fdeb5540a8ef">mem_sched_policy</a> = Param.MemSched('frfcfs', &quot;Memory scheduling policy&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aae741e23886d2d87de163d08ce065b7a"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::min_writes_per_switch" ref="aae741e23886d2d87de163d08ce065b7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aae741e23886d2d87de163d08ce065b7a">min_writes_per_switch</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>初期値:</b><div class="fragment"><pre class="fragment">Param.Unsigned(16, <span class="stringliteral">&quot;Minimum write bursts before &quot;</span>
                                           <span class="stringliteral">&quot;switching to reads&quot;</span>)
</pre></div>
</div>
</div>
<a class="anchor" id="acdcd49cb93b86bb634e7f962e22cff9e"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::page_policy" ref="acdcd49cb93b86bb634e7f962e22cff9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#acdcd49cb93b86bb634e7f962e22cff9e">page_policy</a> = Param.PageManage('open_adaptive', &quot;Page management policy&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1aadf525515ecfcf662c2aa51a503763"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::port" ref="a1aadf525515ecfcf662c2aa51a503763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a1aadf525515ecfcf662c2aa51a503763">port</a> = <a class="el" href="classSlavePort.html">SlavePort</a>(&quot;Slave <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a1aadf525515ecfcf662c2aa51a503763">port</a>&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa95cbd3a64893b94d352bece9d0c9794"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::ranks_per_channel" ref="aa95cbd3a64893b94d352bece9d0c9794" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aa95cbd3a64893b94d352bece9d0c9794">ranks_per_channel</a> = Param.Unsigned(&quot;Number of ranks per channel&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#ab610af52b1f27db17e9de304176a80a8">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#ab610af52b1f27db17e9de304176a80a8">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ab610af52b1f27db17e9de304176a80a8">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#ab610af52b1f27db17e9de304176a80a8">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#ab610af52b1f27db17e9de304176a80a8">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#ab610af52b1f27db17e9de304176a80a8">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a5565530152f22fcf573df39bc15f2cbb"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::read_buffer_size" ref="a5565530152f22fcf573df39bc15f2cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a5565530152f22fcf573df39bc15f2cbb">read_buffer_size</a> = Param.Unsigned(32, &quot;Number of read queue entries&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a595c9b794d86d2ca9ca2bc28a8be9adf"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::static_backend_latency" ref="a595c9b794d86d2ca9ca2bc28a8be9adf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a595c9b794d86d2ca9ca2bc28a8be9adf">static_backend_latency</a> = Param.Latency(&quot;10ns&quot;, &quot;Static backend latency&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a37607d1e67471a6c3fdd8746152f911a"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::static_frontend_latency" ref="a37607d1e67471a6c3fdd8746152f911a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a37607d1e67471a6c3fdd8746152f911a">static_frontend_latency</a> = Param.Latency(&quot;10ns&quot;, &quot;Static frontend latency&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c64ef2dd5b5213f7c25ecffd077591f"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tBURST" ref="a8c64ef2dd5b5213f7c25ecffd077591f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a8c64ef2dd5b5213f7c25ecffd077591f">tBURST</a> = Param.Latency(&quot;Burst duration (for DDR burst length / 2 cycles)&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#af962cc8ff13de9c28027368562b67c1e">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__2133__x64.html#af962cc8ff13de9c28027368562b67c1e">DDR3_2133_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#af962cc8ff13de9c28027368562b67c1e">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#af962cc8ff13de9c28027368562b67c1e">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#af962cc8ff13de9c28027368562b67c1e">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#af962cc8ff13de9c28027368562b67c1e">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#af962cc8ff13de9c28027368562b67c1e">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a028d6bb21e2386ba31699d3c56396a6f"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tCK" ref="a028d6bb21e2386ba31699d3c56396a6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a028d6bb21e2386ba31699d3c56396a6f">tCK</a> = Param.Latency(&quot;Clock period&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#a78016df5bd6c91551bcf487d3d665ebe">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__2133__x64.html#a78016df5bd6c91551bcf487d3d665ebe">DDR3_2133_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#a78016df5bd6c91551bcf487d3d665ebe">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a78016df5bd6c91551bcf487d3d665ebe">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#a78016df5bd6c91551bcf487d3d665ebe">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#a78016df5bd6c91551bcf487d3d665ebe">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#a78016df5bd6c91551bcf487d3d665ebe">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a9bec1443ae22542fb65468589d8ef845"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tCL" ref="a9bec1443ae22542fb65468589d8ef845" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a9bec1443ae22542fb65468589d8ef845">tCL</a> = Param.Latency(&quot;CAS latency&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#a009c2614e5d317cb4805a4a98ace1b19">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__2133__x64.html#a009c2614e5d317cb4805a4a98ace1b19">DDR3_2133_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#a009c2614e5d317cb4805a4a98ace1b19">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a009c2614e5d317cb4805a4a98ace1b19">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#a009c2614e5d317cb4805a4a98ace1b19">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#a009c2614e5d317cb4805a4a98ace1b19">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#a009c2614e5d317cb4805a4a98ace1b19">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a1d18debfcaf49a125143125e9471c488"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tRAS" ref="a1d18debfcaf49a125143125e9471c488" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a1d18debfcaf49a125143125e9471c488">tRAS</a> = Param.Latency(&quot;ACT to PRE delay&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#a1b5f15dad9d492ce5d0167e1581de8cc">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__2133__x64.html#a1b5f15dad9d492ce5d0167e1581de8cc">DDR3_2133_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#a1b5f15dad9d492ce5d0167e1581de8cc">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a1b5f15dad9d492ce5d0167e1581de8cc">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#a1b5f15dad9d492ce5d0167e1581de8cc">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#a1b5f15dad9d492ce5d0167e1581de8cc">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#a1b5f15dad9d492ce5d0167e1581de8cc">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="ac5b640410cc96d56859a99453a4d4edf"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tRCD" ref="ac5b640410cc96d56859a99453a4d4edf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#ac5b640410cc96d56859a99453a4d4edf">tRCD</a> = Param.Latency(&quot;RAS to CAS delay&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#a31691ebf1f58ff89b00f261f5adea8e2">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__2133__x64.html#a31691ebf1f58ff89b00f261f5adea8e2">DDR3_2133_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#a31691ebf1f58ff89b00f261f5adea8e2">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a31691ebf1f58ff89b00f261f5adea8e2">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#a31691ebf1f58ff89b00f261f5adea8e2">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#a31691ebf1f58ff89b00f261f5adea8e2">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#a31691ebf1f58ff89b00f261f5adea8e2">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="abe6e6760f393c9748af2550b3f80fef8"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tREFI" ref="abe6e6760f393c9748af2550b3f80fef8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#abe6e6760f393c9748af2550b3f80fef8">tREFI</a> = Param.Latency(&quot;Refresh command interval&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#af5f78c485be05aaae52d87151ee0cb92">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#af5f78c485be05aaae52d87151ee0cb92">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#af5f78c485be05aaae52d87151ee0cb92">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#af5f78c485be05aaae52d87151ee0cb92">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#af5f78c485be05aaae52d87151ee0cb92">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#af5f78c485be05aaae52d87151ee0cb92">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a11b9ca2212339997f0ee9282bef043ea"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tRFC" ref="a11b9ca2212339997f0ee9282bef043ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a11b9ca2212339997f0ee9282bef043ea">tRFC</a> = Param.Latency(&quot;Refresh <a class="el" href="classClockedObject.html#a5dd7a975aae396561aafab3faa698033">cycle</a> time&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#a05307f048be759575436bb4a58206f04">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#a05307f048be759575436bb4a58206f04">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a05307f048be759575436bb4a58206f04">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#a05307f048be759575436bb4a58206f04">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#a05307f048be759575436bb4a58206f04">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#a05307f048be759575436bb4a58206f04">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a3fd4b7863d0675623f9d4fcf4e7e261b"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tRP" ref="a3fd4b7863d0675623f9d4fcf4e7e261b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a3fd4b7863d0675623f9d4fcf4e7e261b">tRP</a> = Param.Latency(&quot;Row precharge time&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#aeda425967c3cf2880bdc1640e9733439">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__2133__x64.html#aeda425967c3cf2880bdc1640e9733439">DDR3_2133_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#aeda425967c3cf2880bdc1640e9733439">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#aeda425967c3cf2880bdc1640e9733439">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#aeda425967c3cf2880bdc1640e9733439">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#aeda425967c3cf2880bdc1640e9733439">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#aeda425967c3cf2880bdc1640e9733439">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="aea95c8f8e95256590d16b5e9bcca1f51"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tRRD" ref="aea95c8f8e95256590d16b5e9bcca1f51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aea95c8f8e95256590d16b5e9bcca1f51">tRRD</a> = Param.Latency(&quot;ACT to ACT delay&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#ad1724b7d6484bbc6051f43d4ae9e16d2">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__2133__x64.html#ad1724b7d6484bbc6051f43d4ae9e16d2">DDR3_2133_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#ad1724b7d6484bbc6051f43d4ae9e16d2">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ad1724b7d6484bbc6051f43d4ae9e16d2">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#ad1724b7d6484bbc6051f43d4ae9e16d2">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#ad1724b7d6484bbc6051f43d4ae9e16d2">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#ad1724b7d6484bbc6051f43d4ae9e16d2">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a3498a796c766f5549f38ec67b86afbb2"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tRTP" ref="a3498a796c766f5549f38ec67b86afbb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a3498a796c766f5549f38ec67b86afbb2">tRTP</a> = Param.Latency(&quot;Read to precharge&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#ac0793c2fe127d7331efb7012e82dae77">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#ac0793c2fe127d7331efb7012e82dae77">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#ac0793c2fe127d7331efb7012e82dae77">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#ac0793c2fe127d7331efb7012e82dae77">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#ac0793c2fe127d7331efb7012e82dae77">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#ac0793c2fe127d7331efb7012e82dae77">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="ae9c14c1c8f7db3710dff2c3f7477dd73"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tRTW" ref="ae9c14c1c8f7db3710dff2c3f7477dd73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#ae9c14c1c8f7db3710dff2c3f7477dd73">tRTW</a> = Param.Latency(&quot;Read to write switching time&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#acbc9a68ca72d4052b4dd232251436d23">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#acbc9a68ca72d4052b4dd232251436d23">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#acbc9a68ca72d4052b4dd232251436d23">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#acbc9a68ca72d4052b4dd232251436d23">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#acbc9a68ca72d4052b4dd232251436d23">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#acbc9a68ca72d4052b4dd232251436d23">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a697ccc69ed7565c11123843aa79fc126"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tWR" ref="a697ccc69ed7565c11123843aa79fc126" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a697ccc69ed7565c11123843aa79fc126">tWR</a> = Param.Latency(&quot;Write recovery time&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#a9d8360f5123eaf9b5b6013adca83d1ae">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#a9d8360f5123eaf9b5b6013adca83d1ae">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a9d8360f5123eaf9b5b6013adca83d1ae">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#a9d8360f5123eaf9b5b6013adca83d1ae">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#a9d8360f5123eaf9b5b6013adca83d1ae">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#a9d8360f5123eaf9b5b6013adca83d1ae">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="aab12a5441587fc9009b2cd7b83865f92"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tWTR" ref="aab12a5441587fc9009b2cd7b83865f92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#aab12a5441587fc9009b2cd7b83865f92">tWTR</a> = Param.Latency(&quot;Write to read switching time&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#a3c80caef2fc7879e455259bd9390d6d1">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#a3c80caef2fc7879e455259bd9390d6d1">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a3c80caef2fc7879e455259bd9390d6d1">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#a3c80caef2fc7879e455259bd9390d6d1">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#a3c80caef2fc7879e455259bd9390d6d1">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#a3c80caef2fc7879e455259bd9390d6d1">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="a7de8ac1f9497dea29b2aaab67a0fb1cc"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::tXAW" ref="a7de8ac1f9497dea29b2aaab67a0fb1cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a7de8ac1f9497dea29b2aaab67a0fb1cc">tXAW</a> = Param.Latency(&quot;X activation window&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl_1_1DDR3__1600__x64.html#a94c112e585153e09e803751da3cfafcd">DDR3_1600_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__2133__x64.html#a94c112e585153e09e803751da3cfafcd">DDR3_2133_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR4__2400__x64.html#a94c112e585153e09e803751da3cfafcd">DDR4_2400_x64</a>, <a class="el" href="classDRAMCtrl_1_1DDR3__1333__x64__DRAMSim2.html#a94c112e585153e09e803751da3cfafcd">DDR3_1333_x64_DRAMSim2</a>, <a class="el" href="classDRAMCtrl_1_1LPDDR2__S4__1066__x32.html#a94c112e585153e09e803751da3cfafcd">LPDDR2_S4_1066_x32</a>, <a class="el" href="classDRAMCtrl_1_1WideIO__200__x128.html#a94c112e585153e09e803751da3cfafcd">WideIO_200_x128</a>, と <a class="el" href="classDRAMCtrl_1_1LPDDR3__1600__x32.html#a94c112e585153e09e803751da3cfafcd">LPDDR3_1600_x32</a>で再定義されています。</p>

</div>
</div>
<a class="anchor" id="acce15679d830831b0bbe8ebc2a60b2ca"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::type" ref="acce15679d830831b0bbe8ebc2a60b2ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#acce15679d830831b0bbe8ebc2a60b2ca">type</a> = '<a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html">DRAMCtrl</a>'<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afcd1312043c865c85b8db72167b6eccf"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::write_buffer_size" ref="afcd1312043c865c85b8db72167b6eccf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#afcd1312043c865c85b8db72167b6eccf">write_buffer_size</a> = Param.Unsigned(64, &quot;Number of write queue entries&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a085a7db2cf6b40fb8b91f5a312776d99"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::write_high_thresh_perc" ref="a085a7db2cf6b40fb8b91f5a312776d99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a085a7db2cf6b40fb8b91f5a312776d99">write_high_thresh_perc</a> = Param.Percent(85, &quot;Threshold to force writes&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a214c964ae36e59109324212f7136d419"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl::write_low_thresh_perc" ref="a214c964ae36e59109324212f7136d419" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tuple <a class="el" href="classDRAMCtrl_1_1DRAMCtrl.html#a214c964ae36e59109324212f7136d419">write_low_thresh_perc</a> = Param.Percent(50, &quot;Threshold to start writes&quot;)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>mem/<a class="el" href="DRAMCtrl_8py.html">DRAMCtrl.py</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
