# axcflow
A quick flow to synthesise and generate reports on Verilog RTL. Specialised for *approximate computing* (AxC) targets.


## Quickstart
```
python3 main.py /full/path/to/topmodule.v
```
Make sure the Verilog file has the same name as the targeted module.