# Fri Dec 01 16:52:34 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 175MB)

@N: MO111 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":206:7:206:13|Tristate driver FIC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net FIC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":205:7:205:18|Tristate driver IO_CALIB_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net IO_CALIB_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":204:7:204:13|Tristate driver ECC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net ECC_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":203:7:203:22|Tristate driver PLL_LOCKLOST_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net PLL_LOCKLOST_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":202:7:202:18|Tristate driver PLL_LOCK_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net PLL_LOCK_INT (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_1 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_1 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_2 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_2 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_3 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_3 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_4 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_4 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\fddrc_0\ddr_memory_ctrl_fddrc_0_rtg4fddrc.v":188:14:188:26|Tristate driver AHB1_S_HRDATA_5 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) on net AHB1_S_HRDATA_5 (in view: work.DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance _T_594[20:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v":530:2:530:7|Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance _T_84_hburst[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2687[5:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_1 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v":1009:2:1009:7|Removing sequential instance SystemBus._T_2793_0 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2005:27:2005:51|Found ROM .delname. (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) with 4 words by 3 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 183MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog))
original code -> new code
   0000 -> 0000000000000000
   0001 -> 0000000000000011
   0010 -> 0000000000000101
   0011 -> 0000000000001001
   0100 -> 0000000000010001
   0101 -> 0000000000100001
   0110 -> 0000000001000001
   0111 -> 0000000010000001
   1000 -> 0000000100000001
   1001 -> 0000001000000001
   1010 -> 0000010000000001
   1011 -> 0000100000000001
   1100 -> 0001000000000001
   1101 -> 0010000000000001
   1110 -> 0100000000000001
   1111 -> 1000000000000001
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[15] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing FSM register arbRegSMCurrentState[14] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) because its output is a constant.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_1s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_1s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_25s_1s(verilog) instance Count[31:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_25s_1s(verilog) instance PreScale[9:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen_0s_1s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async_1s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000000
   00000000000000000000000000000001 -> 000011
   00000000000000000000000000000010 -> 000101
   00000000000000000000000000000011 -> 001001
   00000000000000000000000000000100 -> 010001
   00000000000000000000000000000101 -> 100001
Encoding state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_1s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_1s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine ICYCLE[3:0] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":1031:4:1031:9|There are no possible illegal states for state machine ICYCLE[3:0] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":1031:4:1031:9|Found counter in view:work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog) instance SMADDR[7:0] 
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":484:12:484:17|Removing sequential instance UROM\.INSTR_ADDR[11] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":484:12:484:17|Removing sequential instance UROM\.INSTR_ADDR[12] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\coreabc.v":484:12:484:17|Removing sequential instance UROM\.INSTR_ADDR[13] (in view: work.DDR_MEMORY_CTRL_COREABC_0_COREABC_Z13(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[11:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 12 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[9:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 10 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 16 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.Queue_3.ram_size[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 7 bits.
@N: MF135 :|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[12:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 13 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v":255:2:255:7|RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v":277:2:277:7|RAM SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[16] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[17] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[18] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[19] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[20] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[21] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[22] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[23] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[24] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[25] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[26] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[30] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v":167:2:167:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO161 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Register bit PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_size_0_[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_size_0_[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Register bit error_TLBuffer.Queue_3.ram_opcode_0_[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 5 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v":277:2:277:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 2 bits.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Boundary register dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Boundary register dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Register bit dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_2.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_3.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_4.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_5.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_6.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_7.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_8.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_9.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_10.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_11.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_12.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_13.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_14.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_15.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_27.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v":63:3:63:8|Register bit DMCONTROL.reg_28.q (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v":213:2:213:7|RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore2_addr[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore2_addr[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore1_addr[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Removing sequential instance pstore1_addr[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[3] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[2] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit probe_bits_address[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s1_req_cmd[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit s1_req_tag[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":3017:2:3017:7|Register bit pstore1_cmd[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2071:19:2071:37|Found 26 by 26 bit equality operator ('==') _T_1289 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":1793:18:1793:34|Found 19 by 19 bit equality operator ('==') _T_433 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2167:19:2167:37|Found 11 by 11 bit equality operator ('==') _T_1571 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v":2196:19:2196:37|Found 11 by 11 bit equality operator ('==') _T_1627 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@W: FX107 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":344:18:344:34|Found 19 by 19 bit equality operator ('==') _T_239 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog))
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_4_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_4_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_3_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_3_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_2_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_2_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_1_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_1_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_0_pc[1] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v":609:2:609:7|Register bit elts_0_pc[0] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance wb_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance wb_reg_pc[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit ex_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit mem_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[24] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[23] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[22] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[21] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[20] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[19] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[18] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[17] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[16] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[15] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[14] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[13] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[12] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[11] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[10] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[9] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[8] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[7] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[6] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[5] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Register bit wb_reg_cause[4] (in view view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_246[5:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_250[57:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_237[57:0] 
@N: MF179 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":234:18:234:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":276:18:276:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":287:18:287:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v":224:17:224:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v":396:2:396:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v":145:2:145:7|RAM ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_18(verilog)) is 2 words by 2 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N: MF135 :|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 5 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v":299:2:299:7|RAM PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_82[9:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v":474:2:474:7|Found counter in view:CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_109[9:0] 
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_opcode_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance c.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 194MB peak: 195MB)

@W: BN132 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v":3396:2:3396:7|Removing sequential instance reg_mcause[10] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance ex_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Removing sequential instance error_TLBuffer.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v":181:2:181:7|Removing sequential instance error_TLBuffer.Queue_3.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[28] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v":1169:2:1169:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA._T_119_0_bits_address[29] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Removing sequential instance debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v":308:2:308:7|Boundary register debug_1.dmOuter.dmInner_TLAsyncCrossingSource.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance debug_1.dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Boundary register debug_1.dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v":179:2:179:7|Removing sequential instance error.c.ram_size_0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[15] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[15] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_3.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_0_[27] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_0_ (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode_0_[1] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v":195:2:195:7|Removing sequential instance PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_param_0_[2] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram1_[6] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance SystemBus_TLBuffer.Queue_3.ram_size.SystemBus_TLBuffer.Queue_3.ram_size_ram0_[6] (in view: CORERISCVRV32IMA_LIB.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 242MB peak: 261MB)

@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[8] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[9] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[10] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[16] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[17] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[18] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[19] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[20] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[21] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[22] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[23] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[24] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[25] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[26] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[27] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[28] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[29] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[30] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[31] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[8] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[9] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[10] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[16] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[17] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[18] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[19] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[20] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[21] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[22] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[23] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[24] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[25] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[26] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[27] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[28] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[29] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[30] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[31] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[8] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[9] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[10] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[16] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[17] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[18] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[19] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[20] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[21] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[22] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[23] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[24] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[25] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[26] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[27] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[8] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[9] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[10] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[16] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[17] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[18] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[19] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[20] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[21] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[22] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[23] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[24] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[25] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[26] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[8] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[9] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[10] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[16] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[17] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[18] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[19] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[20] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[21] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[22] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[23] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[24] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[25] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[26] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: FF150 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":1586:65:1586:67|Multiplier MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":324:2:324:7|Boundary register MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmInner.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_opcode[0] (in view: work.PROC_SUBSYSTEM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v":3039:2:3039:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.core.mem_reg_pc[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v":157:2:157:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.error.a.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[12] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.SystemBus_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[12] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v":159:2:159:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.error_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v":225:2:225:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.error_TLBuffer.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v":243:2:243:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_5.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v":171:2:171:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_4.ram_size_0_[3] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 267MB peak: 268MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 245MB peak: 300MB)

@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v":255:2:255:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[1] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0_ (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_755 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_550 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_345 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 249MB peak: 300MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 275MB peak: 300MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:52s; Memory used current: 271MB peak: 300MB)

@N: MO106 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Found ROM .delname. (in view: work.PROC_SUBSYSTEM(verilog)) with 152 words by 57 bits.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[6] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[7] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[8] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[20] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[21] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[22] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[23] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\ddr_memory_ctrl\coreabc_0\rtl\vlog\core\instructions.v":79:4:79:7|Removing sequential instance DDR_MEMORY_CTRL_0.COREABC_0.UROM\.UROM.doins_0_dreg[24] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v":530:2:530:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB._T_84_addr[27] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_271 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_681 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_836 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_631 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_426 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v":267:2:267:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_address_0_[27] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v":1078:2:1078:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_476 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v":201:2:201:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.plic.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_extra_0_[6] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:57s; Memory used current: 273MB peak: 300MB)

@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[16] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHADDR[31] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[15] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[14] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[13] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[12] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[10] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[9] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.SDATASELInt[8] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:01m:06s; Memory used current: 281MB peak: 347MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:07s		    -8.30ns		13874 /      5546
   2		0h:01m:08s		    -7.90ns		12398 /      5546
   3		0h:01m:08s		    -7.90ns		12400 /      5546
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158[24] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[29] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_ns[11] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[6] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[22] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[8] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   4		0h:01m:12s		    -7.26ns		12465 /      5546
   5		0h:01m:13s		    -7.11ns		12470 /      5546
   6		0h:01m:13s		    -6.89ns		12470 /      5546
   7		0h:01m:13s		    -6.56ns		12480 /      5546
   8		0h:01m:13s		    -6.38ns		12486 /      5546
   9		0h:01m:14s		    -6.35ns		12488 /      5546
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158[14] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[30] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[25] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[7] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[21] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[3] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[5] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[4] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_d_0[31] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2160[12] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2160[9] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[27] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[16] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[17] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_0[18] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v":498:19:498:36|Replicating instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.PeripheryBus._T_2158_d_0[26] (in view: work.PROC_SUBSYSTEM(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 16 LUTs via timing driven replication


  10		0h:01m:15s		    -6.60ns		12505 /      5546
  11		0h:01m:15s		    -6.25ns		12507 /      5546
  12		0h:01m:15s		    -6.26ns		12507 /      5546
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_3_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_2_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0_en (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[19] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[20] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[21] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[22] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[23] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[24] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[25] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[26] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[27] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[28] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[29] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[30] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[31] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[4] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[6] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[7] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[8] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[9] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[10] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[11] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[12] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[13] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[14] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[15] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[16] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[17] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[18] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\miv_rv32ima_l1_ahb_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v":481:2:481:7|Removing sequential instance MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.frontend.icache._T_350_0[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: FP130 |Promoting Net AND2_0_Y on CLKINT  I_2463 
@N: FP130 |Promoting Net MIV_RV32IMA_L1_AHB_0.ChiselTop0.dmiResetCatch.reset_n_catch_reg_io_q[0] on CLKINT  I_2464 
@N: FP130 |Promoting Net reset_synchronizer_0_reset_sync on CLKINT  I_2465 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:19s; Memory used current: 295MB peak: 347MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:01m:20s; Memory used current: 304MB peak: 347MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 5563 clock pin(s) of sequential element(s)
0 instances converted, 5563 sequential instances remain driven by gated/generated clocks

================================================= Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element                        Drive Element Type     Fanout     Sample Instance                        
----------------------------------------------------------------------------------------------------------------------------------
@K:CKID0004       COREJTAGDEBUG_0.genblk1.UJTAG_inst     UJTAG                  17         COREJTAGDEBUG_0.genblk4.UJ_JTAG.UTDODRV
==================================================================================================================================
============================================================================================ Gated/Generated Clocks ============================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                                   Explanation                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       RTG4FCCC_0.CCC_INST                             CCC                    5141       reset_synchronizer_0.sync_deasert_reg[1]          No gated clock conversion method for cell cell:ACG4.SLE   
@K:CKID0002       RTG4FCCC_0.CCC_INST                             CCC                    128        DDR_MEMORY_CTRL_0.FDDRC_0.U0                      No gated clock conversion method for cell cell:work.FDDR_W
@K:CKID0003       COREJTAGDEBUG_0.genblk4.UJ_JTAG.un1_DUT_TCK     CFG4                   294        MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.skipOpReg     No gated clock conversion method for cell cell:ACG4.SLE   
================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:21s; Memory used current: 217MB peak: 347MB)

Writing Analyst data base C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\synwork\PROC_SUBSYSTEM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:24s; Memory used current: 275MB peak: 347MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\synthesis\PROC_SUBSYSTEM.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:01m:26s; Memory used current: 278MB peak: 347MB)


Start final timing analysis (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:27s; Memory used current: 264MB peak: 347MB)

@W: MT246 :"c:\users\ciaran.lappin\downloads\m2s060\rtg4-development-kit-master\modify_the_fpga_design\miv_rv32ima_basedesign_vlog\component\work\proc_subsystem\rtg4fccc_0\proc_subsystem_rtg4fccc_0_rtg4fccc.v":23:12:23:19|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:RTG4FCCC_0.GL1_net"
@W: MT420 |Found inferred clock PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:RTG4FCCC_0.GL0_net"
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z11|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.iUDRCK"
@W: MT420 |Found inferred clock COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.genblk4\.UJ_JTAG.un1_DUT_TCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 01 16:54:02 2017
#


Top view:               PROC_SUBSYSTEM
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ciaran.lappin\Downloads\M2s060\RTG4-Development-Kit-master\Modify_The_FPGA_Design\MIV_RV32IMA_BaseDesign_vlog\designer\PROC_SUBSYSTEM\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -8.856

                                                              Requested     Estimated      Requested     Estimated                Clock        Clock              
Starting Clock                                                Frequency     Frequency      Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock       100.0 MHz     100.1 MHz      10.000        9.995         0.003      inferred     Inferred_clkgroup_2
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                       100.0 MHz     104.4 MHz      10.000        9.574         0.213      inferred     Inferred_clkgroup_3
PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     100.0 MHz     53.0 MHz       10.000        18.856        -8.856     inferred     Inferred_clkgroup_0
PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     100.0 MHz     85.5 MHz       10.000        11.702        -1.702     inferred     Inferred_clkgroup_1
System                                                        100.0 MHz     1029.4 MHz     10.000        0.971         9.029      system       system_clkgroup    
==================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                   Ending                                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                     System                                                     |  10.000      9.029   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock  |  10.000      2.940   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock  |  10.000      3.211   |  No paths    -      |  10.000      3.752  |  No paths    -    
System                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock    |  No paths    -       |  No paths    -      |  10.000      5.857  |  No paths    -    
System                                                     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                    |  10.000      3.323   |  No paths    -      |  10.000      7.360  |  No paths    -    
PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock  PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock  |  10.000      -8.856  |  No paths    -      |  No paths    -      |  No paths    -    
PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock  COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock    |  No paths    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock  PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock  |  10.000      -1.702  |  No paths    -      |  5.000       0.848  |  5.000       2.053
COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock    PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock  |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock    COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock    |  10.000      5.898   |  10.000      2.033  |  5.000       0.003  |  5.000       1.137
COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock    COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                    System                                                     |  10.000      8.049   |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                    COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock    |  No paths    -       |  Diff grp    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                    COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                    |  10.000      2.227   |  No paths    -      |  5.000       0.213  |  No paths    -    
=============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                     Starting                                                                                                                    Arrival          
Instance                                                                                                                                             Reference                                                   Type     Pin     Net                                            Time        Slack
                                                                                                                                                     Clock                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]                        COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       _T_206_sn                                      0.289       0.003
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]                        COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.289       0.081
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]                        COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.289       0.113
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]                        COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.289       0.365
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]                        COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.289       0.464
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.idcodeChain.regs_0                                                                                               COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       idcodeChain_io_chainOut_data                   0.289       1.137
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.dtmInfoChain.regs_0                                                                                              COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       dtmInfoChain_io_chainOut_data                  0.289       1.325
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.dmiAccessChain.regs_0                                                                                            COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       dmiAccessChain_io_chainOut_data                0.289       1.383
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       reg_3_q                                        0.289       1.960
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.dmiReqReg_addr[1]                                                                                                COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      Q       dtm_io_dmi_req_bits_addr[1]                    0.289       2.033
==================================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                               Starting                                                                                  Required          
Instance                                                                                                                                       Reference                                                   Type     Pin     Net          Time         Slack
                                                                                                                                               Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q                                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      D       N_5462_i     4.771        0.003
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q                                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      D       N_5463_i     4.771        0.003
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q                                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      D       N_5455_i     4.771        0.003
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q                                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      D       N_5456_i     4.771        0.003
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q                                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      D       N_5457_i     4.771        0.003
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q                                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      D       N_5458_i     4.771        0.003
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q                                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      D       N_5459_i     4.771        0.003
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q                                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      D       N_5460_i     4.771        0.003
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q                                                                     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      D       N_5461_i     4.771        0.003
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_hartsel[0]     COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     SLE      EN      N_5543_i     4.707        0.445
===========================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.229
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.771

    - Propagation time:                      4.769
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.003

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q / D
    The start point is clocked by            COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock [falling] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.PROC_SUBSYSTEM_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     SLE      Q        Out     0.289     0.289       -         
_T_206_sn                                                                                                                         Net      -        -       0.848     -           12        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter._m4_e_1                                                                   CFG4     D        In      -         1.138       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter._m4_e_1                                                                   CFG4     Y        Out     0.423     1.560       -         
_m4_e_1                                                                                                                           Net      -        -       0.548     -           2         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_i_4                                                               CFG4     C        In      -         2.108       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_17_i_4                                                               CFG4     Y        Out     0.312     2.420       -         
N_5409_i                                                                                                                          Net      -        -       0.893     -           28        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_14_i_o2[9]                                                           CFG4     C        In      -         3.314       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter._GEN_14_i_o2[9]                                                           CFG4     Y        Out     0.312     3.626       -         
N_5471                                                                                                                            Net      -        -       0.722     -           9         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q_RNO                                                    CFG4     C        In      -         4.348       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q_RNO                                                    CFG4     Y        Out     0.283     4.631       -         
N_5455_i                                                                                                                          Net      -        -       0.138     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q                                                        SLE      D        In      -         4.769       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.997 is 1.848(37.0%) logic and 3.149(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: COREJTAGDEBUG_Z11|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                                   Type     Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[4]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[4]     0.289       0.213
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[3]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[3]     0.261       0.290
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[2]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[2]     0.289       0.880
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[2]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count[2]     0.261       0.910
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[1]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count[1]     0.261       0.920
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[1]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[1]     0.289       1.046
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[5]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count[5]     0.261       1.100
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[4]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count[4]     0.261       1.112
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[0]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       state[0]     0.289       1.135
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[0]     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      Q       count[0]     0.289       1.746
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                      Required          
Instance                                        Reference                                   Type     Pin     Net              Time         Slack
                                                Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.endofshift     COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       endofshift_2     4.736        0.213
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[0]       COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_24_i_0         9.771        2.227
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.tmsenb         COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_162            4.736        2.404
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[2]       COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_22             9.771        2.750
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[1]       COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_15             9.736        3.205
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[3]       COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_30_i           9.771        3.547
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[0]       COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_329_i          9.771        3.643
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[4]       COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_28_i           9.771        3.757
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[1]       COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_307_i          9.771        3.778
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.count[2]       COREJTAGDEBUG_Z11|iUDRCK_inferred_clock     SLE      D       N_32_i           9.771        3.778
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.736

    - Propagation time:                      4.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.213

    Number of logic level(s):                4
    Starting point:                          COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[4] / Q
    Ending point:                            COREJTAGDEBUG_0.genblk4\.UJ_JTAG.endofshift / D
    The start point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z11|iUDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state[4]                           SLE      Q        Out     0.289     0.289       -         
state[4]                                                            Net      -        -       0.962     -           22        
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state_24_1_iv_i_a3_0[2]            CFG2     B        In      -         1.251       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.state_24_1_iv_i_a3_0[2]            CFG2     Y        Out     0.182     1.433       -         
N_162                                                               Net      -        -       0.898     -           12        
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.countnextzero_m6_0_RNI52111        CFG4     D        In      -         2.331       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.countnextzero_m6_0_RNI52111        CFG4     Y        Out     0.423     2.754       -         
countnextzero_N_3_mux_i_1                                           Net      -        -       0.483     -           1         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.countnextzero_m6_a1_2_RNIB8EP1     CFG4     B        In      -         3.237       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.countnextzero_m6_a1_2_RNIB8EP1     CFG4     Y        Out     0.182     3.419       -         
countnextzero                                                       Net      -        -       0.783     -           14        
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.endofshift_RNO                     CFG4     B        In      -         4.202       -         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.endofshift_RNO                     CFG4     Y        Out     0.182     4.385       -         
endofshift_2                                                        Net      -        -       0.138     -           1         
COREJTAGDEBUG_0.genblk4\.UJ_JTAG.endofshift                         SLE      D        In      -         4.523       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 4.787 is 1.523(31.8%) logic and 3.264(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                                                          Arrival           
Instance                                                               Reference                                                     Type     Pin     Net                Time        Slack 
                                                                       Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4]       PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     SLE      Q       s2_req_cmd[4]      0.289       -8.856
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[1]     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     SLE      Q       s2_req_cmd[1]      0.289       -8.756
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3513             PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     SLE      Q       _T_3513            0.289       -8.710
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     SLE      Q       s2_req_cmd[0]      0.289       -8.563
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3515_ae_st       PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     SLE      Q       _T_3515_ae_st      0.289       -8.478
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     SLE      Q       s2_req_cmd[2]      0.289       -8.345
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3515_ae_ld       PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     SLE      Q       _T_3515_ae_ld      0.289       -8.297
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3515_ma_ld       PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     SLE      Q       _T_3515_ma_ld      0.289       -8.229
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     SLE      Q       s2_req_cmd[3]      0.289       -8.051
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_addr[6]      PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     SLE      Q       s2_req_addr[6]     0.289       -7.767
===========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                                                                                             Required           
Instance                                                                           Reference                                                     Type            Pin           Net                                      Time         Slack 
                                                                                   Clock                                                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     RAM64x18_RT     A_ADDR[0]     tag_array_0_s1_meta_addr_pipe_0_0[0]     3.965        -8.856
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     RAM64x18_RT     A_ADDR[1]     tag_array_0_s1_meta_addr_pipe_0_0[1]     3.965        -8.856
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     RAM64x18_RT     A_ADDR[2]     tag_array_0_s1_meta_addr_pipe_0_0[2]     3.965        -8.856
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     RAM64x18_RT     A_ADDR[3]     tag_array_0_s1_meta_addr_pipe_0_0[3]     3.965        -8.856
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     RAM64x18_RT     A_ADDR[4]     tag_array_0_s1_meta_addr_pipe_0_0[4]     3.965        -8.856
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     RAM64x18_RT     A_ADDR[5]     tag_array_0_s1_meta_addr_pipe_0_0[5]     3.965        -8.856
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     RAM64x18_RT     A_ADDR[6]     tag_array_0_s1_meta_addr_pipe_0_0[6]     3.965        -8.856
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_1     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     RAM64x18_RT     A_ADDR[0]     tag_array_0_s1_meta_addr_pipe_0_0[0]     3.965        -8.856
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_1     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     RAM64x18_RT     A_ADDR[1]     tag_array_0_s1_meta_addr_pipe_0_0[1]     3.965        -8.856
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_1     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock     RAM64x18_RT     A_ADDR[2]     tag_array_0_s1_meta_addr_pipe_0_0[2]     3.965        -8.856
===========================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.965

    - Propagation time:                      12.821
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.856

    Number of logic level(s):                11
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[0]
    The start point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin A_CLK

Instance / Net                                                                                              Pin           Pin               Arrival     No. of    
Name                                                                                        Type            Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4]                            SLE             Q             Out     0.289     0.289       -         
s2_req_cmd[4]                                                                               Net             -             -       0.799     -           9         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx                           CFG2            B             In      -         1.089       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx                           CFG2            Y             Out     0.182     1.271       -         
_T_525_0_a2_sx                                                                              Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx_RNIIBLI                   CFG4            C             In      -         1.754       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx_RNIIBLI                   CFG4            Y             Out     0.283     2.037       -         
_T_525                                                                                      Net             -             -       0.919     -           33        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                             CFG4            D             In      -         2.956       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                             CFG4            Y             Out     0.401     3.357       -         
s2_write                                                                                    Net             -             -       0.812     -           17        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3297_c                                CFG3            C             In      -         4.168       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3297_c                                CFG3            Y             Out     0.287     4.455       -         
_T_3297_c                                                                                   Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_1                            CFG4            C             In      -         4.939       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_1                            CFG4            Y             Out     0.312     5.251       -         
_T_3297_d_0_1                                                                               Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO                              CFG4            D             In      -         5.734       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO                              CFG4            Y             Out     0.423     6.157       -         
_T_1427_1_0                                                                                 Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                  CFG4            D             In      -         6.640       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                  CFG4            Y             Out     0.423     7.063       -         
_T_1429                                                                                     Net             -             -       1.100     -           96        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                          CFG4            B             In      -         8.163       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                          CFG4            Y             Out     0.148     8.311       -         
grantInProgress_0_sqmuxa_1                                                                  Net             -             -       0.736     -           10        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_114                           CFG3            A             In      -         9.046       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_114                           CFG3            Y             Out     0.075     9.121       -         
_T_114                                                                                      Net             -             -       0.993     -           52        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413_1_RNI5PCJ                         CFG3            C             In      -         10.114      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413_1_RNI5PCJ                         CFG3            Y             Out     0.287     10.401      -         
_T_413                                                                                      Net             -             -       1.123     -           51        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[0]     CFG4            C             In      -         11.524      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[0]     CFG4            Y             Out     0.312     11.836      -         
tag_array_0_s1_meta_addr_pipe_0_0[0]                                                        Net             -             -       0.985     -           6         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0              RAM64x18_RT     A_ADDR[0]     In      -         12.821      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 18.856 is 9.457(50.2%) logic and 9.399(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.965

    - Propagation time:                      12.821
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.856

    Number of logic level(s):                11
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[4]
    The start point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin A_CLK

Instance / Net                                                                                              Pin           Pin               Arrival     No. of    
Name                                                                                        Type            Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4]                            SLE             Q             Out     0.289     0.289       -         
s2_req_cmd[4]                                                                               Net             -             -       0.799     -           9         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx                           CFG2            B             In      -         1.089       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx                           CFG2            Y             Out     0.182     1.271       -         
_T_525_0_a2_sx                                                                              Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx_RNIIBLI                   CFG4            C             In      -         1.754       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx_RNIIBLI                   CFG4            Y             Out     0.283     2.037       -         
_T_525                                                                                      Net             -             -       0.919     -           33        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                             CFG4            D             In      -         2.956       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                             CFG4            Y             Out     0.401     3.357       -         
s2_write                                                                                    Net             -             -       0.812     -           17        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3297_c                                CFG3            C             In      -         4.168       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3297_c                                CFG3            Y             Out     0.287     4.455       -         
_T_3297_c                                                                                   Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_1                            CFG4            C             In      -         4.939       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_1                            CFG4            Y             Out     0.312     5.251       -         
_T_3297_d_0_1                                                                               Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO                              CFG4            D             In      -         5.734       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO                              CFG4            Y             Out     0.423     6.157       -         
_T_1427_1_0                                                                                 Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                  CFG4            D             In      -         6.640       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                  CFG4            Y             Out     0.423     7.063       -         
_T_1429                                                                                     Net             -             -       1.100     -           96        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                          CFG4            B             In      -         8.163       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                          CFG4            Y             Out     0.148     8.311       -         
grantInProgress_0_sqmuxa_1                                                                  Net             -             -       0.736     -           10        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_114                           CFG3            A             In      -         9.046       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_114                           CFG3            Y             Out     0.075     9.121       -         
_T_114                                                                                      Net             -             -       0.993     -           52        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413_1_RNI5PCJ                         CFG3            C             In      -         10.114      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413_1_RNI5PCJ                         CFG3            Y             Out     0.287     10.401      -         
_T_413                                                                                      Net             -             -       1.123     -           51        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[4]     CFG4            C             In      -         11.524      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[4]     CFG4            Y             Out     0.312     11.836      -         
tag_array_0_s1_meta_addr_pipe_0_0[4]                                                        Net             -             -       0.985     -           6         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0              RAM64x18_RT     A_ADDR[4]     In      -         12.821      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 18.856 is 9.457(50.2%) logic and 9.399(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.965

    - Propagation time:                      12.821
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.856

    Number of logic level(s):                11
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[3]
    The start point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin A_CLK

Instance / Net                                                                                              Pin           Pin               Arrival     No. of    
Name                                                                                        Type            Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4]                            SLE             Q             Out     0.289     0.289       -         
s2_req_cmd[4]                                                                               Net             -             -       0.799     -           9         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx                           CFG2            B             In      -         1.089       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx                           CFG2            Y             Out     0.182     1.271       -         
_T_525_0_a2_sx                                                                              Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx_RNIIBLI                   CFG4            C             In      -         1.754       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx_RNIIBLI                   CFG4            Y             Out     0.283     2.037       -         
_T_525                                                                                      Net             -             -       0.919     -           33        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                             CFG4            D             In      -         2.956       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                             CFG4            Y             Out     0.401     3.357       -         
s2_write                                                                                    Net             -             -       0.812     -           17        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3297_c                                CFG3            C             In      -         4.168       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3297_c                                CFG3            Y             Out     0.287     4.455       -         
_T_3297_c                                                                                   Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_1                            CFG4            C             In      -         4.939       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_1                            CFG4            Y             Out     0.312     5.251       -         
_T_3297_d_0_1                                                                               Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO                              CFG4            D             In      -         5.734       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO                              CFG4            Y             Out     0.423     6.157       -         
_T_1427_1_0                                                                                 Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                  CFG4            D             In      -         6.640       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                  CFG4            Y             Out     0.423     7.063       -         
_T_1429                                                                                     Net             -             -       1.100     -           96        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                          CFG4            B             In      -         8.163       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                          CFG4            Y             Out     0.148     8.311       -         
grantInProgress_0_sqmuxa_1                                                                  Net             -             -       0.736     -           10        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_114                           CFG3            A             In      -         9.046       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_114                           CFG3            Y             Out     0.075     9.121       -         
_T_114                                                                                      Net             -             -       0.993     -           52        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413_1_RNI5PCJ                         CFG3            C             In      -         10.114      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413_1_RNI5PCJ                         CFG3            Y             Out     0.287     10.401      -         
_T_413                                                                                      Net             -             -       1.123     -           51        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[3]     CFG4            C             In      -         11.524      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[3]     CFG4            Y             Out     0.312     11.836      -         
tag_array_0_s1_meta_addr_pipe_0_0[3]                                                        Net             -             -       0.985     -           6         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0              RAM64x18_RT     A_ADDR[3]     In      -         12.821      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 18.856 is 9.457(50.2%) logic and 9.399(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.965

    - Propagation time:                      12.821
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.856

    Number of logic level(s):                11
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[5]
    The start point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin A_CLK

Instance / Net                                                                                              Pin           Pin               Arrival     No. of    
Name                                                                                        Type            Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4]                            SLE             Q             Out     0.289     0.289       -         
s2_req_cmd[4]                                                                               Net             -             -       0.799     -           9         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx                           CFG2            B             In      -         1.089       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx                           CFG2            Y             Out     0.182     1.271       -         
_T_525_0_a2_sx                                                                              Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx_RNIIBLI                   CFG4            C             In      -         1.754       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx_RNIIBLI                   CFG4            Y             Out     0.283     2.037       -         
_T_525                                                                                      Net             -             -       0.919     -           33        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                             CFG4            D             In      -         2.956       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                             CFG4            Y             Out     0.401     3.357       -         
s2_write                                                                                    Net             -             -       0.812     -           17        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3297_c                                CFG3            C             In      -         4.168       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3297_c                                CFG3            Y             Out     0.287     4.455       -         
_T_3297_c                                                                                   Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_1                            CFG4            C             In      -         4.939       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_1                            CFG4            Y             Out     0.312     5.251       -         
_T_3297_d_0_1                                                                               Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO                              CFG4            D             In      -         5.734       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO                              CFG4            Y             Out     0.423     6.157       -         
_T_1427_1_0                                                                                 Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                  CFG4            D             In      -         6.640       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                  CFG4            Y             Out     0.423     7.063       -         
_T_1429                                                                                     Net             -             -       1.100     -           96        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                          CFG4            B             In      -         8.163       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                          CFG4            Y             Out     0.148     8.311       -         
grantInProgress_0_sqmuxa_1                                                                  Net             -             -       0.736     -           10        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_114                           CFG3            A             In      -         9.046       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_114                           CFG3            Y             Out     0.075     9.121       -         
_T_114                                                                                      Net             -             -       0.993     -           52        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413_1_RNI5PCJ                         CFG3            C             In      -         10.114      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413_1_RNI5PCJ                         CFG3            Y             Out     0.287     10.401      -         
_T_413                                                                                      Net             -             -       1.123     -           51        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[5]     CFG4            C             In      -         11.524      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[5]     CFG4            Y             Out     0.312     11.836      -         
tag_array_0_s1_meta_addr_pipe_0_0[5]                                                        Net             -             -       0.985     -           6         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0              RAM64x18_RT     A_ADDR[5]     In      -         12.821      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 18.856 is 9.457(50.2%) logic and 9.399(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            6.035
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.965

    - Propagation time:                      12.821
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.856

    Number of logic level(s):                11
    Starting point:                          MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0 / A_ADDR[1]
    The start point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin A_CLK

Instance / Net                                                                                              Pin           Pin               Arrival     No. of    
Name                                                                                        Type            Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd[4]                            SLE             Q             Out     0.289     0.289       -         
s2_req_cmd[4]                                                                               Net             -             -       0.799     -           9         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx                           CFG2            B             In      -         1.089       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx                           CFG2            Y             Out     0.182     1.271       -         
_T_525_0_a2_sx                                                                              Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx_RNIIBLI                   CFG4            C             In      -         1.754       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2_sx_RNIIBLI                   CFG4            Y             Out     0.283     2.037       -         
_T_525                                                                                      Net             -             -       0.919     -           33        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                             CFG4            D             In      -         2.956       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                             CFG4            Y             Out     0.401     3.357       -         
s2_write                                                                                    Net             -             -       0.812     -           17        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3297_c                                CFG3            C             In      -         4.168       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_3297_c                                CFG3            Y             Out     0.287     4.455       -         
_T_3297_c                                                                                   Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_1                            CFG4            C             In      -         4.939       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO_1                            CFG4            Y             Out     0.312     5.251       -         
_T_3297_d_0_1                                                                               Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO                              CFG4            D             In      -         5.734       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429_RNO                              CFG4            Y             Out     0.423     6.157       -         
_T_1427_1_0                                                                                 Net             -             -       0.483     -           1         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                  CFG4            D             In      -         6.640       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_1429                                  CFG4            Y             Out     0.423     7.063       -         
_T_1429                                                                                     Net             -             -       1.100     -           96        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                          CFG4            B             In      -         8.163       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.d_last_RNILG601                          CFG4            Y             Out     0.148     8.311       -         
grantInProgress_0_sqmuxa_1                                                                  Net             -             -       0.736     -           10        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_114                           CFG3            A             In      -         9.046       -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.metaArb._T_114                           CFG3            Y             Out     0.075     9.121       -         
_T_114                                                                                      Net             -             -       0.993     -           52        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413_1_RNI5PCJ                         CFG3            C             In      -         10.114      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache._T_413_1_RNI5PCJ                         CFG3            Y             Out     0.287     10.401      -         
_T_413                                                                                      Net             -             -       1.123     -           51        
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[1]     CFG4            C             In      -         11.524      -         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_s1_meta_addr_pipe_0_0[1]     CFG4            Y             Out     0.312     11.836      -         
tag_array_0_s1_meta_addr_pipe_0_0[1]                                                        Net             -             -       0.985     -           6         
MIV_RV32IMA_L1_AHB_0.ChiselTop0.tile.rocket.dcache.tag_array_0_tag_array_0_0_0              RAM64x18_RT     A_ADDR[1]     In      -         12.821      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 18.856 is 9.457(50.2%) logic and 9.399(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                                                     Arrival           
Instance                         Reference                                                     Type       Pin            Net                                  Time        Slack 
                                 Clock                                                                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.FDDRC_0.U0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     FDDR_W     PRDATA[4]      COREAPB3_0_APBmslave0_PRDATA[4]      7.057       -1.702
DDR_MEMORY_CTRL_0.FDDRC_0.U0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     FDDR_W     PRDATA[6]      COREAPB3_0_APBmslave0_PRDATA[6]      7.060       -1.637
DDR_MEMORY_CTRL_0.FDDRC_0.U0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     FDDR_W     PRDATA[12]     COREAPB3_0_APBmslave0_PRDATA[12]     7.094       -0.963
DDR_MEMORY_CTRL_0.FDDRC_0.U0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     FDDR_W     PRDATA[11]     COREAPB3_0_APBmslave0_PRDATA[11]     6.985       -0.886
DDR_MEMORY_CTRL_0.FDDRC_0.U0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     FDDR_W     PRDATA[7]      COREAPB3_0_APBmslave0_PRDATA[7]      7.039       -0.821
DDR_MEMORY_CTRL_0.FDDRC_0.U0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     FDDR_W     PRDATA[15]     COREAPB3_0_APBmslave0_PRDATA[15]     6.745       -0.725
DDR_MEMORY_CTRL_0.FDDRC_0.U0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     FDDR_W     PRDATA[3]      COREAPB3_0_APBmslave0_PRDATA[3]      6.914       -0.662
DDR_MEMORY_CTRL_0.FDDRC_0.U0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     FDDR_W     PRDATA[0]      COREAPB3_0_APBmslave0_PRDATA[0]      6.943       -0.586
DDR_MEMORY_CTRL_0.FDDRC_0.U0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     FDDR_W     PRDATA[9]      COREAPB3_0_APBmslave0_PRDATA[9]      6.932       -0.570
DDR_MEMORY_CTRL_0.FDDRC_0.U0     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     FDDR_W     PRDATA[8]      COREAPB3_0_APBmslave0_PRDATA[8]      6.856       -0.554
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                                            Required           
Instance                                        Reference                                                     Type     Pin     Net                  Time         Slack 
                                                Clock                                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO      PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     SLE      D       STD_ACCUM_ZERO_1     9.771        -1.702
DDR_MEMORY_CTRL_0.COREABC_0.ACCUMULATOR[15]     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     SLE      D       N_1106_i             9.736        0.488 
DDR_MEMORY_CTRL_0.COREABC_0.ACCUMULATOR[12]     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     SLE      D       N_1109_i             9.736        0.620 
DDR_MEMORY_CTRL_0.COREABC_0.ACCUMULATOR[6]      PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     SLE      D       N_1115_i             9.736        0.654 
DDR_MEMORY_CTRL_0.COREABC_0.ACCUMULATOR[4]      PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     SLE      D       N_1117_i             9.736        0.657 
DDR_MEMORY_CTRL_0.COREABC_0.ACCUMULATOR[7]      PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     SLE      D       N_1114_i             9.736        0.675 
DDR_MEMORY_CTRL_0.COREABC_0.ACCUMULATOR[11]     PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     SLE      D       N_1110_i             9.736        0.729 
DDR_MEMORY_CTRL_0.COREABC_0.ACCUMULATOR[2]      PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     SLE      D       N_1119_i             9.736        0.739 
DDR_MEMORY_CTRL_0.COREABC_0.PSELI               PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     SLE      D       PSELI                9.736        0.765 
DDR_MEMORY_CTRL_0.COREABC_0.ACCUMULATOR[0]      PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock     SLE      D       N_1121_i             9.736        0.771 
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.229
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.771

    - Propagation time:                      11.473
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.702

    Number of logic level(s):                5
    Starting point:                          DDR_MEMORY_CTRL_0.FDDRC_0.U0 / PRDATA[4]
    Ending point:                            DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO / D
    The start point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock [rising] on pin PCLK
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin           Pin               Arrival     No. of    
Name                                                     Type       Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.FDDRC_0.U0                             FDDR_W     PRDATA[4]     Out     7.057     7.057       -         
COREAPB3_0_APBmslave0_PRDATA[4]                          Net        -             -       0.971     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUM_NEXT[4]                CFG4       B             In      -         8.028       -         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUM_NEXT[4]                CFG4       Y             Out     0.182     8.211       -         
ACCUM_NEXT[4]                                            Net        -             -       0.548     -           2         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_19     CFG2       B             In      -         8.759       -         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_19     CFG2       Y             Out     0.182     8.941       -         
to_logic_0_sqmuxa_i_0_19                                 Net        -             -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_24     CFG4       D             In      -         9.424       -         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_24     CFG4       Y             Out     0.423     9.847       -         
to_logic_0_sqmuxa_i_0_24                                 Net        -             -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1_RNO         CFG4       D             In      -         10.330      -         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1_RNO         CFG4       Y             Out     0.379     10.709      -         
N_6_i                                                    Net        -             -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1             CFG4       B             In      -         11.193      -         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1             CFG4       Y             Out     0.143     11.335      -         
STD_ACCUM_ZERO_1                                         Net        -             -       0.138     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO               SLE        D             In      -         11.473      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 11.702 is 8.595(73.5%) logic and 3.107(26.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.229
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.771

    - Propagation time:                      11.408
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.637

    Number of logic level(s):                5
    Starting point:                          DDR_MEMORY_CTRL_0.FDDRC_0.U0 / PRDATA[6]
    Ending point:                            DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO / D
    The start point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock [rising] on pin PCLK
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin           Pin               Arrival     No. of    
Name                                                     Type       Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.FDDRC_0.U0                             FDDR_W     PRDATA[6]     Out     7.060     7.060       -         
COREAPB3_0_APBmslave0_PRDATA[6]                          Net        -             -       0.971     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUM_NEXT[6]                CFG4       B             In      -         8.031       -         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUM_NEXT[6]                CFG4       Y             Out     0.182     8.214       -         
ACCUM_NEXT[6]                                            Net        -             -       0.548     -           2         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_19     CFG2       A             In      -         8.762       -         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_19     CFG2       Y             Out     0.114     8.876       -         
to_logic_0_sqmuxa_i_0_19                                 Net        -             -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_24     CFG4       D             In      -         9.359       -         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_24     CFG4       Y             Out     0.423     9.782       -         
to_logic_0_sqmuxa_i_0_24                                 Net        -             -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1_RNO         CFG4       D             In      -         10.265      -         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1_RNO         CFG4       Y             Out     0.379     10.644      -         
N_6_i                                                    Net        -             -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1             CFG4       B             In      -         11.128      -         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1             CFG4       Y             Out     0.143     11.271      -         
STD_ACCUM_ZERO_1                                         Net        -             -       0.138     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO               SLE        D             In      -         11.408      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 11.637 is 8.530(73.3%) logic and 3.107(26.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.229
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.771

    - Propagation time:                      10.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.963

    Number of logic level(s):                4
    Starting point:                          DDR_MEMORY_CTRL_0.FDDRC_0.U0 / PRDATA[12]
    Ending point:                            DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO / D
    The start point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock [rising] on pin PCLK
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin            Pin               Arrival     No. of    
Name                                                     Type       Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.FDDRC_0.U0                             FDDR_W     PRDATA[12]     Out     7.094     7.094       -         
COREAPB3_0_APBmslave0_PRDATA[12]                         Net        -              -       0.971     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUM_NEXT[12]               CFG4       B              In      -         8.065       -         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUM_NEXT[12]               CFG4       Y              Out     0.182     8.248       -         
ACCUM_NEXT[12]                                           Net        -              -       0.548     -           2         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_24     CFG4       C              In      -         8.796       -         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_24     CFG4       Y              Out     0.312     9.108       -         
to_logic_0_sqmuxa_i_0_24                                 Net        -              -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1_RNO         CFG4       D              In      -         9.591       -         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1_RNO         CFG4       Y              Out     0.379     9.970       -         
N_6_i                                                    Net        -              -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1             CFG4       B              In      -         10.453      -         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1             CFG4       Y              Out     0.143     10.596      -         
STD_ACCUM_ZERO_1                                         Net        -              -       0.138     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO               SLE        D              In      -         10.734      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.963 is 8.339(76.1%) logic and 2.624(23.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.736

    - Propagation time:                      10.621
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.886

    Number of logic level(s):                4
    Starting point:                          DDR_MEMORY_CTRL_0.FDDRC_0.U0 / PRDATA[11]
    Ending point:                            DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO / D
    The start point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock [rising] on pin PCLK
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin            Pin               Arrival     No. of    
Name                                                     Type       Name           Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.FDDRC_0.U0                             FDDR_W     PRDATA[11]     Out     6.985     6.985       -         
COREAPB3_0_APBmslave0_PRDATA[11]                         Net        -              -       0.971     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUM_NEXT[11]               CFG4       B              In      -         7.956       -         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUM_NEXT[11]               CFG4       Y              Out     0.143     8.099       -         
ACCUM_NEXT[11]                                           Net        -              -       0.548     -           2         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_23     CFG4       D              In      -         8.647       -         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_23     CFG4       Y              Out     0.401     9.048       -         
to_logic_0_sqmuxa_i_0_23                                 Net        -              -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1_RNO         CFG4       C              In      -         9.531       -         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1_RNO         CFG4       Y              Out     0.287     9.818       -         
N_6_i                                                    Net        -              -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1             CFG4       B              In      -         10.301      -         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1             CFG4       Y              Out     0.182     10.484      -         
STD_ACCUM_ZERO_1                                         Net        -              -       0.138     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO               SLE        D              In      -         10.621      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.886 is 8.262(75.9%) logic and 2.624(24.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.264
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.736

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.821

    Number of logic level(s):                4
    Starting point:                          DDR_MEMORY_CTRL_0.FDDRC_0.U0 / PRDATA[7]
    Ending point:                            DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO / D
    The start point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock [rising] on pin PCLK
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin           Pin               Arrival     No. of    
Name                                                     Type       Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
DDR_MEMORY_CTRL_0.FDDRC_0.U0                             FDDR_W     PRDATA[7]     Out     7.039     7.039       -         
COREAPB3_0_APBmslave0_PRDATA[7]                          Net        -             -       0.971     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUM_NEXT[7]                CFG4       B             In      -         8.010       -         
DDR_MEMORY_CTRL_0.COREABC_0.ACCUM_NEXT[7]                CFG4       Y             Out     0.143     8.153       -         
ACCUM_NEXT[7]                                            Net        -             -       0.548     -           2         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_23     CFG4       C             In      -         8.701       -         
DDR_MEMORY_CTRL_0.COREABC_0.to_logic_0_sqmuxa_i_0_23     CFG4       Y             Out     0.282     8.983       -         
to_logic_0_sqmuxa_i_0_23                                 Net        -             -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1_RNO         CFG4       C             In      -         9.466       -         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1_RNO         CFG4       Y             Out     0.287     9.753       -         
N_6_i                                                    Net        -             -       0.483     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1             CFG4       B             In      -         10.237      -         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO_1             CFG4       Y             Out     0.182     10.419      -         
STD_ACCUM_ZERO_1                                         Net        -             -       0.138     -           1         
DDR_MEMORY_CTRL_0.COREABC_0.STD_ACCUM_ZERO               SLE        D             In      -         10.557      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 10.821 is 8.198(75.8%) logic and 2.624(24.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                           Arrival          
Instance                                Reference     Type      Pin          Net                           Time        Slack
                                        Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------
RTG4FCCC_0.CCC_INST                     System        CCC       LOCK         RTG4FCCC_0_LOCK               0.000       2.940
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]                   0.000       3.323
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]                   0.000       3.434
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]                   0.000       3.501
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UTDI         COREJTAGDEBUG_0_TGT_TDI_0     0.000       3.539
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]                   0.000       3.551
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]                   0.000       3.564
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]                   0.000       3.632
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]                   0.000       4.407
COREJTAGDEBUG_0.genblk1\.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt                      0.000       4.407
============================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                        Required          
Instance                 Reference     Type     Pin     Net                              Time         Slack
                         Clock                                                                             
-----------------------------------------------------------------------------------------------------------
CoreTimer_1.Count[0]     System        SLE      EN      CountPulse_RNIAGTBH              9.707        2.940
CoreTimer_0.Count[0]     System        SLE      EN      un1_Count15_i_i_a2_0_RNI9D9T     9.707        2.940
CoreTimer_1.Count[1]     System        SLE      EN      CountPulse_RNIAGTBH              9.707        2.940
CoreTimer_0.Count[1]     System        SLE      EN      un1_Count15_i_i_a2_0_RNI9D9T     9.707        2.940
CoreTimer_1.Count[2]     System        SLE      EN      CountPulse_RNIAGTBH              9.707        2.940
CoreTimer_0.Count[2]     System        SLE      EN      un1_Count15_i_i_a2_0_RNI9D9T     9.707        2.940
CoreTimer_1.Count[3]     System        SLE      EN      CountPulse_RNIAGTBH              9.707        2.940
CoreTimer_0.Count[3]     System        SLE      EN      un1_Count15_i_i_a2_0_RNI9D9T     9.707        2.940
CoreTimer_1.Count[4]     System        SLE      EN      CountPulse_RNIAGTBH              9.707        2.940
CoreTimer_0.Count[4]     System        SLE      EN      un1_Count15_i_i_a2_0_RNI9D9T     9.707        2.940
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      6.766
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.940

    Number of logic level(s):                4
    Starting point:                          RTG4FCCC_0.CCC_INST / LOCK
    Ending point:                            CoreTimer_1.Count[0] / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            PROC_SUBSYSTEM_RTG4FCCC_0_RTG4FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
RTG4FCCC_0.CCC_INST                 CCC        LOCK     Out     0.000     0.000       -         
RTG4FCCC_0_LOCK                     Net        -        -       0.971     -           1         
AND2_0                              AND2       B        In      -         0.971       -         
AND2_0                              AND2       Y        Out     0.182     1.154       -         
AND2_0                              Net        -        -       0.971     -           1         
AND2_0_RNIKOS1                      CLKINT     A        In      -         2.125       -         
AND2_0_RNIKOS1                      CLKINT     Y        Out     1.559     3.684       -         
AND2_0_Y                            Net        -        -       1.016     -           645       
AND2_0_RNIKOS1_0                    CFG1       A        In      -         4.700       -         
AND2_0_RNIKOS1_0                    CFG1       Y        Out     0.095     4.795       -         
AND2_0_Y_i                          Net        -        -       0.783     -           14        
CoreTimer_1.CountPulse_RNIAGTBH     CFG2       B        In      -         5.578       -         
CoreTimer_1.CountPulse_RNIAGTBH     CFG2       Y        Out     0.143     5.721       -         
CountPulse_RNIAGTBH                 Net        -        -       1.045     -           32        
CoreTimer_1.Count[0]                SLE        EN       In      -         6.766       -         
================================================================================================
Total path delay (propagation time + setup) of 7.060 is 2.273(32.2%) logic and 4.786(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:27s; Memory used current: 265MB peak: 347MB)


Finished timing report (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:27s; Memory used current: 265MB peak: 347MB)

---------------------------------------
Resource Usage Report for PROC_SUBSYSTEM 

Mapping to part: rt4g150cg1657-1
Cell usage:
AND2            2 uses
CCC             1 use
CLKINT          9 uses
DFN1            28 uses
FDDR_W          1 use
INV             1 use
MX2             28 uses
RCOSC_50MHZ     1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           20 uses
CFG2           1246 uses
CFG3           4021 uses
CFG4           6104 uses

Carry cells:
ARI1            1020 uses - used for arithmetic functions
ARI1            136 uses - used for Wide-Mux implementation
Total ARI1      1156 uses


Sequential Cells: 
SLE            5514 uses

DSP Blocks:    2 of 462 (0%)
 MACC:         1 MultAdd
 MACC:         1 Mult

I/O ports: 100
I/O primitives: 89
BIBUF          36 uses
BIBUF_DIFF     4 uses
INBUF          11 uses
OUTBUF         37 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 9 of 8 (112%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18_RT) : 8 of 209 (3%)
Total Block RAMs (RAM64x18_RT) : 8 of 210 (3%)

Total LUTs:    12547

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18_RT Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18_RT  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  5514 + 288 + 288 + 72 = 6162;
Total number of LUTs after P&R:  12547 + 288 + 288 + 72 = 13195;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:28s; Memory used current: 69MB peak: 347MB)

Process took 0h:01m:28s realtime, 0h:01m:28s cputime
# Fri Dec 01 16:54:02 2017

###########################################################]
