Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date              : Sun May  1 18:09:33 2022
| Host              : h running 64-bit Ubuntu 21.10
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                 Violations  
---------  ----------------  ----------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree          1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                   1           
TIMING-54  Critical Warning  Scoped false path or clock group constraint between clocks  2           
TIMING-9   Warning           Unknown CDC Logic                                           1           
TIMING-46  Warning           Multicycle path with tied CE pins                           2           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                 1           
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                           1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                  1           
XDCB-6     Advisory          Timing constraint pointing to hierarchical pins             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.896        0.000                      0               220817        0.010        0.000                      0               220817        1.927        0.000                       0                 83177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_pl_0                           {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  aclk_2x_design_1_clk_wiz_0_0     {0.000 2.500}        5.000           200.000         
  aclk_design_1_clk_wiz_0_0        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                 6.497        0.000                      0                 2075        0.030        0.000                      0                 2075        3.500        0.000                       0                   982  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  aclk_2x_design_1_clk_wiz_0_0           1.896        0.000                      0                95791        0.010        0.000                      0                95791        1.927        0.000                       0                 26006  
  aclk_design_1_clk_wiz_0_0              4.735        0.000                      0               117956        0.010        0.000                      0               117956        3.500        0.000                       0                 56188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
aclk_design_1_clk_wiz_0_0     aclk_2x_design_1_clk_wiz_0_0        7.319        0.000                      0                 2404        0.047        0.000                      0                 2404  
aclk_2x_design_1_clk_wiz_0_0  aclk_design_1_clk_wiz_0_0           5.966        0.000                      0                 2592        0.048        0.000                      0                 2592  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_pl_0                   aclk_design_1_clk_wiz_0_0  
(none)                                                clk_pl_0                   
(none)                     aclk_design_1_clk_wiz_0_0  clk_pl_0                   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.214ns (6.903%)  route 2.886ns (93.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.619ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.559ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.569     1.776    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.872 r  <hidden>
                         net (fo=92, routed)          1.854     3.726    <hidden>
    SLICE_X6Y128         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     3.844 r  <hidden>
                         net (fo=32, routed)          1.032     4.876    <hidden>
    SLICE_X2Y113         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.325    11.492    <hidden>
    SLICE_X2Y113         FDRE                                         r  <hidden>
                         clock pessimism              0.100    11.592    
                         clock uncertainty           -0.176    11.416    
    SLICE_X2Y113         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    11.373    <hidden>
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.214ns (6.903%)  route 2.886ns (93.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.619ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.559ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.569     1.776    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.872 r  <hidden>
                         net (fo=92, routed)          1.854     3.726    <hidden>
    SLICE_X6Y128         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     3.844 r  <hidden>
                         net (fo=32, routed)          1.032     4.876    <hidden>
    SLICE_X2Y113         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.325    11.492    <hidden>
    SLICE_X2Y113         FDRE                                         r  <hidden>
                         clock pessimism              0.100    11.592    
                         clock uncertainty           -0.176    11.416    
    SLICE_X2Y113         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    11.373    <hidden>
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -4.876    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.214ns (6.998%)  route 2.844ns (93.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.619ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.559ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.569     1.776    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.872 r  <hidden>
                         net (fo=92, routed)          1.854     3.726    <hidden>
    SLICE_X6Y128         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     3.844 r  <hidden>
                         net (fo=32, routed)          0.990     4.834    <hidden>
    SLICE_X7Y113         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.327    11.494    <hidden>
    SLICE_X7Y113         FDRE                                         r  <hidden>
                         clock pessimism              0.100    11.594    
                         clock uncertainty           -0.176    11.418    
    SLICE_X7Y113         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    11.376    <hidden>
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  6.542    

Slack (MET) :             6.546ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.194ns (6.365%)  route 2.854ns (93.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.619ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.559ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.569     1.776    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.872 f  <hidden>
                         net (fo=92, routed)          1.695     3.567    <hidden>
    SLICE_X5Y128         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     3.665 r  <hidden>
                         net (fo=32, routed)          1.159     4.824    <hidden>
    SLICE_X2Y112         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.321    11.488    <hidden>
    SLICE_X2Y112         FDRE                                         r  <hidden>
                         clock pessimism              0.100    11.588    
                         clock uncertainty           -0.176    11.412    
    SLICE_X2Y112         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    11.370    <hidden>
  -------------------------------------------------------------------
                         required time                         11.370    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                  6.546    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.214ns (6.998%)  route 2.844ns (93.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.619ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.559ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.569     1.776    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.872 r  <hidden>
                         net (fo=92, routed)          1.854     3.726    <hidden>
    SLICE_X6Y128         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.118     3.844 r  <hidden>
                         net (fo=32, routed)          0.990     4.834    <hidden>
    SLICE_X1Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.336    11.503    <hidden>
    SLICE_X1Y116         FDRE                                         r  <hidden>
                         clock pessimism              0.100    11.603    
                         clock uncertainty           -0.176    11.427    
    SLICE_X1Y116         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    11.385    <hidden>
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.195ns (6.425%)  route 2.840ns (93.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.619ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.559ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.569     1.776    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.872 r  <hidden>
                         net (fo=92, routed)          1.854     3.726    <hidden>
    SLICE_X6Y128         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.825 r  <hidden>
                         net (fo=28, routed)          0.986     4.811    <hidden>
    SLICE_X1Y114         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.330    11.497    <hidden>
    SLICE_X1Y114         FDRE                                         r  <hidden>
                         clock pessimism              0.100    11.597    
                         clock uncertainty           -0.176    11.421    
    SLICE_X1Y114         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    11.379    <hidden>
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.195ns (6.425%)  route 2.840ns (93.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.619ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.559ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.569     1.776    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.872 r  <hidden>
                         net (fo=92, routed)          1.854     3.726    <hidden>
    SLICE_X6Y128         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.825 r  <hidden>
                         net (fo=28, routed)          0.986     4.811    <hidden>
    SLICE_X1Y114         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.330    11.497    <hidden>
    SLICE_X1Y114         FDRE                                         r  <hidden>
                         clock pessimism              0.100    11.597    
                         clock uncertainty           -0.176    11.421    
    SLICE_X1Y114         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042    11.379    <hidden>
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.195ns (6.489%)  route 2.810ns (93.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.619ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.559ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.569     1.776    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.872 r  <hidden>
                         net (fo=92, routed)          1.854     3.726    <hidden>
    SLICE_X6Y128         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.825 r  <hidden>
                         net (fo=28, routed)          0.956     4.781    <hidden>
    SLICE_X3Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.325    11.492    <hidden>
    SLICE_X3Y117         FDRE                                         r  <hidden>
                         clock pessimism              0.100    11.592    
                         clock uncertainty           -0.176    11.416    
    SLICE_X3Y117         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    11.374    <hidden>
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.195ns (6.489%)  route 2.810ns (93.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.619ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.559ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.569     1.776    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.872 r  <hidden>
                         net (fo=92, routed)          1.854     3.726    <hidden>
    SLICE_X6Y128         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.825 r  <hidden>
                         net (fo=28, routed)          0.956     4.781    <hidden>
    SLICE_X3Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.325    11.492    <hidden>
    SLICE_X3Y117         FDRE                                         r  <hidden>
                         clock pessimism              0.100    11.592    
                         clock uncertainty           -0.176    11.416    
    SLICE_X3Y117         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042    11.374    <hidden>
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.195ns (6.489%)  route 2.810ns (93.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.619ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.559ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.569     1.776    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.872 r  <hidden>
                         net (fo=92, routed)          1.854     3.726    <hidden>
    SLICE_X6Y128         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.825 r  <hidden>
                         net (fo=28, routed)          0.956     4.781    <hidden>
    SLICE_X3Y117         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.325    11.492    <hidden>
    SLICE_X3Y117         FDRE                                         r  <hidden>
                         clock pessimism              0.100    11.592    
                         clock uncertainty           -0.176    11.416    
    SLICE_X3Y117         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042    11.374    <hidden>
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  6.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.053ns (37.063%)  route 0.090ns (62.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.788ns (routing 0.316ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.357ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.788     0.899    <hidden>
    SLICE_X0Y132         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.938 r  <hidden>
                         net (fo=1, routed)           0.072     1.010    <hidden>
    SLICE_X1Y133         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     1.024 r  <hidden>
                         net (fo=1, routed)           0.018     1.042    <hidden>
    SLICE_X1Y133         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.920     1.058    <hidden>
    SLICE_X1Y133         FDRE                                         r  <hidden>
                         clock pessimism             -0.092     0.966    
    SLICE_X1Y133         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.012    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.061ns (43.571%)  route 0.079ns (56.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.795ns (routing 0.316ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.357ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.795     0.906    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.945 f  <hidden>
                         net (fo=26, routed)          0.058     1.003    <hidden>
    SLICE_X1Y134         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     1.025 r  <hidden>
                         net (fo=1, routed)           0.021     1.046    <hidden>
    SLICE_X1Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.919     1.057    <hidden>
    SLICE_X1Y134         FDRE                                         r  <hidden>
                         clock pessimism             -0.092     0.965    
    SLICE_X1Y134         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.011    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.062ns (43.357%)  route 0.081ns (56.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.795ns (routing 0.316ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.357ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.795     0.906    <hidden>
    SLICE_X0Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.945 r  <hidden>
                         net (fo=26, routed)          0.060     1.005    <hidden>
    SLICE_X1Y134         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.028 r  <hidden>
                         net (fo=1, routed)           0.021     1.049    <hidden>
    SLICE_X1Y134         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.919     1.057    <hidden>
    SLICE_X1Y134         FDRE                                         r  <hidden>
                         clock pessimism             -0.092     0.965    
    SLICE_X1Y134         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.011    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.786ns (routing 0.316ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.357ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.786     0.897    <hidden>
    SLICE_X0Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.936 r  <hidden>
                         net (fo=5, routed)           0.028     0.964    <hidden>
    SLICE_X0Y137         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.978 r  <hidden>
                         net (fo=1, routed)           0.016     0.994    <hidden>
    SLICE_X0Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.898     1.036    <hidden>
    SLICE_X0Y137         FDRE                                         r  <hidden>
                         clock pessimism             -0.133     0.903    
    SLICE_X0Y137         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.949    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.038ns (35.514%)  route 0.069ns (64.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.801ns (routing 0.316ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.357ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.801     0.912    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.950 r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.069     1.019    design_1_i/proc_sys_reset_2/U0/EXT_LPF/p_3_in6_in
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.914     1.052    design_1_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.127     0.925    
    SLICE_X1Y179         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.972    design_1_i/proc_sys_reset_2/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.791ns (routing 0.316ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.902ns (routing 0.357ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.791     0.902    <hidden>
    SLICE_X0Y136         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.941 r  <hidden>
                         net (fo=5, routed)           0.033     0.974    <hidden>
    SLICE_X0Y136         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.988 r  <hidden>
                         net (fo=1, routed)           0.016     1.004    <hidden>
    SLICE_X0Y136         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.902     1.040    <hidden>
    SLICE_X0Y136         FDRE                                         r  <hidden>
                         clock pessimism             -0.132     0.908    
    SLICE_X0Y136         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.954    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.000%)  route 0.052ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.796ns (routing 0.316ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.357ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.796     0.907    <hidden>
    SLICE_X1Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.945 r  <hidden>
                         net (fo=5, routed)           0.031     0.976    <hidden>
    SLICE_X1Y137         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     0.990 r  <hidden>
                         net (fo=1, routed)           0.021     1.011    <hidden>
    SLICE_X1Y137         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.910     1.048    <hidden>
    SLICE_X1Y137         FDRE                                         r  <hidden>
                         clock pessimism             -0.135     0.913    
    SLICE_X1Y137         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.959    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.063ns (52.066%)  route 0.058ns (47.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.797ns (routing 0.316ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.357ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.797     0.908    design_1_i/proc_sys_reset_2/U0/SEQ/slowest_sync_clk
    SLICE_X1Y176         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.947 r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.049     0.996    design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X1Y175         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.020 r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.009     1.029    design_1_i/proc_sys_reset_2/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X1Y175         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.911     1.049    design_1_i/proc_sys_reset_2/U0/SEQ/slowest_sync_clk
    SLICE_X1Y175         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.121     0.928    
    SLICE_X1Y175         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.975    design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.801ns (routing 0.316ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.357ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.801     0.912    design_1_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.951 r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.029     0.980    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X1Y179         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.994 r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.026     1.020    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.915     1.053    design_1_i/proc_sys_reset_2/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.135     0.918    
    SLICE_X1Y179         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.964    design_1_i/proc_sys_reset_2/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.059ns (50.862%)  route 0.057ns (49.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.798ns (routing 0.316ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.910ns (routing 0.357ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.798     0.909    design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y176         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.947 r  design_1_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.051     0.998    design_1_i/proc_sys_reset_2/U0/SEQ/seq_cnt[5]
    SLICE_X1Y176         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.021     1.019 r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.006     1.025    design_1_i/proc_sys_reset_2/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.910     1.048    design_1_i/proc_sys_reset_2/U0/SEQ/slowest_sync_clk
    SLICE_X1Y176         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.127     0.921    
    SLICE_X1Y176         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.968    design_1_i/proc_sys_reset_2/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.146         10.000      8.854      SLICE_X1Y179  design_1_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y131  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y132  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y132  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y134  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X3Y133  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X3Y133  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y133  <hidden>
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y133  <hidden>
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X1Y179  design_1_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X1Y179  design_1_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y131  <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y131  <hidden>
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y132  <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y132  <hidden>
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y132  <hidden>
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y132  <hidden>
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X1Y179  design_1_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X1Y179  design_1_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y131  <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y131  <hidden>
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y132  <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y132  <hidden>
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y132  <hidden>
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y132  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  aclk_2x_design_1_clk_wiz_0_0
  To Clock:  aclk_2x_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@5.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.096ns (3.118%)  route 2.983ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 9.671 - 5.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.344ns (routing 1.213ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.253ns (routing 1.102ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.344     4.233    <hidden>
    SLICE_X12Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.329 r  <hidden>
                         net (fo=37, routed)          2.983     7.312    <hidden>
    SLICE_X39Y167        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     6.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     7.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     7.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     7.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.253     9.671    <hidden>
    SLICE_X39Y167        FDRE                                         r  <hidden>
                         clock pessimism             -0.358     9.313    
                         clock uncertainty           -0.062     9.251    
    SLICE_X39Y167        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     9.208    <hidden>
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@5.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.095ns (3.206%)  route 2.868ns (96.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.615ns = ( 9.615 - 5.000 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.401ns (routing 1.213ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.197ns (routing 1.102ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.401     4.290    <hidden>
    SLICE_X29Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.385 r  <hidden>
                         net (fo=12, routed)          2.868     7.253    <hidden>
    SLICE_X34Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     6.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     7.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     7.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     7.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.197     9.615    <hidden>
    SLICE_X34Y175        FDRE                                         r  <hidden>
                         clock pessimism             -0.418     9.197    
                         clock uncertainty           -0.062     9.135    
    SLICE_X34Y175        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     9.162    <hidden>
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@5.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.095ns (3.292%)  route 2.791ns (96.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.634ns = ( 9.634 - 5.000 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.401ns (routing 1.213ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.216ns (routing 1.102ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.401     4.290    <hidden>
    SLICE_X29Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.385 r  <hidden>
                         net (fo=12, routed)          2.791     7.176    <hidden>
    SLICE_X38Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     6.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     7.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     7.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     7.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.216     9.634    <hidden>
    SLICE_X38Y35         FDRE                                         r  <hidden>
                         clock pessimism             -0.413     9.221    
                         clock uncertainty           -0.062     9.159    
    SLICE_X38Y35         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     9.186    <hidden>
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@5.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.195ns (7.314%)  route 2.471ns (92.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.508 - 5.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.213ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.102ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.519     4.408    <hidden>
    SLICE_X40Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.505 r  <hidden>
                         net (fo=160, routed)         2.412     6.917    <hidden>
    SLICE_X22Y45         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     7.015 r  <hidden>
                         net (fo=1, routed)           0.059     7.074    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     6.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     7.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     7.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     7.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.090     9.508    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.356     9.152    
                         clock uncertainty           -0.062     9.089    
    SLICE_X22Y45         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.116    <hidden>
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@5.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.218ns (8.217%)  route 2.435ns (91.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.508 - 5.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.213ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.102ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.519     4.408    <hidden>
    SLICE_X40Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.505 r  <hidden>
                         net (fo=160, routed)         2.412     6.917    <hidden>
    SLICE_X22Y45         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     7.038 r  <hidden>
                         net (fo=1, routed)           0.023     7.061    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     6.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     7.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     7.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     7.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.090     9.508    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.356     9.152    
                         clock uncertainty           -0.062     9.089    
    SLICE_X22Y45         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     9.116    <hidden>
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[1].g_2fad7a3e[5].g_4da1bc06[0].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[17]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@5.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.099ns (4.142%)  route 2.291ns (95.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 9.478 - 5.000 ) 
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 1.213ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.060ns (routing 1.102ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.324     4.213    <hidden>
    SLICE_X11Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.312 r  <hidden>
                         net (fo=2, routed)           2.291     6.603    design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[1].g_2fad7a3e[5].g_4da1bc06[0].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/B[17]
    DSP48E2_X0Y45        DSP_A_B_DATA                                 r  design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[1].g_2fad7a3e[5].g_4da1bc06[0].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     6.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     7.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     7.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     7.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.060     9.478    design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[1].g_2fad7a3e[5].g_4da1bc06[0].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/CLK
    DSP48E2_X0Y45        DSP_A_B_DATA                                 r  design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[1].g_2fad7a3e[5].g_4da1bc06[0].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.413     9.065    
                         clock uncertainty           -0.062     9.003    
    DSP48E2_X0Y45        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[17])
                                                     -0.292     8.711    design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_6274c5fa/u_c7f3290b/u_85184a7f/g_306cb058[1].g_2fad7a3e[5].g_4da1bc06[0].u_ba2d1c29/g_82761c2d[0].g_bfd7a743.u_318caada/u_dsp/g_537424c2.u_dsp48e2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@5.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.097ns (3.643%)  route 2.566ns (96.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 9.462 - 5.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.342ns (routing 1.213ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.044ns (routing 1.102ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.342     4.231    <hidden>
    SLICE_X9Y12          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     4.328 r  <hidden>
                         net (fo=12, routed)          2.566     6.894    <hidden>
    SLICE_X13Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     6.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     7.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     7.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     7.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.044     9.462    <hidden>
    SLICE_X13Y109        FDRE                                         r  <hidden>
                         clock pessimism             -0.413     9.049    
                         clock uncertainty           -0.062     8.987    
    SLICE_X13Y109        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     9.014    <hidden>
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@5.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.161ns (6.255%)  route 2.413ns (93.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.508 - 5.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.213ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.102ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.519     4.408    <hidden>
    SLICE_X40Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.505 r  <hidden>
                         net (fo=160, routed)         2.355     6.860    <hidden>
    SLICE_X22Y45         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     6.924 r  <hidden>
                         net (fo=1, routed)           0.058     6.982    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     6.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     7.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     7.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     7.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.090     9.508    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.356     9.152    
                         clock uncertainty           -0.062     9.089    
    SLICE_X22Y45         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     9.116    <hidden>
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@5.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.095ns (3.571%)  route 2.565ns (96.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.543ns = ( 9.543 - 5.000 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.401ns (routing 1.213ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.125ns (routing 1.102ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.401     4.290    <hidden>
    SLICE_X29Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.385 r  <hidden>
                         net (fo=12, routed)          2.565     6.950    <hidden>
    SLICE_X28Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     6.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     7.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     7.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     7.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.125     9.543    <hidden>
    SLICE_X28Y175        FDRE                                         r  <hidden>
                         clock pessimism             -0.418     9.125    
                         clock uncertainty           -0.062     9.063    
    SLICE_X28Y175        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     9.090    <hidden>
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@5.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.186ns (7.246%)  route 2.381ns (92.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 9.508 - 5.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.519ns (routing 1.213ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.102ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.519     4.408    <hidden>
    SLICE_X40Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.505 r  <hidden>
                         net (fo=160, routed)         2.355     6.860    <hidden>
    SLICE_X22Y45         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.089     6.949 r  <hidden>
                         net (fo=1, routed)           0.026     6.975    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     5.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     6.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     7.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     7.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     7.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.090     9.508    <hidden>
    SLICE_X22Y45         FDRE                                         r  <hidden>
                         clock pessimism             -0.356     9.152    
                         clock uncertainty           -0.062     9.089    
    SLICE_X22Y45         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     9.116    <hidden>
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  2.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.070ns (28.112%)  route 0.179ns (71.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.409ns
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      2.121ns (routing 1.102ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.520ns (routing 1.213ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.121     4.539    <hidden>
    SLICE_X27Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y122        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     4.609 r  <hidden>
                         net (fo=1, routed)           0.179     4.788    <hidden>
    SLICE_X31Y120        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.520     4.409    <hidden>
    SLICE_X31Y120        SRL16E                                       r  <hidden>
                         clock pessimism              0.357     4.766    
    SLICE_X31Y120        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.012     4.778    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.778    
                         arrival time                           4.788    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.193ns (routing 0.615ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.681ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.193     2.473    <hidden>
    SLICE_X9Y133         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.512 r  <hidden>
                         net (fo=1, routed)           0.059     2.571    <hidden>
    SLICE_X9Y131         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.364     2.248    <hidden>
    SLICE_X9Y131         SRL16E                                       r  <hidden>
                         clock pessimism              0.267     2.515    
    SLICE_X9Y131         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.046     2.561    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.072ns (36.181%)  route 0.127ns (63.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Net Delay (Source):      2.050ns (routing 1.102ns, distribution 0.948ns)
  Clock Net Delay (Destination): 2.350ns (routing 1.213ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.050     4.468    <hidden>
    SLICE_X8Y119         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     4.540 r  <hidden>
                         net (fo=1, routed)           0.127     4.667    <hidden>
    SLICE_X9Y119         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.350     4.239    <hidden>
    SLICE_X9Y119         SRL16E                                       r  <hidden>
                         clock pessimism              0.364     4.603    
    SLICE_X9Y119         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.054     4.657    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.667    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.072ns (32.143%)  route 0.152ns (67.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.399ns
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      2.166ns (routing 1.102ns, distribution 1.064ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.213ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.166     4.584    <hidden>
    SLICE_X30Y139        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y139        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     4.656 r  <hidden>
                         net (fo=1, routed)           0.152     4.808    <hidden>
    SLICE_X31Y139        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.510     4.399    <hidden>
    SLICE_X31Y139        SRL16E                                       r  <hidden>
                         clock pessimism              0.353     4.752    
    SLICE_X31Y139        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.046     4.798    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.798    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.070ns (34.826%)  route 0.131ns (65.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.262ns
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      2.067ns (routing 1.102ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.213ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.067     4.485    <hidden>
    SLICE_X3Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     4.555 r  <hidden>
                         net (fo=1, routed)           0.131     4.686    <hidden>
    SLICE_X4Y46          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.373     4.262    <hidden>
    SLICE_X4Y46          SRL16E                                       r  <hidden>
                         clock pessimism              0.359     4.621    
    SLICE_X4Y46          SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     4.676    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.676    
                         arrival time                           4.686    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.071ns (30.870%)  route 0.159ns (69.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.247ns
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      2.076ns (routing 1.102ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.358ns (routing 1.213ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.076     4.494    <hidden>
    SLICE_X3Y57          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     4.565 r  <hidden>
                         net (fo=1, routed)           0.159     4.724    <hidden>
    SLICE_X4Y63          SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.358     4.247    <hidden>
    SLICE_X4Y63          SRL16E                                       r  <hidden>
                         clock pessimism              0.413     4.660    
    SLICE_X4Y63          SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.054     4.714    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.714    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.070ns (29.412%)  route 0.168ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.365ns
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      2.130ns (routing 1.102ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.476ns (routing 1.213ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.130     4.548    <hidden>
    SLICE_X28Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     4.618 r  <hidden>
                         net (fo=2, routed)           0.168     4.786    <hidden>
    SLICE_X29Y129        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.476     4.365    <hidden>
    SLICE_X29Y129        FDRE                                         r  <hidden>
                         clock pessimism              0.358     4.723    
    SLICE_X29Y129        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.053     4.776    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.776    
                         arrival time                           4.786    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.073ns (37.056%)  route 0.124ns (62.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Net Delay (Source):      2.118ns (routing 1.102ns, distribution 1.016ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.213ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.118     4.536    <hidden>
    SLICE_X23Y176        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.609 r  <hidden>
                         net (fo=1, routed)           0.124     4.733    <hidden>
    SLICE_X24Y176        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.427     4.316    <hidden>
    SLICE_X24Y176        SRL16E                                       r  <hidden>
                         clock pessimism              0.360     4.676    
    SLICE_X24Y176        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.046     4.722    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.722    
                         arrival time                           4.733    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.072ns (35.644%)  route 0.130ns (64.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    4.502ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      2.084ns (routing 1.102ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.391ns (routing 1.213ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.084     4.502    <hidden>
    SLICE_X27Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     4.574 r  <hidden>
                         net (fo=1, routed)           0.130     4.704    <hidden>
    SLICE_X28Y37         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.391     4.280    <hidden>
    SLICE_X28Y37         SRL16E                                       r  <hidden>
                         clock pessimism              0.359     4.639    
    SLICE_X28Y37         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.054     4.693    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.693    
                         arrival time                           4.704    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      1.191ns (routing 0.615ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.681ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.191     2.471    <hidden>
    SLICE_X9Y130         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.510 r  <hidden>
                         net (fo=1, routed)           0.055     2.565    <hidden>
    SLICE_X9Y131         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.364     2.248    <hidden>
    SLICE_X9Y131         SRL16E                                       r  <hidden>
                         clock pessimism              0.267     2.515    
    SLICE_X9Y131         SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.039     2.554    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk_2x_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE_DIV/I        n/a            1.499         5.000       3.501      BUFGCE_DIV_X0Y11  design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         5.000       3.750      MMCM_X0Y2         design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.146         5.000       3.854      SLICE_X28Y177     <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         5.000       3.854      SLICE_X28Y177     <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         5.000       3.854      SLICE_X28Y177     <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         5.000       3.854      SLICE_X28Y177     <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         5.000       3.854      SLICE_X28Y177     <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         5.000       3.854      SLICE_X28Y177     <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         5.000       3.854      SLICE_X28Y177     <hidden>
Min Period        n/a     SRL16E/CLK          n/a            1.146         5.000       3.854      SLICE_X28Y177     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         2.500       1.927      SLICE_X28Y177     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  aclk_design_1_clk_wiz_0_0
  To Clock:  aclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.158ns (3.156%)  route 4.849ns (96.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.231ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.121ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.504     4.387    <hidden>
    SLICE_X36Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.483 r  <hidden>
                         net (fo=63, routed)          1.830     6.313    <hidden>
    SLICE_X39Y74         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     6.375 r  <hidden>
                         net (fo=109, routed)         3.019     9.394    <hidden>
    SLICE_X39Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.276    14.689    <hidden>
    SLICE_X39Y169        FDRE                                         r  <hidden>
                         clock pessimism             -0.420    14.269    
                         clock uncertainty           -0.068    14.201    
    SLICE_X39Y169        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.072    14.129    <hidden>
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.158ns (3.156%)  route 4.849ns (96.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.231ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.121ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.504     4.387    <hidden>
    SLICE_X36Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.483 r  <hidden>
                         net (fo=63, routed)          1.830     6.313    <hidden>
    SLICE_X39Y74         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     6.375 r  <hidden>
                         net (fo=109, routed)         3.019     9.394    <hidden>
    SLICE_X39Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.276    14.689    <hidden>
    SLICE_X39Y169        FDRE                                         r  <hidden>
                         clock pessimism             -0.420    14.269    
                         clock uncertainty           -0.068    14.201    
    SLICE_X39Y169        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072    14.129    <hidden>
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.158ns (3.156%)  route 4.849ns (96.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.231ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.121ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.504     4.387    <hidden>
    SLICE_X36Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.483 r  <hidden>
                         net (fo=63, routed)          1.830     6.313    <hidden>
    SLICE_X39Y74         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     6.375 r  <hidden>
                         net (fo=109, routed)         3.019     9.394    <hidden>
    SLICE_X39Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.276    14.689    <hidden>
    SLICE_X39Y169        FDRE                                         r  <hidden>
                         clock pessimism             -0.420    14.269    
                         clock uncertainty           -0.068    14.201    
    SLICE_X39Y169        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    14.129    <hidden>
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.158ns (3.157%)  route 4.847ns (96.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.231ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.121ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.504     4.387    <hidden>
    SLICE_X36Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.483 r  <hidden>
                         net (fo=63, routed)          1.830     6.313    <hidden>
    SLICE_X39Y74         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     6.375 r  <hidden>
                         net (fo=109, routed)         3.017     9.392    <hidden>
    SLICE_X39Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.276    14.689    <hidden>
    SLICE_X39Y169        FDRE                                         r  <hidden>
                         clock pessimism             -0.420    14.269    
                         clock uncertainty           -0.068    14.201    
    SLICE_X39Y169        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    14.129    <hidden>
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.158ns (3.157%)  route 4.847ns (96.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.231ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.121ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.504     4.387    <hidden>
    SLICE_X36Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.483 r  <hidden>
                         net (fo=63, routed)          1.830     6.313    <hidden>
    SLICE_X39Y74         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     6.375 r  <hidden>
                         net (fo=109, routed)         3.017     9.392    <hidden>
    SLICE_X39Y169        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.276    14.689    <hidden>
    SLICE_X39Y169        FDRE                                         r  <hidden>
                         clock pessimism             -0.420    14.269    
                         clock uncertainty           -0.068    14.201    
    SLICE_X39Y169        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072    14.129    <hidden>
  -------------------------------------------------------------------
                         required time                         14.129    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.373ns (7.246%)  route 4.775ns (92.754%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 14.666 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.231ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.253ns (routing 1.121ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.504     4.387    <hidden>
    SLICE_X36Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.483 r  <hidden>
                         net (fo=63, routed)          3.453     7.936    <hidden>
    SLICE_X43Y59         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     8.075 r  <hidden>
                         net (fo=15, routed)          1.033     9.108    <hidden>
    SLICE_X38Y58         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     9.246 r  <hidden>
                         net (fo=1, routed)           0.289     9.535    <hidden>
    SLICE_X38Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.253    14.666    <hidden>
    SLICE_X38Y58         FDRE                                         r  <hidden>
                         clock pessimism             -0.351    14.315    
                         clock uncertainty           -0.068    14.247    
    SLICE_X38Y58         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    14.274    <hidden>
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.273ns (5.402%)  route 4.781ns (94.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 14.636 - 10.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 1.231ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.223ns (routing 1.121ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.365     4.248    <hidden>
    SLICE_X18Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.344 r  <hidden>
                         net (fo=24, routed)          4.723     9.067    <hidden>
    SLICE_X35Y142        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     9.244 r  <hidden>
                         net (fo=1, routed)           0.058     9.302    <hidden>
    SLICE_X35Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.223    14.636    <hidden>
    SLICE_X35Y142        FDRE                                         r  <hidden>
                         clock pessimism             -0.420    14.216    
                         clock uncertainty           -0.068    14.148    
    SLICE_X35Y142        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    14.175    <hidden>
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.803ns (16.285%)  route 4.128ns (83.715%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.480ns (routing 1.231ns, distribution 1.249ns)
  Clock Net Delay (Destination): 2.235ns (routing 1.121ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.480     4.363    <hidden>
    SLICE_X35Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     4.462 r  <hidden>
                         net (fo=160, routed)         3.301     7.763    <hidden>
    SLICE_X35Y21         LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.912 r  <hidden>
                         net (fo=1, routed)           0.011     7.923    <hidden>
    SLICE_X35Y21         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     8.161 f  <hidden>
                         net (fo=1, routed)           0.028     8.189    <hidden>
    SLICE_X35Y22         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.212 f  <hidden>
                         net (fo=1, routed)           0.028     8.240    <hidden>
    SLICE_X35Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.356 f  <hidden>
                         net (fo=2, routed)           0.702     9.058    <hidden>
    SLICE_X38Y26         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     9.236 r  <hidden>
                         net (fo=1, routed)           0.058     9.294    <hidden>
    SLICE_X38Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.235    14.648    <hidden>
    SLICE_X38Y26         FDRE                                         r  <hidden>
                         clock pessimism             -0.415    14.233    
                         clock uncertainty           -0.068    14.165    
    SLICE_X38Y26         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    14.192    <hidden>
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.298ns (6.062%)  route 4.618ns (93.938%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 14.662 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.231ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.121ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.504     4.387    <hidden>
    SLICE_X36Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.483 r  <hidden>
                         net (fo=63, routed)          3.453     7.936    <hidden>
    SLICE_X43Y59         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     8.075 r  <hidden>
                         net (fo=15, routed)          1.106     9.181    <hidden>
    SLICE_X38Y59         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     9.244 r  <hidden>
                         net (fo=1, routed)           0.059     9.303    <hidden>
    SLICE_X38Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.249    14.662    <hidden>
    SLICE_X38Y59         FDRE                                         r  <hidden>
                         clock pessimism             -0.351    14.311    
                         clock uncertainty           -0.068    14.243    
    SLICE_X38Y59         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    14.270    <hidden>
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.409ns (8.330%)  route 4.501ns (91.670%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 14.662 - 10.000 ) 
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.504ns (routing 1.231ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.121ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.504     4.387    <hidden>
    SLICE_X36Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.483 r  <hidden>
                         net (fo=63, routed)          3.453     7.936    <hidden>
    SLICE_X43Y59         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     8.075 r  <hidden>
                         net (fo=15, routed)          0.990     9.065    <hidden>
    SLICE_X38Y58         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     9.239 r  <hidden>
                         net (fo=1, routed)           0.058     9.297    <hidden>
    SLICE_X38Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.249    14.662    <hidden>
    SLICE_X38Y58         FDRE                                         r  <hidden>
                         clock pessimism             -0.351    14.311    
                         clock uncertainty           -0.068    14.243    
    SLICE_X38Y58         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    14.270    <hidden>
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  4.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.070ns (35.354%)  route 0.128ns (64.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      2.084ns (routing 1.121ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.231ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.084     4.497    <hidden>
    SLICE_X22Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     4.567 r  <hidden>
                         net (fo=1, routed)           0.128     4.695    <hidden>
    SLICE_X21Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.381     4.264    <hidden>
    SLICE_X21Y82         FDRE                                         r  <hidden>
                         clock pessimism              0.366     4.630    
    SLICE_X21Y82         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     4.685    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.685    
                         arrival time                           4.695    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.072ns (42.857%)  route 0.096ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Net Delay (Source):      2.114ns (routing 1.121ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.231ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.114     4.527    <hidden>
    SLICE_X26Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     4.599 r  <hidden>
                         net (fo=6, routed)           0.096     4.695    <hidden>
    SLICE_X25Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.388     4.271    <hidden>
    SLICE_X25Y29         FDRE                                         r  <hidden>
                         clock pessimism              0.361     4.632    
    SLICE_X25Y29         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     4.685    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.685    
                         arrival time                           4.695    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.072ns (38.298%)  route 0.116ns (61.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.339ns
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      2.082ns (routing 1.121ns, distribution 0.961ns)
  Clock Net Delay (Destination): 2.456ns (routing 1.231ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.082     4.495    <hidden>
    SLICE_X12Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     4.567 r  <hidden>
                         net (fo=1, routed)           0.116     4.683    <hidden>
    RAMB18_X1Y25         RAMB18E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.456     4.339    <hidden>
    RAMB18_X1Y25         RAMB18E2                                     r  <hidden>
                         clock pessimism              0.363     4.702    
    RAMB18_X1Y25         RAMB18E2 (Hold_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[3])
                                                     -0.029     4.673    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.673    
                         arrival time                           4.683    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.097ns (52.717%)  route 0.087ns (47.283%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.301ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      2.129ns (routing 1.121ns, distribution 1.008ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.231ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.129     4.542    <hidden>
    SLICE_X24Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y150        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     4.613 r  <hidden>
                         net (fo=8, routed)           0.075     4.688    <hidden>
    SLICE_X23Y150        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.026     4.714 r  <hidden>
                         net (fo=1, routed)           0.012     4.726    <hidden>
    SLICE_X23Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.418     4.301    <hidden>
    SLICE_X23Y150        FDRE                                         r  <hidden>
                         clock pessimism              0.362     4.663    
    SLICE_X23Y150        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     4.716    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           4.726    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.070ns (32.407%)  route 0.146ns (67.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      2.225ns (routing 1.121ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.231ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.225     4.638    <hidden>
    SLICE_X35Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y125        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     4.708 r  <hidden>
                         net (fo=1, routed)           0.146     4.854    <hidden>
    RAMB36_X4Y25         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.641     4.524    <hidden>
    RAMB36_X4Y25         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.349     4.873    
    RAMB36_X4Y25         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.029     4.844    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.844    
                         arrival time                           4.854    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.070ns (33.981%)  route 0.136ns (66.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Net Delay (Source):      2.217ns (routing 1.121ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.231ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.217     4.630    <hidden>
    SLICE_X33Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y138        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     4.700 r  <hidden>
                         net (fo=2, routed)           0.136     4.836    <hidden>
    RAMB36_X4Y27         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.623     4.506    <hidden>
    RAMB36_X4Y27         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.349     4.855    
    RAMB36_X4Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[5])
                                                     -0.029     4.826    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.826    
                         arrival time                           4.836    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.069ns (42.073%)  route 0.095ns (57.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    4.490ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      2.077ns (routing 1.121ns, distribution 0.956ns)
  Clock Net Delay (Destination): 2.342ns (routing 1.231ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.077     4.490    <hidden>
    SLICE_X9Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     4.559 r  <hidden>
                         net (fo=1, routed)           0.095     4.654    <hidden>
    SLICE_X11Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.342     4.225    <hidden>
    SLICE_X11Y78         FDRE                                         r  <hidden>
                         clock pessimism              0.366     4.591    
    SLICE_X11Y78         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     4.644    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.644    
                         arrival time                           4.654    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_839c26d1/u_45de6c72/u_bba05915/s_f5bc20bd_reg_0_31_126_139/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.069ns (30.397%)  route 0.158ns (69.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    4.593ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Net Delay (Source):      2.180ns (routing 1.121ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.231ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.180     4.593    <hidden>
    SLICE_X31Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     4.662 r  <hidden>
                         net (fo=1, routed)           0.158     4.820    design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_839c26d1/u_45de6c72/u_bba05915/s_f5bc20bd_reg_0_31_126_139/DIG0
    SLICE_X34Y75         RAMD32                                       r  design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_839c26d1/u_45de6c72/u_bba05915/s_f5bc20bd_reg_0_31_126_139/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.489     4.372    design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_839c26d1/u_45de6c72/u_bba05915/s_f5bc20bd_reg_0_31_126_139/WCLK
    SLICE_X34Y75         RAMD32                                       r  design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_839c26d1/u_45de6c72/u_bba05915/s_f5bc20bd_reg_0_31_126_139/RAMG/CLK
                         clock pessimism              0.356     4.728    
    SLICE_X34Y75         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     4.810    design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_d7404f79/u_71f6fd84/u_839c26d1/u_45de6c72/u_bba05915/s_f5bc20bd_reg_0_31_126_139/RAMG
  -------------------------------------------------------------------
                         required time                         -4.810    
                         arrival time                           4.820    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_25d0d5ca/u_bba05915/s_f5bc20bd_reg_0_31_112_125/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.071ns (35.859%)  route 0.127ns (64.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      2.073ns (routing 1.121ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.363ns (routing 1.231ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.073     4.486    <hidden>
    SLICE_X7Y73          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     4.557 r  <hidden>
                         net (fo=1, routed)           0.127     4.684    design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_25d0d5ca/u_bba05915/s_f5bc20bd_reg_0_31_112_125/DID1
    SLICE_X5Y73          RAMD32                                       r  design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_25d0d5ca/u_bba05915/s_f5bc20bd_reg_0_31_112_125/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.363     4.246    design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_25d0d5ca/u_bba05915/s_f5bc20bd_reg_0_31_112_125/WCLK
    SLICE_X5Y73          RAMD32                                       r  design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_25d0d5ca/u_bba05915/s_f5bc20bd_reg_0_31_112_125/RAMD_D1/CLK
                         clock pessimism              0.366     4.612    
    SLICE_X5Y73          RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     4.674    design_1_i/dpuczdx8g_0/inst/g_69639a2a.u_e7514e2b/u_1a76dde4/u_25d0d5ca/u_bba05915/s_f5bc20bd_reg_0_31_112_125/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.674    
                         arrival time                           4.684    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.070ns (40.000%)  route 0.105ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      2.059ns (routing 1.121ns, distribution 0.938ns)
  Clock Net Delay (Destination): 2.333ns (routing 1.231ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.059     4.472    <hidden>
    SLICE_X10Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     4.542 r  <hidden>
                         net (fo=1, routed)           0.105     4.647    <hidden>
    SLICE_X8Y94          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.333     4.216    <hidden>
    SLICE_X8Y94          FDRE                                         r  <hidden>
                         clock pessimism              0.366     4.582    
    SLICE_X8Y94          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     4.637    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.637    
                         arrival time                           4.647    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X5Y12  <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X5Y12  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y14  <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y14  <hidden>
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    PS8/SAXIGP4RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Low Pulse Width   Fast    PS8/SAXIGP4RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP4RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Fast    PS8/SAXIGP4RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK



---------------------------------------------------------------------------------------------------
From Clock:  aclk_design_1_clk_wiz_0_0
  To Clock:  aclk_2x_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.292ns (13.413%)  route 1.885ns (86.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 9.589 - 5.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.471ns (routing 1.231ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.171ns (routing 1.102ns, distribution 1.069ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.471     4.354    <hidden>
    SLICE_X34Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     4.451 r  <hidden>
                         net (fo=60, routed)          1.274     5.725    <hidden>
    SLICE_X33Y20         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     5.920 r  <hidden>
                         net (fo=2, routed)           0.611     6.531    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.171    14.589    <hidden>
    SLICE_X34Y19         FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.011    
                         clock uncertainty           -0.188    13.823    
    SLICE_X34Y19         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    13.850    <hidden>
  -------------------------------------------------------------------
                         required time                         13.850    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  7.319    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.235ns (11.402%)  route 1.826ns (88.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 9.518 - 5.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.472ns (routing 1.231ns, distribution 1.241ns)
  Clock Net Delay (Destination): 2.100ns (routing 1.102ns, distribution 0.998ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.472     4.355    <hidden>
    RAMB36_X1Y5          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     4.590 r  <hidden>
                         net (fo=1, routed)           1.826     6.416    <hidden>
    SLICE_X12Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.100    14.518    <hidden>
    SLICE_X12Y132        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    13.940    
                         clock uncertainty           -0.188    13.752    
    SLICE_X12Y132        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    13.779    <hidden>
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  7.363    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.095ns (4.394%)  route 2.067ns (95.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 9.654 - 5.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.488ns (routing 1.231ns, distribution 1.257ns)
  Clock Net Delay (Destination): 2.236ns (routing 1.102ns, distribution 1.134ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.488     4.371    <hidden>
    SLICE_X37Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.466 r  <hidden>
                         net (fo=6, routed)           2.067     6.533    <hidden>
    SLICE_X40Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.236    14.654    <hidden>
    SLICE_X40Y40         FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.076    
                         clock uncertainty           -0.188    13.888    
    SLICE_X40Y40         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    13.915    <hidden>
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.235ns (11.984%)  route 1.726ns (88.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 9.485 - 5.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.488ns (routing 1.231ns, distribution 1.257ns)
  Clock Net Delay (Destination): 2.067ns (routing 1.102ns, distribution 0.965ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.488     4.371    <hidden>
    RAMB36_X1Y2          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.235     4.606 r  <hidden>
                         net (fo=1, routed)           1.726     6.332    <hidden>
    SLICE_X17Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.067    14.485    <hidden>
    SLICE_X17Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.578    13.907    
                         clock uncertainty           -0.188    13.719    
    SLICE_X17Y99         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    13.746    <hidden>
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.232ns (11.891%)  route 1.719ns (88.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 9.518 - 5.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.472ns (routing 1.231ns, distribution 1.241ns)
  Clock Net Delay (Destination): 2.100ns (routing 1.102ns, distribution 0.998ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.472     4.355    <hidden>
    RAMB36_X1Y5          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.232     4.587 r  <hidden>
                         net (fo=1, routed)           1.719     6.306    <hidden>
    SLICE_X12Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.100    14.518    <hidden>
    SLICE_X12Y132        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    13.940    
                         clock uncertainty           -0.188    13.752    
    SLICE_X12Y132        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    13.779    <hidden>
  -------------------------------------------------------------------
                         required time                         13.779    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.243ns (12.729%)  route 1.666ns (87.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 9.457 - 5.000 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.446ns (routing 1.231ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.039ns (routing 1.102ns, distribution 0.937ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.446     4.329    <hidden>
    RAMB36_X0Y4          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.243     4.572 r  <hidden>
                         net (fo=1, routed)           1.666     6.238    <hidden>
    SLICE_X13Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.039    14.457    <hidden>
    SLICE_X13Y97         FDRE                                         r  <hidden>
                         clock pessimism             -0.578    13.879    
                         clock uncertainty           -0.188    13.691    
    SLICE_X13Y97         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    13.718    <hidden>
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.232ns (12.256%)  route 1.661ns (87.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns = ( 9.485 - 5.000 ) 
    Source Clock Delay      (SCD):    4.371ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.488ns (routing 1.231ns, distribution 1.257ns)
  Clock Net Delay (Destination): 2.067ns (routing 1.102ns, distribution 0.965ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.488     4.371    <hidden>
    RAMB36_X1Y2          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.232     4.603 r  <hidden>
                         net (fo=1, routed)           1.661     6.264    <hidden>
    SLICE_X17Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.067    14.485    <hidden>
    SLICE_X17Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.578    13.907    
                         clock uncertainty           -0.188    13.719    
    SLICE_X17Y99         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027    13.746    <hidden>
  -------------------------------------------------------------------
                         required time                         13.746    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.518ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.241ns (12.874%)  route 1.631ns (87.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 9.487 - 5.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.475ns (routing 1.231ns, distribution 1.244ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.102ns, distribution 0.967ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.475     4.358    <hidden>
    RAMB36_X1Y7          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[3])
                                                      0.241     4.599 r  <hidden>
                         net (fo=1, routed)           1.631     6.230    <hidden>
    SLICE_X5Y39          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.069    14.487    <hidden>
    SLICE_X5Y39          FDRE                                         r  <hidden>
                         clock pessimism             -0.578    13.909    
                         clock uncertainty           -0.188    13.721    
    SLICE_X5Y39          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    13.748    <hidden>
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  7.518    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.243ns (13.135%)  route 1.607ns (86.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 9.487 - 5.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.482ns (routing 1.231ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.069ns (routing 1.102ns, distribution 0.967ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.482     4.365    <hidden>
    RAMB36_X2Y16         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.243     4.608 r  <hidden>
                         net (fo=1, routed)           1.607     6.215    <hidden>
    SLICE_X19Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.069    14.487    <hidden>
    SLICE_X19Y96         FDRE                                         r  <hidden>
                         clock pessimism             -0.578    13.909    
                         clock uncertainty           -0.188    13.721    
    SLICE_X19Y96         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    13.748    <hidden>
  -------------------------------------------------------------------
                         required time                         13.748    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@10.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.096ns (4.885%)  route 1.869ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 9.654 - 5.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.518ns (routing 1.231ns, distribution 1.287ns)
  Clock Net Delay (Destination): 2.236ns (routing 1.102ns, distribution 1.134ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.518     4.401    <hidden>
    SLICE_X38Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     4.497 r  <hidden>
                         net (fo=5, routed)           1.869     6.366    <hidden>
    SLICE_X40Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.287    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.236    14.654    <hidden>
    SLICE_X40Y40         FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.076    
                         clock uncertainty           -0.188    13.888    
    SLICE_X40Y40         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.915    <hidden>
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                  7.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.124ns (30.542%)  route 0.282ns (69.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.247ns (routing 0.628ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.681ns, distribution 0.656ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.247     2.524    <hidden>
    RAMB36_X2Y4          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[28])
                                                      0.124     2.648 r  <hidden>
                         net (fo=1, routed)           0.282     2.930    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.337     2.221    <hidden>
    SLICE_X10Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.648    
                         clock uncertainty            0.188     2.836    
    SLICE_X10Y16         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.883    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.130ns (30.588%)  route 0.295ns (69.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.205ns (routing 0.628ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.681ns, distribution 0.633ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.205     2.482    <hidden>
    RAMB36_X0Y23         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.130     2.612 r  <hidden>
                         net (fo=1, routed)           0.295     2.907    <hidden>
    SLICE_X3Y112         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.314     2.198    <hidden>
    SLICE_X3Y112         FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.625    
                         clock uncertainty            0.188     2.813    
    SLICE_X3Y112         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.859    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.122ns (28.571%)  route 0.305ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.205ns (routing 0.628ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.681ns, distribution 0.634ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.205     2.482    <hidden>
    RAMB36_X0Y23         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.122     2.604 r  <hidden>
                         net (fo=1, routed)           0.305     2.909    <hidden>
    SLICE_X2Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.315     2.199    <hidden>
    SLICE_X2Y109         FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.626    
                         clock uncertainty            0.188     2.814    
    SLICE_X2Y109         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.860    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.860    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (30.993%)  route 0.285ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.220ns (routing 0.628ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.681ns, distribution 0.635ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.220     2.497    <hidden>
    RAMB36_X1Y15         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[0])
                                                      0.128     2.625 r  <hidden>
                         net (fo=1, routed)           0.285     2.910    <hidden>
    SLICE_X13Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.316     2.200    <hidden>
    SLICE_X13Y64         FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.627    
                         clock uncertainty            0.188     2.815    
    SLICE_X13Y64         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.861    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.129ns (30.000%)  route 0.301ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.298ns (routing 0.628ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.681ns, distribution 0.730ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.298     2.575    <hidden>
    RAMB36_X4Y3          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[22])
                                                      0.129     2.704 r  <hidden>
                         net (fo=1, routed)           0.301     3.005    <hidden>
    SLICE_X36Y16         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.411     2.295    <hidden>
    SLICE_X36Y16         FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.722    
                         clock uncertainty            0.188     2.910    
    SLICE_X36Y16         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.956    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.130ns (29.954%)  route 0.304ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.200ns (routing 0.628ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.681ns, distribution 0.634ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.200     2.477    <hidden>
    RAMB36_X0Y21         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.130     2.607 r  <hidden>
                         net (fo=1, routed)           0.304     2.911    <hidden>
    SLICE_X2Y109         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.315     2.199    <hidden>
    SLICE_X2Y109         FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.626    
                         clock uncertainty            0.188     2.814    
    SLICE_X2Y109         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.861    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.130ns (31.175%)  route 0.287ns (68.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.298ns (routing 0.628ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.681ns, distribution 0.715ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.298     2.575    <hidden>
    RAMB36_X4Y3          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[27])
                                                      0.130     2.705 r  <hidden>
                         net (fo=1, routed)           0.287     2.992    <hidden>
    SLICE_X35Y20         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.396     2.280    <hidden>
    SLICE_X35Y20         FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.707    
                         clock uncertainty            0.188     2.895    
    SLICE_X35Y20         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.942    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.039ns (8.945%)  route 0.397ns (91.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.215ns (routing 0.628ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.681ns, distribution 0.651ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.215     2.492    <hidden>
    SLICE_X22Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.531 r  <hidden>
                         net (fo=1, routed)           0.397     2.928    <hidden>
    SLICE_X20Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.332     2.216    <hidden>
    SLICE_X20Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.643    
                         clock uncertainty            0.188     2.831    
    SLICE_X20Y30         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.877    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.358%)  route 0.308ns (70.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.205ns (routing 0.628ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.681ns, distribution 0.641ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.205     2.482    <hidden>
    RAMB36_X0Y23         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[3])
                                                      0.128     2.610 r  <hidden>
                         net (fo=1, routed)           0.308     2.918    <hidden>
    SLICE_X10Y116        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.322     2.206    <hidden>
    SLICE_X10Y116        FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.633    
                         clock uncertainty            0.188     2.821    
    SLICE_X10Y116        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.867    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             aclk_2x_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns - aclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.129ns (31.159%)  route 0.285ns (68.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.247ns (routing 0.628ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.681ns, distribution 0.661ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.247     2.524    <hidden>
    RAMB36_X2Y4          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[20])
                                                      0.129     2.653 r  <hidden>
                         net (fo=1, routed)           0.285     2.938    <hidden>
    SLICE_X7Y16          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.784    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.884 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.342     2.226    <hidden>
    SLICE_X7Y16          FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.653    
                         clock uncertainty            0.188     2.841    
    SLICE_X7Y16          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.887    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  aclk_2x_design_1_clk_wiz_0_0
  To Clock:  aclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.765ns (21.495%)  route 2.794ns (78.505%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.534ns (routing 1.213ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.121ns, distribution 1.153ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.534     4.423    <hidden>
    SLICE_X38Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.520 r  <hidden>
                         net (fo=7, routed)           1.525     6.045    <hidden>
    SLICE_X38Y125        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.183 r  <hidden>
                         net (fo=2, routed)           1.172     7.355    <hidden>
    SLICE_X38Y125        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     7.532 r  <hidden>
                         net (fo=1, routed)           0.010     7.542    <hidden>
    SLICE_X38Y125        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.775 r  <hidden>
                         net (fo=1, routed)           0.028     7.803    <hidden>
    SLICE_X38Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.826 r  <hidden>
                         net (fo=1, routed)           0.028     7.854    <hidden>
    SLICE_X38Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.951 r  <hidden>
                         net (fo=1, routed)           0.031     7.982    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.274    14.687    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.109    
                         clock uncertainty           -0.188    13.921    
    SLICE_X38Y127        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    13.948    <hidden>
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.791ns (22.238%)  route 2.766ns (77.762%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.534ns (routing 1.213ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.279ns (routing 1.121ns, distribution 1.158ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.534     4.423    <hidden>
    SLICE_X38Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.520 r  <hidden>
                         net (fo=7, routed)           1.525     6.045    <hidden>
    SLICE_X38Y125        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.183 r  <hidden>
                         net (fo=2, routed)           1.172     7.355    <hidden>
    SLICE_X38Y125        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     7.532 r  <hidden>
                         net (fo=1, routed)           0.010     7.542    <hidden>
    SLICE_X38Y125        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.775 r  <hidden>
                         net (fo=1, routed)           0.028     7.803    <hidden>
    SLICE_X38Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     7.949 r  <hidden>
                         net (fo=1, routed)           0.031     7.980    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.279    14.692    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.114    
                         clock uncertainty           -0.188    13.926    
    SLICE_X38Y126        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    13.953    <hidden>
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.790ns (22.216%)  route 2.766ns (77.784%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.534ns (routing 1.213ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.279ns (routing 1.121ns, distribution 1.158ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.534     4.423    <hidden>
    SLICE_X38Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.520 r  <hidden>
                         net (fo=7, routed)           1.525     6.045    <hidden>
    SLICE_X38Y125        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.183 r  <hidden>
                         net (fo=2, routed)           1.172     7.355    <hidden>
    SLICE_X38Y125        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     7.532 r  <hidden>
                         net (fo=1, routed)           0.010     7.542    <hidden>
    SLICE_X38Y125        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.775 r  <hidden>
                         net (fo=1, routed)           0.028     7.803    <hidden>
    SLICE_X38Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     7.948 r  <hidden>
                         net (fo=1, routed)           0.031     7.979    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.279    14.692    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.114    
                         clock uncertainty           -0.188    13.926    
    SLICE_X38Y126        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    13.953    <hidden>
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.754ns (21.245%)  route 2.795ns (78.755%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.534ns (routing 1.213ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.121ns, distribution 1.153ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.534     4.423    <hidden>
    SLICE_X38Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.520 r  <hidden>
                         net (fo=7, routed)           1.525     6.045    <hidden>
    SLICE_X38Y125        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.183 r  <hidden>
                         net (fo=2, routed)           1.172     7.355    <hidden>
    SLICE_X38Y125        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     7.532 r  <hidden>
                         net (fo=1, routed)           0.010     7.542    <hidden>
    SLICE_X38Y125        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.775 r  <hidden>
                         net (fo=1, routed)           0.028     7.803    <hidden>
    SLICE_X38Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.826 r  <hidden>
                         net (fo=1, routed)           0.028     7.854    <hidden>
    SLICE_X38Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     7.940 r  <hidden>
                         net (fo=1, routed)           0.032     7.972    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.274    14.687    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.109    
                         clock uncertainty           -0.188    13.921    
    SLICE_X38Y127        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    13.948    <hidden>
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.774ns (21.858%)  route 2.767ns (78.142%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.534ns (routing 1.213ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.279ns (routing 1.121ns, distribution 1.158ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.534     4.423    <hidden>
    SLICE_X38Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.520 r  <hidden>
                         net (fo=7, routed)           1.525     6.045    <hidden>
    SLICE_X38Y125        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.183 r  <hidden>
                         net (fo=2, routed)           1.172     7.355    <hidden>
    SLICE_X38Y125        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     7.532 r  <hidden>
                         net (fo=1, routed)           0.010     7.542    <hidden>
    SLICE_X38Y125        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.775 r  <hidden>
                         net (fo=1, routed)           0.028     7.803    <hidden>
    SLICE_X38Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     7.932 r  <hidden>
                         net (fo=1, routed)           0.032     7.964    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.279    14.692    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.114    
                         clock uncertainty           -0.188    13.926    
    SLICE_X38Y126        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    13.953    <hidden>
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.740ns (20.945%)  route 2.793ns (79.055%))
  Logic Levels:           5  (CARRY8=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.534ns (routing 1.213ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.121ns, distribution 1.153ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.534     4.423    <hidden>
    SLICE_X38Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.520 r  <hidden>
                         net (fo=7, routed)           1.525     6.045    <hidden>
    SLICE_X38Y125        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.183 r  <hidden>
                         net (fo=2, routed)           1.172     7.355    <hidden>
    SLICE_X38Y125        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     7.532 r  <hidden>
                         net (fo=1, routed)           0.010     7.542    <hidden>
    SLICE_X38Y125        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.775 r  <hidden>
                         net (fo=1, routed)           0.028     7.803    <hidden>
    SLICE_X38Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.826 r  <hidden>
                         net (fo=1, routed)           0.028     7.854    <hidden>
    SLICE_X38Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     7.926 r  <hidden>
                         net (fo=1, routed)           0.030     7.956    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.274    14.687    <hidden>
    SLICE_X38Y127        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.109    
                         clock uncertainty           -0.188    13.921    
    SLICE_X38Y127        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    13.948    <hidden>
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.749ns (21.303%)  route 2.767ns (78.697%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 14.688 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.534ns (routing 1.213ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.275ns (routing 1.121ns, distribution 1.154ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.534     4.423    <hidden>
    SLICE_X38Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.520 r  <hidden>
                         net (fo=7, routed)           1.525     6.045    <hidden>
    SLICE_X38Y125        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.183 r  <hidden>
                         net (fo=2, routed)           1.172     7.355    <hidden>
    SLICE_X38Y125        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     7.532 r  <hidden>
                         net (fo=1, routed)           0.010     7.542    <hidden>
    SLICE_X38Y125        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.775 r  <hidden>
                         net (fo=1, routed)           0.028     7.803    <hidden>
    SLICE_X38Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     7.907 r  <hidden>
                         net (fo=1, routed)           0.032     7.939    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.275    14.688    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.110    
                         clock uncertainty           -0.188    13.922    
    SLICE_X38Y126        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    13.949    <hidden>
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.754ns (21.427%)  route 2.765ns (78.573%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.534ns (routing 1.213ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.279ns (routing 1.121ns, distribution 1.158ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.534     4.423    <hidden>
    SLICE_X38Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.520 r  <hidden>
                         net (fo=7, routed)           1.525     6.045    <hidden>
    SLICE_X38Y125        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.183 r  <hidden>
                         net (fo=2, routed)           1.172     7.355    <hidden>
    SLICE_X38Y125        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     7.532 r  <hidden>
                         net (fo=1, routed)           0.010     7.542    <hidden>
    SLICE_X38Y125        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.775 r  <hidden>
                         net (fo=1, routed)           0.028     7.803    <hidden>
    SLICE_X38Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     7.912 r  <hidden>
                         net (fo=1, routed)           0.030     7.942    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.279    14.692    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.114    
                         clock uncertainty           -0.188    13.926    
    SLICE_X38Y126        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    13.953    <hidden>
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.742ns (21.152%)  route 2.766ns (78.848%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 14.688 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.534ns (routing 1.213ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.275ns (routing 1.121ns, distribution 1.154ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.534     4.423    <hidden>
    SLICE_X38Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.520 r  <hidden>
                         net (fo=7, routed)           1.525     6.045    <hidden>
    SLICE_X38Y125        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.183 r  <hidden>
                         net (fo=2, routed)           1.172     7.355    <hidden>
    SLICE_X38Y125        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     7.532 r  <hidden>
                         net (fo=1, routed)           0.010     7.542    <hidden>
    SLICE_X38Y125        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.775 r  <hidden>
                         net (fo=1, routed)           0.028     7.803    <hidden>
    SLICE_X38Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     7.900 r  <hidden>
                         net (fo=1, routed)           0.031     7.931    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.275    14.688    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.110    
                         clock uncertainty           -0.188    13.922    
    SLICE_X38Y126        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    13.949    <hidden>
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_design_1_clk_wiz_0_0 rise@10.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.731ns (20.898%)  route 2.767ns (79.102%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 14.688 - 10.000 ) 
    Source Clock Delay      (SCD):    4.423ns = ( 9.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.534ns (routing 1.213ns, distribution 1.321ns)
  Clock Net Delay (Destination): 2.275ns (routing 1.121ns, distribution 1.154ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.738    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.889 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       2.534     4.423    <hidden>
    SLICE_X38Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     4.520 r  <hidden>
                         net (fo=7, routed)           1.525     6.045    <hidden>
    SLICE_X38Y125        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     6.183 r  <hidden>
                         net (fo=2, routed)           1.172     7.355    <hidden>
    SLICE_X38Y125        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     7.532 r  <hidden>
                         net (fo=1, routed)           0.010     7.542    <hidden>
    SLICE_X38Y125        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     7.775 r  <hidden>
                         net (fo=1, routed)           0.028     7.803    <hidden>
    SLICE_X38Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     7.889 r  <hidden>
                         net (fo=1, routed)           0.032     7.921    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410    11.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    12.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228    12.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    12.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.275    14.688    <hidden>
    SLICE_X38Y126        FDRE                                         r  <hidden>
                         clock pessimism             -0.578    14.110    
                         clock uncertainty           -0.188    13.922    
    SLICE_X38Y126        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    13.949    <hidden>
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  6.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.117ns (24.477%)  route 0.361ns (75.523%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.197ns (routing 0.615ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.696ns, distribution 0.670ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.197     2.477    <hidden>
    SLICE_X17Y160        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y160        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.516 r  <hidden>
                         net (fo=1, routed)           0.346     2.862    <hidden>
    SLICE_X18Y162        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.060     2.922 r  <hidden>
                         net (fo=1, routed)           0.008     2.930    <hidden>
    SLICE_X18Y162        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     2.948 r  <hidden>
                         net (fo=1, routed)           0.007     2.955    <hidden>
    SLICE_X18Y162        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.366     2.246    <hidden>
    SLICE_X18Y162        FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.673    
                         clock uncertainty            0.188     2.861    
    SLICE_X18Y162        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.907    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.092ns (19.207%)  route 0.387ns (80.793%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.190ns (routing 0.615ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.696ns, distribution 0.662ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.190     2.470    <hidden>
    SLICE_X10Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.509 r  <hidden>
                         net (fo=2, routed)           0.372     2.881    <hidden>
    SLICE_X10Y164        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     2.916 r  <hidden>
                         net (fo=1, routed)           0.008     2.924    <hidden>
    SLICE_X10Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     2.942 r  <hidden>
                         net (fo=1, routed)           0.007     2.949    <hidden>
    SLICE_X10Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.358     2.238    <hidden>
    SLICE_X10Y164        FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.665    
                         clock uncertainty            0.188     2.853    
    SLICE_X10Y164        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.899    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.097ns (19.715%)  route 0.395ns (80.285%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.190ns (routing 0.615ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.696ns, distribution 0.675ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.190     2.470    <hidden>
    SLICE_X13Y140        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.509 r  <hidden>
                         net (fo=1, routed)           0.381     2.890    <hidden>
    SLICE_X15Y140        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     2.931 r  <hidden>
                         net (fo=1, routed)           0.007     2.938    <hidden>
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     2.955 r  <hidden>
                         net (fo=1, routed)           0.007     2.962    <hidden>
    SLICE_X15Y140        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.371     2.251    <hidden>
    SLICE_X15Y140        FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.678    
                         clock uncertainty            0.188     2.866    
    SLICE_X15Y140        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.912    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.912    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.116ns (24.473%)  route 0.358ns (75.527%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.196ns (routing 0.615ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.696ns, distribution 0.662ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.196     2.476    <hidden>
    SLICE_X2Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.516 r  <hidden>
                         net (fo=1, routed)           0.342     2.858    <hidden>
    SLICE_X3Y136         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.059     2.917 r  <hidden>
                         net (fo=1, routed)           0.009     2.926    <hidden>
    SLICE_X3Y136         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     2.943 r  <hidden>
                         net (fo=1, routed)           0.007     2.950    <hidden>
    SLICE_X3Y136         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.358     2.238    <hidden>
    SLICE_X3Y136         FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.665    
                         clock uncertainty            0.188     2.853    
    SLICE_X3Y136         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.899    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.107ns (22.766%)  route 0.363ns (77.234%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.195ns (routing 0.615ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.696ns, distribution 0.657ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.195     2.475    <hidden>
    SLICE_X17Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.515 r  <hidden>
                         net (fo=3, routed)           0.349     2.864    <hidden>
    SLICE_X13Y152        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.050     2.914 r  <hidden>
                         net (fo=1, routed)           0.007     2.921    <hidden>
    SLICE_X13Y152        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     2.938 r  <hidden>
                         net (fo=1, routed)           0.007     2.945    <hidden>
    SLICE_X13Y152        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.353     2.233    <hidden>
    SLICE_X13Y152        FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.660    
                         clock uncertainty            0.188     2.848    
    SLICE_X13Y152        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.894    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.079ns (16.155%)  route 0.410ns (83.845%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.260ns (routing 0.615ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.696ns, distribution 0.741ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.260     2.540    <hidden>
    SLICE_X35Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.580 r  <hidden>
                         net (fo=3, routed)           0.394     2.974    <hidden>
    SLICE_X36Y175        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     2.996 r  <hidden>
                         net (fo=1, routed)           0.009     3.005    <hidden>
    SLICE_X36Y175        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     3.022 r  <hidden>
                         net (fo=1, routed)           0.007     3.029    <hidden>
    SLICE_X36Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.437     2.317    <hidden>
    SLICE_X36Y175        FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.744    
                         clock uncertainty            0.188     2.932    
    SLICE_X36Y175        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.978    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.093ns (19.215%)  route 0.391ns (80.785%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.269ns (routing 0.615ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.696ns, distribution 0.744ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.269     2.549    <hidden>
    SLICE_X37Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.588 r  <hidden>
                         net (fo=2, routed)           0.374     2.962    <hidden>
    SLICE_X37Y135        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.035     2.997 r  <hidden>
                         net (fo=1, routed)           0.010     3.007    <hidden>
    SLICE_X37Y135        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     3.026 r  <hidden>
                         net (fo=1, routed)           0.007     3.033    <hidden>
    SLICE_X37Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.440     2.320    <hidden>
    SLICE_X37Y135        FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.747    
                         clock uncertainty            0.188     2.935    
    SLICE_X37Y135        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.981    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.108ns (22.314%)  route 0.376ns (77.686%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.194ns (routing 0.615ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.696ns, distribution 0.669ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.194     2.474    <hidden>
    SLICE_X14Y141        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y141        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.515 r  <hidden>
                         net (fo=1, routed)           0.362     2.877    <hidden>
    SLICE_X15Y143        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.927 r  <hidden>
                         net (fo=1, routed)           0.007     2.934    <hidden>
    SLICE_X15Y143        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.951 r  <hidden>
                         net (fo=1, routed)           0.007     2.958    <hidden>
    SLICE_X15Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.365     2.245    <hidden>
    SLICE_X15Y143        FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.672    
                         clock uncertainty            0.188     2.860    
    SLICE_X15Y143        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.906    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.117ns (24.124%)  route 0.368ns (75.876%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.261ns (routing 0.615ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.696ns, distribution 0.737ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.261     2.541    <hidden>
    SLICE_X36Y174        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.582 r  <hidden>
                         net (fo=3, routed)           0.354     2.936    <hidden>
    SLICE_X36Y175        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     2.995 r  <hidden>
                         net (fo=1, routed)           0.007     3.002    <hidden>
    SLICE_X36Y175        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     3.019 r  <hidden>
                         net (fo=1, routed)           0.007     3.026    <hidden>
    SLICE_X36Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.433     2.313    <hidden>
    SLICE_X36Y175        FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.740    
                         clock uncertainty            0.188     2.928    
    SLICE_X36Y175        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.974    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_2x_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_design_1_clk_wiz_0_0 rise@0.000ns - aclk_2x_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.107ns (23.160%)  route 0.355ns (76.840%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.201ns (routing 0.615ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.696ns, distribution 0.654ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_2x_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.191    design_1_i/clk_wiz_0/inst/aclk_2x_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.280 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=27204, routed)       1.201     2.481    <hidden>
    SLICE_X6Y136         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.521 r  <hidden>
                         net (fo=1, routed)           0.341     2.862    <hidden>
    SLICE_X3Y135         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.912 r  <hidden>
                         net (fo=1, routed)           0.007     2.919    <hidden>
    SLICE_X3Y135         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     2.936 r  <hidden>
                         net (fo=1, routed)           0.007     2.943    <hidden>
    SLICE_X3Y135         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.350     2.230    <hidden>
    SLICE_X3Y135         FDRE                                         r  <hidden>
                         clock pessimism              0.427     2.657    
                         clock uncertainty            0.188     2.845    
    SLICE_X3Y135         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.891    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.052    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  aclk_design_1_clk_wiz_0_0

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 0.681ns (28.470%)  route 1.711ns (71.530%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.603ns (routing 0.619ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.056ns (routing 1.121ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.603     1.810    <hidden>
    SLICE_X5Y123         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     1.903 r  <hidden>
                         net (fo=7, routed)           0.276     2.179    <hidden>
    SLICE_X8Y123         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     2.295 r  <hidden>
                         net (fo=1, routed)           0.354     2.649    <hidden>
    SLICE_X7Y123         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     2.765 f  <hidden>
                         net (fo=2, routed)           0.633     3.398    <hidden>
    SLICE_X8Y79          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     3.478 r  <hidden>
                         net (fo=1, routed)           0.169     3.647    <hidden>
    SLICE_X6Y79          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     3.825 r  <hidden>
                         net (fo=1, routed)           0.220     4.045    <hidden>
    SLICE_X6Y79          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     4.143 r  <hidden>
                         net (fo=1, routed)           0.059     4.202    <hidden>
    SLICE_X6Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.056     4.469    <hidden>
    SLICE_X6Y79          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.180ns  (logic 0.608ns (27.890%)  route 1.572ns (72.110%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.584ns (routing 0.619ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.121ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.584     1.791    <hidden>
    SLICE_X7Y131         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.890 r  <hidden>
                         net (fo=7, routed)           0.515     2.405    <hidden>
    SLICE_X5Y122         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     2.521 r  <hidden>
                         net (fo=1, routed)           0.018     2.539    <hidden>
    SLICE_X5Y122         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.230     2.769 r  <hidden>
                         net (fo=1, routed)           0.814     3.583    <hidden>
    SLICE_X6Y74          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     3.683 r  <hidden>
                         net (fo=1, routed)           0.167     3.850    <hidden>
    SLICE_X7Y74          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.063     3.913 r  <hidden>
                         net (fo=1, routed)           0.058     3.971    <hidden>
    SLICE_X7Y74          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.072     4.485    <hidden>
    SLICE_X7Y74          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.635ns  (logic 0.644ns (39.388%)  route 0.991ns (60.612%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.601ns (routing 0.619ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.105ns (routing 1.121ns, distribution 0.984ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.601     1.808    <hidden>
    SLICE_X5Y130         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     1.906 r  <hidden>
                         net (fo=5, routed)           0.416     2.322    <hidden>
    SLICE_X4Y125         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.501 r  <hidden>
                         net (fo=1, routed)           0.014     2.515    <hidden>
    SLICE_X4Y125         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.268     2.783 r  <hidden>
                         net (fo=1, routed)           0.503     3.286    <hidden>
    SLICE_X0Y124         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.385 r  <hidden>
                         net (fo=1, routed)           0.058     3.443    <hidden>
    SLICE_X0Y124         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.105     4.518    <hidden>
    SLICE_X0Y124         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.472ns  (logic 0.668ns (45.380%)  route 0.804ns (54.620%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT4=1)
  Clock Path Skew:        2.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.601ns (routing 0.619ns, distribution 0.982ns)
  Clock Net Delay (Destination): 2.105ns (routing 1.121ns, distribution 0.984ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.601     1.808    <hidden>
    SLICE_X5Y130         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     1.902 r  <hidden>
                         net (fo=5, routed)           0.491     2.393    <hidden>
    SLICE_X0Y130         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     2.570 r  <hidden>
                         net (fo=1, routed)           0.010     2.580    <hidden>
    SLICE_X0Y130         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.261     2.841 r  <hidden>
                         net (fo=1, routed)           0.281     3.122    <hidden>
    SLICE_X0Y124         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     3.258 r  <hidden>
                         net (fo=1, routed)           0.022     3.280    <hidden>
    SLICE_X0Y124         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.105     4.518    <hidden>
    SLICE_X0Y124         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.502ns  (logic 0.272ns (18.109%)  route 1.230ns (81.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.519ns (routing 0.619ns, distribution 0.900ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.121ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.519     1.726    <hidden>
    SLICE_X3Y117         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.825 r  <hidden>
                         net (fo=6, routed)           1.204     3.029    <hidden>
    SLICE_X3Y65          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     3.202 r  <hidden>
                         net (fo=1, routed)           0.026     3.228    <hidden>
    SLICE_X3Y65          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.061     4.474    <hidden>
    SLICE_X3Y65          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.375ns  (logic 0.247ns (17.964%)  route 1.128ns (82.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.519ns (routing 0.619ns, distribution 0.900ns)
  Clock Net Delay (Destination): 2.062ns (routing 1.121ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.519     1.726    <hidden>
    SLICE_X3Y117         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.825 r  <hidden>
                         net (fo=6, routed)           1.069     2.894    <hidden>
    SLICE_X0Y65          LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     3.042 r  <hidden>
                         net (fo=1, routed)           0.059     3.101    <hidden>
    SLICE_X0Y65          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.062     4.475    <hidden>
    SLICE_X0Y65          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.355ns (28.219%)  route 0.903ns (71.781%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.572ns (routing 0.619ns, distribution 0.953ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.121ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.572     1.779    <hidden>
    SLICE_X8Y120         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     1.877 r  <hidden>
                         net (fo=5, routed)           0.854     2.731    <hidden>
    SLICE_X2Y118         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     2.905 r  <hidden>
                         net (fo=1, routed)           0.011     2.916    <hidden>
    SLICE_X2Y118         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     2.999 r  <hidden>
                         net (fo=1, routed)           0.038     3.037    <hidden>
    SLICE_X2Y118         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.063     4.476    <hidden>
    SLICE_X2Y118         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.214ns (16.628%)  route 1.073ns (83.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.519ns (routing 0.619ns, distribution 0.900ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.121ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.519     1.726    <hidden>
    SLICE_X3Y117         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.825 r  <hidden>
                         net (fo=6, routed)           1.015     2.840    <hidden>
    SLICE_X2Y66          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     2.955 r  <hidden>
                         net (fo=1, routed)           0.058     3.013    <hidden>
    SLICE_X2Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.072     4.485    <hidden>
    SLICE_X2Y66          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.282ns  (logic 0.241ns (18.799%)  route 1.041ns (81.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.485ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.519ns (routing 0.619ns, distribution 0.900ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.121ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.519     1.726    <hidden>
    SLICE_X3Y117         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDSE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     1.825 r  <hidden>
                         net (fo=6, routed)           1.015     2.840    <hidden>
    SLICE_X2Y66          LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     2.982 r  <hidden>
                         net (fo=1, routed)           0.026     3.008    <hidden>
    SLICE_X2Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.072     4.485    <hidden>
    SLICE_X2Y66          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.279ns  (logic 0.273ns (21.345%)  route 1.006ns (78.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.519ns (routing 0.619ns, distribution 0.900ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.121ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.519     1.726    <hidden>
    SLICE_X3Y117         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.822 r  <hidden>
                         net (fo=7, routed)           0.948     2.770    <hidden>
    SLICE_X3Y65          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.947 r  <hidden>
                         net (fo=1, routed)           0.058     3.005    <hidden>
    SLICE_X3Y65          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.410     1.410    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.054 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.282    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.061     4.474    <hidden>
    SLICE_X3Y65          FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.066ns (49.624%)  route 0.067ns (50.376%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.765ns (routing 0.316ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.696ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.765     0.876    <hidden>
    SLICE_X7Y110         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.917 r  <hidden>
                         net (fo=5, routed)           0.053     0.970    <hidden>
    SLICE_X7Y112         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.985 r  <hidden>
                         net (fo=1, routed)           0.007     0.992    <hidden>
    SLICE_X7Y112         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     1.002 r  <hidden>
                         net (fo=1, routed)           0.007     1.009    <hidden>
    SLICE_X7Y112         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.317     2.197    <hidden>
    SLICE_X7Y112         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.064ns (47.761%)  route 0.070ns (52.239%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.765ns (routing 0.316ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.696ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.765     0.876    <hidden>
    SLICE_X3Y113         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.916 r  <hidden>
                         net (fo=5, routed)           0.056     0.972    <hidden>
    SLICE_X3Y111         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014     0.986 r  <hidden>
                         net (fo=1, routed)           0.007     0.993    <hidden>
    SLICE_X3Y111         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.010     1.003 r  <hidden>
                         net (fo=1, routed)           0.007     1.010    <hidden>
    SLICE_X3Y111         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.325     2.205    <hidden>
    SLICE_X3Y111         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.065ns (48.507%)  route 0.069ns (51.493%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.767ns (routing 0.316ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.696ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.767     0.878    <hidden>
    SLICE_X2Y112         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.919 r  <hidden>
                         net (fo=5, routed)           0.055     0.974    <hidden>
    SLICE_X2Y111         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     0.988 r  <hidden>
                         net (fo=1, routed)           0.007     0.995    <hidden>
    SLICE_X2Y111         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.010     1.005 r  <hidden>
                         net (fo=1, routed)           0.007     1.012    <hidden>
    SLICE_X2Y111         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.325     2.205    <hidden>
    SLICE_X2Y111         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.071ns (52.593%)  route 0.064ns (47.407%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.766ns (routing 0.316ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.696ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.766     0.877    <hidden>
    SLICE_X3Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.916 r  <hidden>
                         net (fo=5, routed)           0.049     0.965    <hidden>
    SLICE_X3Y116         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.987 r  <hidden>
                         net (fo=1, routed)           0.008     0.995    <hidden>
    SLICE_X3Y116         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     1.005 r  <hidden>
                         net (fo=1, routed)           0.007     1.012    <hidden>
    SLICE_X3Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.322     2.202    <hidden>
    SLICE_X3Y116         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.136ns  (logic 0.071ns (52.206%)  route 0.065ns (47.794%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.766ns (routing 0.316ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.696ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.766     0.877    <hidden>
    SLICE_X3Y114         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.916 r  <hidden>
                         net (fo=5, routed)           0.050     0.966    <hidden>
    SLICE_X3Y114         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.988 r  <hidden>
                         net (fo=1, routed)           0.008     0.996    <hidden>
    SLICE_X3Y114         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     1.006 r  <hidden>
                         net (fo=1, routed)           0.007     1.013    <hidden>
    SLICE_X3Y114         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.314     2.194    <hidden>
    SLICE_X3Y114         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.136ns  (logic 0.064ns (47.059%)  route 0.072ns (52.941%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.770ns (routing 0.316ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.696ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.770     0.881    <hidden>
    SLICE_X2Y113         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.921 r  <hidden>
                         net (fo=5, routed)           0.058     0.979    <hidden>
    SLICE_X2Y114         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.993 r  <hidden>
                         net (fo=1, routed)           0.007     1.000    <hidden>
    SLICE_X2Y114         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.010 r  <hidden>
                         net (fo=1, routed)           0.007     1.017    <hidden>
    SLICE_X2Y114         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.318     2.198    <hidden>
    SLICE_X2Y114         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.064ns (47.761%)  route 0.070ns (52.239%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.773ns (routing 0.316ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.696ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.773     0.884    <hidden>
    SLICE_X8Y118         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.923 r  <hidden>
                         net (fo=5, routed)           0.055     0.978    <hidden>
    SLICE_X8Y116         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.993 r  <hidden>
                         net (fo=1, routed)           0.008     1.001    <hidden>
    SLICE_X8Y116         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.010     1.011 r  <hidden>
                         net (fo=1, routed)           0.007     1.018    <hidden>
    SLICE_X8Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.326     2.206    <hidden>
    SLICE_X8Y116         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.071ns (52.593%)  route 0.064ns (47.407%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.773ns (routing 0.316ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.696ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.773     0.884    <hidden>
    SLICE_X8Y118         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.923 r  <hidden>
                         net (fo=5, routed)           0.050     0.973    <hidden>
    SLICE_X8Y118         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     0.995 r  <hidden>
                         net (fo=1, routed)           0.007     1.002    <hidden>
    SLICE_X8Y118         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.012 r  <hidden>
                         net (fo=1, routed)           0.007     1.019    <hidden>
    SLICE_X8Y118         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.322     2.202    <hidden>
    SLICE_X8Y118         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.071ns (50.000%)  route 0.071ns (50.000%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.767ns (routing 0.316ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.696ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.767     0.878    <hidden>
    SLICE_X0Y118         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.917 r  <hidden>
                         net (fo=5, routed)           0.057     0.974    <hidden>
    SLICE_X0Y119         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.996 r  <hidden>
                         net (fo=1, routed)           0.007     1.003    <hidden>
    SLICE_X0Y119         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     1.013 r  <hidden>
                         net (fo=1, routed)           0.007     1.020    <hidden>
    SLICE_X0Y119         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.315     2.195    <hidden>
    SLICE_X0Y119         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.072ns (51.064%)  route 0.069ns (48.936%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.770ns (routing 0.316ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.696ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.770     0.881    <hidden>
    SLICE_X7Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.921 r  <hidden>
                         net (fo=5, routed)           0.054     0.975    <hidden>
    SLICE_X7Y118         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     0.997 r  <hidden>
                         net (fo=1, routed)           0.008     1.005    <hidden>
    SLICE_X7Y118         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     1.015 r  <hidden>
                         net (fo=1, routed)           0.007     1.022    <hidden>
    SLICE_X7Y118         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.910     0.910    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.615 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.780    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.322     2.202    <hidden>
    SLICE_X7Y118         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.179ns (27.581%)  route 0.470ns (72.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.376ns (routing 0.559ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.274     0.274    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y179         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     0.453 r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.196     0.649    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.376     1.543    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.060ns (23.904%)  route 0.191ns (76.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.915ns (routing 0.357ns, distribution 0.558ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.124     0.124    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y179         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.060     0.184 r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.067     0.251    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.915     1.053    design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y179         FDRE                                         r  design_1_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  aclk_design_1_clk_wiz_0_0
  To Clock:  clk_pl_0

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.257ns  (logic 0.657ns (29.109%)  route 1.600ns (70.891%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -2.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.326ns (routing 1.231ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.559ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.326     4.209    <hidden>
    SLICE_X4Y119         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     4.305 r  <hidden>
                         net (fo=2, routed)           0.374     4.679    <hidden>
    SLICE_X5Y118         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     4.858 r  <hidden>
                         net (fo=1, routed)           0.490     5.348    <hidden>
    SLICE_X4Y115         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.448 f  <hidden>
                         net (fo=1, routed)           0.261     5.709    <hidden>
    SLICE_X1Y116         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     5.891 f  <hidden>
                         net (fo=1, routed)           0.417     6.308    <hidden>
    SLICE_X0Y126         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     6.408 r  <hidden>
                         net (fo=1, routed)           0.058     6.466    <hidden>
    SLICE_X0Y126         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.361     1.528    <hidden>
    SLICE_X0Y126         FDSE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.952ns  (logic 0.556ns (28.484%)  route 1.396ns (71.516%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.403ns (routing 1.231ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.559ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.403     4.286    <hidden>
    SLICE_X5Y120         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     4.381 r  <hidden>
                         net (fo=2, routed)           0.459     4.840    <hidden>
    SLICE_X8Y120         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     5.018 r  <hidden>
                         net (fo=1, routed)           0.480     5.498    <hidden>
    SLICE_X2Y121         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     5.645 f  <hidden>
                         net (fo=1, routed)           0.233     5.878    <hidden>
    SLICE_X0Y122         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.916 f  <hidden>
                         net (fo=1, routed)           0.165     6.081    <hidden>
    SLICE_X0Y126         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     6.179 r  <hidden>
                         net (fo=1, routed)           0.059     6.238    <hidden>
    SLICE_X0Y126         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.361     1.528    <hidden>
    SLICE_X0Y126         FDSE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.912ns  (logic 0.651ns (34.048%)  route 1.261ns (65.952%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.404ns (routing 1.231ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.559ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.404     4.287    <hidden>
    SLICE_X5Y120         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     4.382 r  <hidden>
                         net (fo=2, routed)           0.402     4.784    <hidden>
    SLICE_X8Y120         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     4.933 r  <hidden>
                         net (fo=1, routed)           0.100     5.033    <hidden>
    SLICE_X8Y119         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     5.097 f  <hidden>
                         net (fo=1, routed)           0.451     5.548    <hidden>
    SLICE_X2Y117         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     5.695 f  <hidden>
                         net (fo=1, routed)           0.273     5.968    <hidden>
    SLICE_X1Y125         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     6.164 r  <hidden>
                         net (fo=1, routed)           0.035     6.199    <hidden>
    SLICE_X1Y125         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.370     1.537    <hidden>
    SLICE_X1Y125         FDSE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.943ns  (logic 0.271ns (13.948%)  route 1.672ns (86.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.351ns (routing 1.231ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.559ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.351     4.234    <hidden>
    SLICE_X14Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     4.328 r  <hidden>
                         net (fo=5, routed)           0.770     5.098    <hidden>
    SLICE_X1Y103         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     5.275 r  <hidden>
                         net (fo=2, routed)           0.902     6.177    <hidden>
    SLICE_X3Y129         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.363     1.530    <hidden>
    SLICE_X3Y129         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.928ns  (logic 0.552ns (28.631%)  route 1.376ns (71.369%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.351ns (routing 1.231ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.559ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.351     4.234    <hidden>
    SLICE_X5Y119         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     4.329 r  <hidden>
                         net (fo=2, routed)           0.325     4.654    <hidden>
    SLICE_X8Y118         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     4.770 r  <hidden>
                         net (fo=1, routed)           0.272     5.042    <hidden>
    SLICE_X3Y114         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     5.106 f  <hidden>
                         net (fo=1, routed)           0.269     5.375    <hidden>
    SLICE_X1Y114         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     5.473 f  <hidden>
                         net (fo=1, routed)           0.441     5.914    <hidden>
    SLICE_X1Y131         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     6.093 r  <hidden>
                         net (fo=1, routed)           0.069     6.162    <hidden>
    SLICE_X1Y131         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.382     1.549    <hidden>
    SLICE_X1Y131         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 0.470ns (25.419%)  route 1.379ns (74.581%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.352ns (routing 1.231ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.559ns, distribution 0.812ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.352     4.235    <hidden>
    SLICE_X5Y119         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     4.331 r  <hidden>
                         net (fo=2, routed)           0.551     4.882    <hidden>
    SLICE_X5Y115         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.029 r  <hidden>
                         net (fo=1, routed)           0.023     5.052    <hidden>
    SLICE_X5Y115         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     5.141 r  <hidden>
                         net (fo=1, routed)           0.253     5.394    <hidden>
    SLICE_X5Y115         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     5.494 r  <hidden>
                         net (fo=1, routed)           0.475     5.969    <hidden>
    SLICE_X4Y130         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     6.007 r  <hidden>
                         net (fo=1, routed)           0.077     6.084    <hidden>
    SLICE_X4Y130         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.371     1.538    <hidden>
    SLICE_X4Y130         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.761ns  (logic 0.586ns (33.277%)  route 1.175ns (66.723%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.326ns (routing 1.231ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.559ns, distribution 0.803ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.326     4.209    <hidden>
    SLICE_X4Y119         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     4.303 r  <hidden>
                         net (fo=2, routed)           0.443     4.746    <hidden>
    SLICE_X5Y118         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     4.859 r  <hidden>
                         net (fo=1, routed)           0.023     4.882    <hidden>
    SLICE_X5Y118         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.971 r  <hidden>
                         net (fo=1, routed)           0.260     5.231    <hidden>
    SLICE_X5Y118         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     5.408 f  <hidden>
                         net (fo=1, routed)           0.390     5.798    <hidden>
    SLICE_X3Y131         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     5.911 r  <hidden>
                         net (fo=1, routed)           0.059     5.970    <hidden>
    SLICE_X3Y131         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.362     1.529    <hidden>
    SLICE_X3Y131         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.722ns  (logic 0.514ns (29.849%)  route 1.208ns (70.151%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.326ns (routing 1.231ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.559ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.326     4.209    <hidden>
    SLICE_X7Y119         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     4.305 r  <hidden>
                         net (fo=2, routed)           0.333     4.638    <hidden>
    SLICE_X4Y118         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     4.817 r  <hidden>
                         net (fo=1, routed)           0.017     4.834    <hidden>
    SLICE_X4Y118         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.087     4.921 r  <hidden>
                         net (fo=1, routed)           0.219     5.140    <hidden>
    SLICE_X3Y118         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     5.254 f  <hidden>
                         net (fo=1, routed)           0.557     5.811    <hidden>
    SLICE_X1Y126         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     5.849 r  <hidden>
                         net (fo=1, routed)           0.082     5.931    <hidden>
    SLICE_X1Y126         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.370     1.537    <hidden>
    SLICE_X1Y126         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.667ns  (logic 0.572ns (34.313%)  route 1.095ns (65.687%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.345ns (routing 1.231ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.559ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.345     4.228    <hidden>
    SLICE_X6Y116         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     4.324 r  <hidden>
                         net (fo=2, routed)           0.365     4.689    <hidden>
    SLICE_X4Y117         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.863 r  <hidden>
                         net (fo=1, routed)           0.023     4.886    <hidden>
    SLICE_X4Y117         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     4.975 r  <hidden>
                         net (fo=1, routed)           0.253     5.228    <hidden>
    SLICE_X4Y117         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     5.328 r  <hidden>
                         net (fo=1, routed)           0.377     5.705    <hidden>
    SLICE_X1Y126         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     5.818 r  <hidden>
                         net (fo=1, routed)           0.077     5.895    <hidden>
    SLICE_X1Y126         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.370     1.537    <hidden>
    SLICE_X1Y126         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.681ns  (logic 0.545ns (32.421%)  route 1.136ns (67.579%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.326ns (routing 1.231ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.559ns, distribution 0.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         1.582     1.582    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.476 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.732    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.883 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       2.326     4.209    <hidden>
    SLICE_X7Y119         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     4.306 r  <hidden>
                         net (fo=2, routed)           0.514     4.820    <hidden>
    SLICE_X2Y120         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     4.969 r  <hidden>
                         net (fo=1, routed)           0.011     4.980    <hidden>
    SLICE_X2Y120         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     5.063 r  <hidden>
                         net (fo=1, routed)           0.295     5.358    <hidden>
    SLICE_X2Y120         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     5.458 f  <hidden>
                         net (fo=1, routed)           0.246     5.704    <hidden>
    SLICE_X1Y124         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     5.820 r  <hidden>
                         net (fo=1, routed)           0.070     5.890    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         1.375     1.542    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.097ns (60.248%)  route 0.064ns (39.752%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.200ns (routing 0.628ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.357ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.200     2.477    <hidden>
    SLICE_X0Y126         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.516 r  <hidden>
                         net (fo=1, routed)           0.026     2.542    <hidden>
    SLICE_X0Y126         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     2.577 r  <hidden>
                         net (fo=1, routed)           0.023     2.600    <hidden>
    SLICE_X0Y126         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     2.623 r  <hidden>
                         net (fo=1, routed)           0.015     2.638    <hidden>
    SLICE_X0Y126         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.901     1.039    <hidden>
    SLICE_X0Y126         FDSE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.127ns (62.871%)  route 0.075ns (37.129%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.203ns (routing 0.628ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.357ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.203     2.480    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.517 r  <hidden>
                         net (fo=1, routed)           0.026     2.543    <hidden>
    SLICE_X1Y124         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.040     2.583 r  <hidden>
                         net (fo=1, routed)           0.028     2.611    <hidden>
    SLICE_X1Y124         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.661 r  <hidden>
                         net (fo=1, routed)           0.021     2.682    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.914     1.052    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.138ns (67.317%)  route 0.067ns (32.683%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.206ns (routing 0.628ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.357ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.206     2.483    <hidden>
    SLICE_X1Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.521 r  <hidden>
                         net (fo=1, routed)           0.030     2.551    <hidden>
    SLICE_X1Y125         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.050     2.601 r  <hidden>
                         net (fo=1, routed)           0.029     2.630    <hidden>
    SLICE_X1Y125         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.050     2.680 r  <hidden>
                         net (fo=1, routed)           0.008     2.688    <hidden>
    SLICE_X1Y125         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.909     1.047    <hidden>
    SLICE_X1Y125         FDSE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.122ns (57.277%)  route 0.091ns (42.723%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.198ns (routing 0.628ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.900ns (routing 0.357ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.198     2.475    <hidden>
    SLICE_X0Y132         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.514 r  <hidden>
                         net (fo=1, routed)           0.047     2.561    <hidden>
    SLICE_X0Y132         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     2.584 r  <hidden>
                         net (fo=1, routed)           0.029     2.613    <hidden>
    SLICE_X0Y132         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.060     2.673 r  <hidden>
                         net (fo=1, routed)           0.015     2.688    <hidden>
    SLICE_X0Y132         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.900     1.038    <hidden>
    SLICE_X0Y132         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.102ns (44.348%)  route 0.128ns (55.652%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.203ns (routing 0.628ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.909ns (routing 0.357ns, distribution 0.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.203     2.480    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.518 r  <hidden>
                         net (fo=1, routed)           0.054     2.572    <hidden>
    SLICE_X1Y126         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     2.586 r  <hidden>
                         net (fo=1, routed)           0.048     2.634    <hidden>
    SLICE_X1Y126         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     2.684 r  <hidden>
                         net (fo=1, routed)           0.026     2.710    <hidden>
    SLICE_X1Y126         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.909     1.047    <hidden>
    SLICE_X1Y126         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.075ns (30.488%)  route 0.171ns (69.512%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.207ns (routing 0.628ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.357ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.207     2.484    <hidden>
    SLICE_X2Y126         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.523 r  <hidden>
                         net (fo=2, routed)           0.052     2.575    <hidden>
    SLICE_X0Y126         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.022     2.597 r  <hidden>
                         net (fo=1, routed)           0.102     2.699    <hidden>
    SLICE_X0Y126         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     2.713 r  <hidden>
                         net (fo=1, routed)           0.017     2.730    <hidden>
    SLICE_X0Y126         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.901     1.039    <hidden>
    SLICE_X0Y126         FDSE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.097ns (38.645%)  route 0.154ns (61.355%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.204ns (routing 0.628ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.357ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.204     2.481    <hidden>
    SLICE_X0Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.521 r  <hidden>
                         net (fo=1, routed)           0.050     2.571    <hidden>
    SLICE_X1Y125         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.035     2.606 f  <hidden>
                         net (fo=1, routed)           0.078     2.684    <hidden>
    SLICE_X1Y124         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.706 r  <hidden>
                         net (fo=1, routed)           0.026     2.732    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.914     1.052    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.083ns (33.068%)  route 0.168ns (66.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.207ns (routing 0.628ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.905ns (routing 0.357ns, distribution 0.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.207     2.484    <hidden>
    SLICE_X2Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.523 r  <hidden>
                         net (fo=2, routed)           0.080     2.603    <hidden>
    SLICE_X0Y127         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     2.625 r  <hidden>
                         net (fo=1, routed)           0.071     2.696    <hidden>
    SLICE_X0Y128         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.718 r  <hidden>
                         net (fo=1, routed)           0.017     2.735    <hidden>
    SLICE_X0Y128         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.905     1.043    <hidden>
    SLICE_X0Y128         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.110ns (41.985%)  route 0.152ns (58.015%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.206ns (routing 0.628ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.357ns, distribution 0.563ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.206     2.483    <hidden>
    SLICE_X1Y126         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.521 r  <hidden>
                         net (fo=1, routed)           0.030     2.551    <hidden>
    SLICE_X1Y126         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.050     2.601 r  <hidden>
                         net (fo=1, routed)           0.101     2.702    <hidden>
    SLICE_X1Y131         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     2.724 r  <hidden>
                         net (fo=1, routed)           0.021     2.745    <hidden>
    SLICE_X1Y131         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.920     1.058    <hidden>
    SLICE_X1Y131         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.138ns (51.880%)  route 0.128ns (48.120%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.203ns (routing 0.628ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.357ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y49        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=983, routed)         0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.042 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.188    design_1_i/clk_wiz_0/inst/aclk_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=56316, routed)       1.203     2.480    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.519 r  <hidden>
                         net (fo=1, routed)           0.053     2.572    <hidden>
    SLICE_X1Y125         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.049     2.621 r  <hidden>
                         net (fo=1, routed)           0.051     2.672    <hidden>
    SLICE_X1Y124         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050     2.722 r  <hidden>
                         net (fo=1, routed)           0.024     2.746    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=983, routed)         0.914     1.052    <hidden>
    SLICE_X1Y124         FDRE                                         r  <hidden>





