// Seed: 2526844733
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input wor id_6
);
  wire id_8 = 1;
  tri  id_9 = 1, id_10;
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  assign id_11 = (1) - 1 == id_6;
  wire id_15;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output supply1 id_2
);
  wand id_4;
  module_0(
      id_1, id_2, id_2, id_1, id_1, id_1, id_1
  );
  integer id_5 = id_1;
  assign id_4 = 1;
  assign id_5 = 1;
endmodule
