# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do FIR_Filter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog\ Implementation {//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/tap.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:02 on Apr 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation" //Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/tap.v 
# -- Compiling module tap
# 
# Top level modules:
# 	tap
# End time: 17:45:02 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog\ Implementation {//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/fir_filter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:02 on Apr 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation" //Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/fir_filter.v 
# -- Compiling module fir_filter
# 
# Top level modules:
# 	fir_filter
# End time: 17:45:02 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog\ Implementation {//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:02 on Apr 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation" //Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v 
# -- Compiling module testbench_filter
# 
# Top level modules:
# 	testbench_filter
# End time: 17:45:02 on Apr 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench_filter
# vsim work.testbench_filter 
# Start time: 17:45:08 on Apr 17,2019
# ** Error (suppressible): (vsim-19) Failed to access library './rtl_work' at "./rtl_work".
# No such file or directory. (errno = ENOENT)
# Error loading design
vsim work.testbench_filter
# vsim work.testbench_filter 
# Start time: 17:45:11 on Apr 17,2019
# init_auxdbinfo(): DATABASE ERROR: (sqlite3_open_v2): unable to open database file
# doVOpenFlatFile(): INTERNAL ERROR: Cannot obtain auxid to open //Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/simulation/modelsim/rtl_work/testbench_filter/verilog.psm
# ** Error: (vsim-3171) Could not find machine code for '//Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/simulation/modelsim/rtl_work.testbench_filter'.
# Result too large. (errno = ERANGE)
# Error loading design
vsim work.testbench_filter
# vsim work.testbench_filter 
# Start time: 17:45:18 on Apr 17,2019
# Loading work.testbench_filter
# Loading work.fir_filter
# Loading work.tap
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/testbench_filter/DUT/i_clk \
sim:/testbench_filter/DUT/signal \
sim:/testbench_filter/DUT/result \
sim:/testbench_filter/DUT/tap_sums \
sim:/testbench_filter/DUT/tap_dff
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: togo9  Hostname: DESKTOP-SOE0P7O  ProcessID: 8508
#           Attempting to use alternate WLF file "./wlftqmjvqs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqmjvqs
run -all
# ** Note: $finish    : //Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v(62)
#    Time: 510 ns  Iteration: 0  Instance: /testbench_filter
# 1
# Break in Module testbench_filter at //Mac/Home/Desktop/Buffalo_Spring_2019/EE_450/Final_project/Verilog Implementation/testbench_filter.v line 62
run
run
# End time: 14:52:02 on Apr 18,2019, Elapsed time: 21:06:44
# Errors: 1, Warnings: 2
