{"vcs1":{"timestamp_begin":1727631361.729747914, "rt":2.30, "ut":0.83, "st":0.34}}
{"vcselab":{"timestamp_begin":1727631364.111022693, "rt":1.12, "ut":0.25, "st":0.04}}
{"link":{"timestamp_begin":1727631365.313425181, "rt":0.51, "ut":0.35, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727631361.176516945}
{"VCS_COMP_START_TIME": 1727631361.176516945}
{"VCS_COMP_END_TIME": 1727631367.252361896}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 354020}}
{"stitch_vcselab": {"peak_mem": 242196}}
