<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="async_fifo_16x32_ecp3" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2014 07 10 08:38:34.140" version="5.5" type="Module" synthesis="" source_format="VHDL">
  <Package>
		<File name="async_fifo_16x32_ecp3.lpc" type="lpc" modified="2014 07 10 08:38:32.149"/>
		<File name="async_fifo_16x32_ecp3.vhd" type="top_level_vhdl" modified="2014 07 10 08:38:32.245"/>
		<File name="async_fifo_16x32_ecp3_tmpl.vhd" type="template_vhdl" modified="2014 07 10 08:38:32.246"/>
		<File name="tb_async_fifo_16x32_ecp3_tmpl.vhd" type="testbench_vhdl" modified="2014 07 10 08:38:32.250"/>
  </Package>
</DiamondModule>
