<profile>

<section name = "Vitis HLS Report for 'add_vectors_2'" level="0">
<item name = "Date">Tue Jun 28 01:00:44 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">computeP2</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.696 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">901, 901, 9.010 us, 9.010 us, 901, 901, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- add_vectors_label1">900, 900, 60, -, -, 15, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 146, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 472, 212, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 367, -</column>
<column name="Register">-, -, 169, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="urem_9ns_6ns_8_13_seq_1_U38">urem_9ns_6ns_8_13_seq_1, 0, 0, 118, 53, 0</column>
<column name="urem_9ns_6ns_8_13_seq_1_U39">urem_9ns_6ns_8_13_seq_1, 0, 0, 118, 53, 0</column>
<column name="urem_9ns_6ns_8_13_seq_1_U40">urem_9ns_6ns_8_13_seq_1, 0, 0, 118, 53, 0</column>
<column name="urem_9ns_6ns_8_13_seq_1_U41">urem_9ns_6ns_8_13_seq_1, 0, 0, 118, 53, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln117_fu_153_p2">+, 0, 0, 14, 6, 3</column>
<column name="add_ln119_2_fu_208_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln119_4_fu_257_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln119_6_fu_282_p2">+, 0, 0, 12, 11, 11</column>
<column name="add_ln119_fu_159_p2">+, 0, 0, 12, 11, 11</column>
<column name="tmp_4_fu_226_p2">+, 0, 0, 14, 9, 9</column>
<column name="tmp_5_fu_295_p2">+, 0, 0, 14, 9, 9</column>
<column name="tmp_6_fu_322_p2">+, 0, 0, 14, 9, 9</column>
<column name="tmp_fu_177_p2">+, 0, 0, 14, 9, 9</column>
<column name="icmp_ln117_fu_147_p2">icmp, 0, 0, 10, 6, 4</column>
<column name="or_ln117_1_fu_242_p2">or, 0, 0, 6, 6, 2</column>
<column name="or_ln117_2_fu_267_p2">or, 0, 0, 6, 6, 2</column>
<column name="or_ln117_fu_193_p2">or, 0, 0, 6, 6, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="P2_address0">48, 9, 11, 99</column>
<column name="P2_d0">25, 5, 8, 40</column>
<column name="ap_NS_fsm">265, 62, 1, 62</column>
<column name="i_reg_126">9, 2, 6, 12</column>
<column name="v2_address0">20, 4, 6, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="P2_addr_2_reg_369">11, 0, 11, 0</column>
<column name="P2_addr_3_reg_384">11, 0, 11, 0</column>
<column name="P2_addr_4_reg_414">11, 0, 11, 0</column>
<column name="P2_addr_reg_354">11, 0, 11, 0</column>
<column name="add_ln117_reg_349">6, 0, 6, 0</column>
<column name="add_ln119_6_reg_394">11, 0, 11, 0</column>
<column name="ap_CS_fsm">61, 0, 61, 0</column>
<column name="i_reg_126">6, 0, 6, 0</column>
<column name="tmp_4_reg_379">9, 0, 9, 0</column>
<column name="tmp_5_reg_404">9, 0, 9, 0</column>
<column name="tmp_6_reg_419">9, 0, 9, 0</column>
<column name="tmp_reg_364">9, 0, 9, 0</column>
<column name="v2_load_3_reg_409">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, add_vectors.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, add_vectors.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, add_vectors.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, add_vectors.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, add_vectors.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, add_vectors.2, return value</column>
<column name="P2_address0">out, 11, ap_memory, P2, array</column>
<column name="P2_ce0">out, 1, ap_memory, P2, array</column>
<column name="P2_we0">out, 1, ap_memory, P2, array</column>
<column name="P2_d0">out, 8, ap_memory, P2, array</column>
<column name="P2_q0">in, 8, ap_memory, P2, array</column>
<column name="v1">in, 11, ap_none, v1, scalar</column>
<column name="v2_address0">out, 6, ap_memory, v2, array</column>
<column name="v2_ce0">out, 1, ap_memory, v2, array</column>
<column name="v2_q0">in, 5, ap_memory, v2, array</column>
<column name="v2_address1">out, 6, ap_memory, v2, array</column>
<column name="v2_ce1">out, 1, ap_memory, v2, array</column>
<column name="v2_q1">in, 5, ap_memory, v2, array</column>
</table>
</item>
</section>
</profile>
