{"Source Block": ["hdl/library/data_offload/data_offload_regmap.v@113:163@HdlStmProcess", "  wire          src_sw_resetn_s;\n  wire          dst_sw_resetn_s;\n  wire  [31:0]  src_transfer_length_s;\n\n  // write interface\n  always @(posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_wack <= up_wreq;\n      up_scratch <= 'd0;\n      up_sw_resetn <= AUTO_BRINGUP;\n      up_oneshot <= ~TX_OR_RXN_PATH;\n      up_bypass <= 'd0;\n      up_sync <= 'd0;\n      up_sync_config <= 'd0;\n      up_transfer_length <= 32'h0;\n    end else begin\n      up_wack <= up_wreq;\n      /* Scratch Register */\n      if ((up_wreq == 1'b1) && (up_waddr[11:0] == 14'h02)) begin\n        up_scratch <= up_wdata;\n      end\n      /* Transfer Length Register */\n      if ((up_wreq == 1'b1) && (up_waddr[11:0] == 14'h07)) begin\n        up_transfer_length <= up_wdata;\n      end\n      /* Reset Offload Register */\n      if ((up_wreq == 1'b1) && (up_waddr[11:0] == 14'h21)) begin\n        up_sw_resetn <= up_wdata[0];\n      end\n      /* Control Register */\n      if ((up_wreq == 1'b1) && (up_waddr[11:0] == 14'h22)) begin\n        up_oneshot <= up_wdata[1];\n        up_bypass <= up_wdata[0];\n      end\n      /* SYNC Offload Register - self cleared, one pulse signal */\n      if ((up_wreq == 1'b1) && (up_waddr[11:0] == 14'h40)) begin\n        up_sync <= up_wdata[0];\n      end else begin\n        up_sync <= 1'b0;\n      end\n      /* SYNC RX Configuration Register */\n      if ((up_wreq == 1'b1) && (up_waddr[11:0] == 14'h41)) begin\n        up_sync_config <= up_wdata[1:0];\n      end\n    end\n  end\n\n  //read interface for common registers\n  always @(posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rack <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[127, "      up_transfer_length <= 32'h0;\n"], [136, "        up_transfer_length <= up_wdata;\n"]], "Add": [[127, "      up_transfer_length <= 34'h0;\n"], [136, "        up_transfer_length <= {up_wdata[27:0], 6'b0};\n"]]}}