{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652245684210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652245684210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 15:08:04 2022 " "Processing started: Wed May 11 15:08:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652245684210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245684210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off videoSync -c videoSync " "Command: quartus_map --read_settings_files=on --write_settings_files=off videoSync -c videoSync" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245684210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652245684475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652245684475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videosync.v 1 1 " "Found 1 design units, including 1 entities, in source file videosync.v" { { "Info" "ISGN_ENTITY_NAME" "1 videoSync " "Found entity 1: videoSync" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652245690492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245690492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_video.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_video.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_video " "Found entity 1: sync_video" {  } { { "sync_video.v" "" { Text "C:/AdvDigDes/videoSyncExample/sync_video.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652245690492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245690492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern_vg.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern_vg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_vg " "Found entity 1: pattern_vg" {  } { { "pattern_vg.v" "" { Text "C:/AdvDigDes/videoSyncExample/pattern_vg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652245690492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245690492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de videoSync.v(65) " "Verilog HDL Implicit Net warning at videoSync.v(65): created implicit net for \"de\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vs videoSync.v(66) " "Verilog HDL Implicit Net warning at videoSync.v(66): created implicit net for \"vs\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hs videoSync.v(71) " "Verilog HDL Implicit Net warning at videoSync.v(71): created implicit net for \"hs\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "field videoSync.v(72) " "Verilog HDL Implicit Net warning at videoSync.v(72): created implicit net for \"field\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vs_out videoSync.v(88) " "Verilog HDL Implicit Net warning at videoSync.v(88): created implicit net for \"vs_out\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hs_out videoSync.v(89) " "Verilog HDL Implicit Net warning at videoSync.v(89): created implicit net for \"hs_out\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de_out videoSync.v(90) " "Verilog HDL Implicit Net warning at videoSync.v(90): created implicit net for \"de_out\"" {  } { { "videoSync.v" "" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "videoSync " "Elaborating entity \"videoSync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652245690523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_video sync_video:video1 " "Elaborating entity \"sync_video\" for hierarchy \"sync_video:video1\"" {  } { { "videoSync.v" "video1" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sync_video.v(65) " "Verilog HDL assignment warning at sync_video.v(65): truncated value with size 32 to match size of target (12)" {  } { { "sync_video.v" "" { Text "C:/AdvDigDes/videoSyncExample/sync_video.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652245690554 "|videoSync|sync_video:video1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sync_video.v(82) " "Verilog HDL assignment warning at sync_video.v(82): truncated value with size 32 to match size of target (12)" {  } { { "sync_video.v" "" { Text "C:/AdvDigDes/videoSyncExample/sync_video.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652245690554 "|videoSync|sync_video:video1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_vg pattern_vg:pattern1 " "Elaborating entity \"pattern_vg\" for hierarchy \"pattern_vg:pattern1\"" {  } { { "videoSync.v" "pattern1" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690570 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "de_out video1 " "Port \"de_out\" does not exist in macrofunction \"video1\"" {  } { { "videoSync.v" "video1" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690617 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "hs_out video1 " "Port \"hs_out\" does not exist in macrofunction \"video1\"" {  } { { "videoSync.v" "video1" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690617 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "vs_out video1 " "Port \"vs_out\" does not exist in macrofunction \"video1\"" {  } { { "videoSync.v" "video1" { Text "C:/AdvDigDes/videoSyncExample/videoSync.v" 73 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652245690617 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652245690617 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652245690648 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 11 15:08:10 2022 " "Processing ended: Wed May 11 15:08:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652245690648 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652245690648 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652245690648 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652245690648 ""}
