# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../arty_z7_20_foc.srcs/sources_1/new/clock_detector.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/emio_sdemu.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_emio_sdemu_0_0/sim/zsys_emio_sdemu_0_0.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_proc_sys_reset_0_0/sim/zsys_proc_sys_reset_0_0.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/0714/hdl/src/SDIP_CMD_RX.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/0714/hdl/src/SDIP_RX_CRC7.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/0714/hdl/src/sdio_to_axis_v1_0.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_sdio_monitor_axis_v1_0_0_0/sim/zsys_sdio_monitor_axis_v1_0_0_0.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/sim/bd_f448.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f448_ila_lib_0.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/sim/zsys_system_ila_0_0.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_clock_detector_0_0/sim/zsys_clock_detector_0_0.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_axi_bram_ctrl_0_0/sim/zsys_axi_bram_ctrl_0_0.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_vio_0_0/sim/zsys_vio_0_0.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_axi_bram_ctrl_1_0/sim/zsys_axi_bram_ctrl_1_0.vhd" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/sim/zsys.vhd" \

vhdl util_ds_buf_v2_01_a  \
"../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/e2ff/hdl/vhdl/util_ds_buf.vhd" \

vhdl xil_defaultlib  \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_util_ds_buf_0_0/sim/zsys_util_ds_buf_0_0.vhd" \
"../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd" \

# Do not sort compile order
nosort
