{
    "selfpaced": true, 
    "topic_name": [
        "IT & Software"
    ], 
    "description": "<p>  \t      The Verification industry is adopting SystemVerilog based UVM Methodology at a rapid pace for  most of the current ASIC/SOC Designs and is considered as a key skill for any job in the front end  VLSI design/verification jobs.  </p>  <p>  \t      This course teaches  </p>  <ul>  \t<li>Basic concepts  of two  (similar) methodologies - OVM and UVM - </li>  \t<li>        Coding and building actual testbenches based on UVM from grounds up.</li>  \t<li>        Plenty of examples along with assignments (all examples uses UVM) </li>  \t<li>        Quizzes and Discussion forums </li>  \t<li>        Hands on assignment to build a complete UVM Verification environent for a most popular SOC Bus protocol - APB Bus </li>  </ul>", 
    "end_date": null, 
    "title": "Learn to build  OVM & UVM  Testbenches from scratch", 
    "price": 0, 
    "instructors": "Ramdas Mozhikunnath M", 
    "commitment": "5.5 hours", 
    "cover_url": "https://udemy-images.udemy.com/course/750x422/185304_7033_4.jpg", 
    "course_url": "https://www.udemy.com/learn-ovm-uvm/", 
    "subject_name": [
        "Hardware"
    ], 
    "duration": null, 
    "language_name": [
        "English"
    ], 
    "provider_name": [
        "udemy"
    ], 
    "start_date": "2014-03-19T17:28:57Z"
}