
*** Running vivado
    with args -log FlappyBird_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FlappyBird_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source FlappyBird_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/keyur/Documents/Vivado/FlappyBird/vivado-library-master'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/keyur/Documents/Vivado/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/utils_1/imports/synth_1/hdmi_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/utils_1/imports/synth_1/hdmi_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FlappyBird_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1342.059 ; gain = 440.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FlappyBird_top' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:20]
INFO: [Synth 8-3491] module 'clock_div' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/clock_div.vhd:5' bound to instance 'u1' of component 'clock_div' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:201]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/clock_div.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/clock_div.vhd:12]
INFO: [Synth 8-3491] module 'picture' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.runs/synth_1/.Xil/Vivado-10152-Key/realtime/picture_stub.vhdl:6' bound to instance 'u2' of component 'picture' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:207]
INFO: [Synth 8-638] synthesizing module 'picture' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.runs/synth_1/.Xil/Vivado-10152-Key/realtime/picture_stub.vhdl:15]
INFO: [Synth 8-3491] module 'pixel_pusher_hdmi' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/pixel_pusher_hdmi.vhd:7' bound to instance 'u3' of component 'pixel_pusher_hdmi' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:216]
INFO: [Synth 8-638] synthesizing module 'pixel_pusher_hdmi' [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/pixel_pusher_hdmi.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'pixel_pusher_hdmi' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/pixel_pusher_hdmi.vhd:38]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/vga_ctrl.vhd:5' bound to instance 'u4' of component 'vga_ctrl' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:251]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/vga_ctrl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/vga_ctrl.vhd:18]
INFO: [Synth 8-3491] module 'rgb2dvi_0' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.runs/synth_1/.Xil/Vivado-10152-Key/realtime/rgb2dvi_0_stub.vhdl:6' bound to instance 'u5' of component 'rgb2dvi_0' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:262]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_0' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.runs/synth_1/.Xil/Vivado-10152-Key/realtime/rgb2dvi_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/debounce.vhd:6' bound to instance 'jmp_btn' of component 'debounce' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:277]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/debounce.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/debounce.vhd:12]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/debounce.vhd:6' bound to instance 'start_btn' of component 'debounce' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:284]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/debounce.vhd:6' bound to instance 'skin_btn' of component 'debounce' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:291]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/debounce.vhd:6' bound to instance 'diff_btn' of component 'debounce' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:298]
INFO: [Synth 8-3491] module 'birdPixels' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/birdPixels.vhd:6' bound to instance 'u6' of component 'birdPixels' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:305]
INFO: [Synth 8-638] synthesizing module 'birdPixels' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/birdPixels.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'birdPixels' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/birdPixels.vhd:15]
INFO: [Synth 8-3491] module 'bird2Pixels' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/bird2Pixels.vhd:6' bound to instance 'u7' of component 'bird2Pixels' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:312]
INFO: [Synth 8-638] synthesizing module 'bird2Pixels' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/bird2Pixels.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'bird2Pixels' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/bird2Pixels.vhd:15]
INFO: [Synth 8-3491] module 'stevePixels' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/stevePixels.vhd:6' bound to instance 'u8' of component 'stevePixels' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:319]
INFO: [Synth 8-638] synthesizing module 'stevePixels' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/stevePixels.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'stevePixels' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/stevePixels.vhd:15]
INFO: [Synth 8-3491] module 'susPixels' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/susPixels.vhd:6' bound to instance 'u9' of component 'susPixels' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:326]
INFO: [Synth 8-638] synthesizing module 'susPixels' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/susPixels.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'susPixels' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/susPixels.vhd:15]
INFO: [Synth 8-3491] module 'gameOverPixels' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/gameOverPixels.vhd:6' bound to instance 'u10' of component 'gameOverPixels' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:333]
INFO: [Synth 8-638] synthesizing module 'gameOverPixels' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/gameOverPixels.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'gameOverPixels' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/gameOverPixels.vhd:15]
INFO: [Synth 8-3491] module 'clock_div_9600' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/clock_div_9600.vhd:5' bound to instance 'u11' of component 'clock_div_9600' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:341]
INFO: [Synth 8-638] synthesizing module 'clock_div_9600' [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/clock_div_9600.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clock_div_9600' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/clock_div_9600.vhd:12]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/uart_tx.vhd:5' bound to instance 'u12' of component 'uart_tx' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:347]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/uart_tx.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/uart_tx.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/uart_tx.vhd:13]
INFO: [Synth 8-3491] module 'sender' declared at 'C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/sender.vhd:6' bound to instance 'u13' of component 'sender' [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:358]
INFO: [Synth 8-638] synthesizing module 'sender' [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/sender.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sender' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/sender.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'FlappyBird_top' (0#1) [C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/sources_1/new/FlappyBird_top.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element speedSelect_reg was removed.  [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/pixel_pusher_hdmi.vhd:237]
WARNING: [Synth 8-6014] Unused sequential element speedSelect2_reg was removed.  [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/pixel_pusher_hdmi.vhd:238]
WARNING: [Synth 8-3848] Net sender_state in module/entity pixel_pusher_hdmi does not have driver. [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/pixel_pusher_hdmi.vhd:29]
WARNING: [Synth 8-3917] design FlappyBird_top has port hdmi_tx_hpd driven by constant 1
WARNING: [Synth 8-7129] Port stateBtn in module sender is either unconnected or has no load
WARNING: [Synth 8-7129] Port sender_state in module pixel_pusher_hdmi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1490.668 ; gain = 588.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1490.668 ; gain = 588.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1490.668 ; gain = 588.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1490.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'u5'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'u5'
Parsing XDC File [c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/picture/picture/picture_in_context.xdc] for cell 'u2'
Finished Parsing XDC File [c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/picture/picture/picture_in_context.xdc] for cell 'u2'
Parsing XDC File [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/Zybo Z7.xdc]
Finished Parsing XDC File [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/Zybo Z7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/Zybo Z7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FlappyBird_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FlappyBird_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1600.258 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u2' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_n. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_p. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for data_n[0]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_n[0]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for data_n[1]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_n[1]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for data_n[2]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_n[2]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for data_p[0]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_p[0]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for data_p[1]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_p[1]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for data_p[2]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_p[2]. (constraint file  c:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for u5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.srcs/utils_1/imports/synth_1/hdmi_top.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'pixel_pusher_hdmi'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
                 playing |                              010 |                               01
                gameover |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'pixel_pusher_hdmi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                   start |                             0010 |                               01
                    data |                             0100 |                               10
                    stop |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   busya |                               01 |                               01
                   busyb |                               10 |                               10
                   busyc |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sender'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 4     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---ROMs : 
	                    ROMs := 5     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	  16 Input   24 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 1     
	   3 Input   18 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 63    
	  17 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 3     
	  25 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 2     
	  17 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 32    
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 30    
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'speedIncrement_reg' and it is trimmed from '32' to '24' bits. [C:/Users/keyur/Documents/Vivado/FlappyBird/FBFiles/pixel_pusher_hdmi.vhd:239]
WARNING: [Synth 8-3917] design FlappyBird_top has port hdmi_tx_hpd driven by constant 1
WARNING: [Synth 8-7129] Port sender_state in module pixel_pusher_hdmi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+-------------------+---------------+----------------+
|Module Name    | RTL Object        | Depth x Width | Implemented As | 
+---------------+-------------------+---------------+----------------+
|FlappyBird_top | u6/pixel_out_reg  | 2048x8        | Block RAM      | 
|FlappyBird_top | u7/pixel_out_reg  | 2048x8        | Block RAM      | 
|FlappyBird_top | u8/pixel_out_reg  | 2048x8        | Block RAM      | 
|FlappyBird_top | u9/pixel_out_reg  | 2048x8        | Block RAM      | 
|FlappyBird_top | u10/pixel_out_reg | 4096x8        | Block RAM      | 
+---------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u6/pixel_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u7/pixel_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u8/pixel_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u9/pixel_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u10/pixel_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |picture       |         1|
|2     |rgb2dvi_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |picture_bbox   |     1|
|2     |rgb2dvi_0_bbox |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |   112|
|5     |LUT1           |    33|
|6     |LUT2           |   151|
|7     |LUT3           |   102|
|8     |LUT4           |   189|
|9     |LUT5           |    92|
|10    |LUT6           |   252|
|11    |RAMB18E1       |     4|
|15    |RAMB36E1       |     1|
|16    |FDRE           |   491|
|17    |FDSE           |    50|
|18    |IBUF           |     5|
|19    |OBUF           |     3|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1600.289 ; gain = 698.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1600.289 ; gain = 588.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1600.289 ; gain = 698.414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1600.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 941a3519
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1600.289 ; gain = 1092.664
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1600.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/keyur/Documents/Vivado/FlappyBird/FlappyBird/FlappyBird.runs/synth_1/FlappyBird_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FlappyBird_top_utilization_synth.rpt -pb FlappyBird_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  6 12:20:48 2024...
