<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/lab4_hps_0_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/lab4_hps_0_hps_io_border_hps_io.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/lab4_hps_0_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_2_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_2_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_2_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_2_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_2_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_2_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_2_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_2_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_1_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="SDRAM_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="SDRAM_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="SDRAM_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_1_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="SDRAM_s1_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="SDRAM_s1_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="SDRAM_s1_agent" />
 <file
   path="simulation/submodules/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="SDRAM_s1_translator" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_wr_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_0_avalon_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_0_avalon_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_0_avalon_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_0_avalon_master_limiter" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_axi_slave_ni.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/credit_producer.v"
   type="VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_f2h_axi_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_0_avalon_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_vfr_0_avalon_master_translator" />
 <file
   path="simulation/submodules/altera_up_avalon_reset_from_locked_signal.v"
   type="VERILOG"
   library="reset_from_locked" />
 <file
   path="simulation/submodules/lab4_sys_sdram_pll_0_sys_pll.vo"
   type="VERILOG"
   library="sys_pll" />
 <file
   path="simulation/submodules/lab4_hps_0_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/lab4_hps_0_fpga_interfaces_f2h_boot_from_fpga.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/lab4_hps_0_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/lab4_irq_mapper_001.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper_001" />
 <file
   path="simulation/submodules/lab4_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/lab4_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/lab4_sysid_qsys_0.vo"
   type="VERILOG"
   library="sysid_qsys_0" />
 <file
   path="simulation/submodules/lab4_sys_sdram_pll_0.v"
   type="VERILOG"
   library="sys_sdram_pll_0" />
 <file path="simulation/submodules/lab4_sw.v" type="VERILOG" library="sw" />
 <file
   path="simulation/submodules/lab4_pll_1.vo"
   type="VERILOG"
   library="pll_1" />
 <file
   path="simulation/submodules/lab4_pll_0.vo"
   type="VERILOG"
   library="pll_0" />
 <file path="simulation/submodules/lab4_led.v" type="VERILOG" library="led" />
 <file
   path="simulation/submodules/lab4_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/lab4_hps_0.v"
   type="VERILOG"
   library="hps_0" />
 <file
   path="simulation/submodules/lab4_alt_vip_vfr_0.vo"
   type="VERILOG"
   library="alt_vip_vfr_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid_control.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
   type="SYSTEM_VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_IS2Vid_statemachine.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_fifo.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_generic_count.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_to_binary.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_sync.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_trigger_sync.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_sync_generation.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_frame_counter.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/alt_vipitc131_common_sample_counter.v"
   type="VERILOG"
   library="alt_vip_itc_0" />
 <file
   path="simulation/submodules/lab4_SDRAM_test_component.v"
   type="VERILOG"
   library="SDRAM" />
 <file
   path="simulation/submodules/lab4_SDRAM.v"
   type="VERILOG"
   library="SDRAM" />
 <file path="simulation/lab4.v" type="VERILOG" />
 <topLevel name="lab4" />
 <deviceFamily name="cyclonev" />
 <modelMap controllerPath="lab4.hps_0" modelPath="lab4.hps_0" />
 <modelMap
   controllerPath="lab4.hps_0.fpga_interfaces"
   modelPath="lab4.hps_0.fpga_interfaces" />
 <modelMap controllerPath="lab4.hps_0.hps_io" modelPath="lab4.hps_0.hps_io" />
</simPackage>
