Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 23 23:07:20 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course-lab_3/lab-fir/vvd/project_2/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (158)
6. checking no_output_delay (160)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (158)
--------------------------------
 There are 158 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (160)
---------------------------------
 There are 160 ports with no output delay specified. (HIGH)

data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[10]
tap_A[11]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                  507        0.067        0.000                      0                  507        2.114        0.000                       0                   318  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.614}        5.228           191.278         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.001        0.000                      0                  507        0.067        0.000                      0                  507        2.114        0.000                       0                   318  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 genblk1.cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.228ns  (axis_clk rise@5.228ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 3.592ns (70.115%)  route 1.531ns (29.885%))
  Logic Levels:           13  (CARRY4=11 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.356 - 5.228 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.cnt_reg[3]
                                                                      r  genblk1.ap_signals[2]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  genblk1.ap_signals[2]_i_14/O
                         net (fo=1, unplaced)         0.000     4.212    genblk1.ap_signals[2]_i_14_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.745 r  genblk1.ap_signals_reg[2]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.754    genblk1.ap_signals_reg[2]_i_7_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.871 r  genblk1.ap_signals_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.871    genblk1.ap_signals_reg[2]_i_3_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.123 f  genblk1.ap_signals_reg[2]_i_2/CO[2]
                         net (fo=42, unplaced)        0.530     5.653    genblk1.ap_signals_reg[2]_i_2_n_1
                                                                      f  genblk1.cnt[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.302     5.955 r  genblk1.cnt[0]_i_3/O
                         net (fo=1, unplaced)         0.000     5.955    genblk1.cnt[0]_i_3_n_0
                                                                      r  genblk1.cnt_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     6.531 r  genblk1.cnt_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.540    genblk1.cnt_reg[0]_i_2_n_0
                                                                      r  genblk1.cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  genblk1.cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    genblk1.cnt_reg[4]_i_1_n_0
                                                                      r  genblk1.cnt_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  genblk1.cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.774    genblk1.cnt_reg[8]_i_1_n_0
                                                                      r  genblk1.cnt_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  genblk1.cnt_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.891    genblk1.cnt_reg[12]_i_1_n_0
                                                                      r  genblk1.cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  genblk1.cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.008    genblk1.cnt_reg[16]_i_1_n_0
                                                                      r  genblk1.cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  genblk1.cnt_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.125    genblk1.cnt_reg[20]_i_1_n_0
                                                                      r  genblk1.cnt_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  genblk1.cnt_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.242    genblk1.cnt_reg[24]_i_1_n_0
                                                                      r  genblk1.cnt_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.579 r  genblk1.cnt_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.579    genblk1.cnt_reg[28]_i_1_n_6
                         FDCE                                         r  genblk1.cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.228     5.228 r  
                                                      0.000     5.228 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.228    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.066 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.826    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.917 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     7.356    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[29]/C
                         clock pessimism              0.184     7.539    
                         clock uncertainty           -0.035     7.504    
                         FDCE (Setup_fdce_C_D)        0.076     7.580    genblk1.cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 genblk1.cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.228ns  (axis_clk rise@5.228ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 3.586ns (70.080%)  route 1.531ns (29.920%))
  Logic Levels:           13  (CARRY4=11 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.356 - 5.228 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.cnt_reg[3]
                                                                      r  genblk1.ap_signals[2]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  genblk1.ap_signals[2]_i_14/O
                         net (fo=1, unplaced)         0.000     4.212    genblk1.ap_signals[2]_i_14_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.745 r  genblk1.ap_signals_reg[2]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.754    genblk1.ap_signals_reg[2]_i_7_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.871 r  genblk1.ap_signals_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.871    genblk1.ap_signals_reg[2]_i_3_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.123 f  genblk1.ap_signals_reg[2]_i_2/CO[2]
                         net (fo=42, unplaced)        0.530     5.653    genblk1.ap_signals_reg[2]_i_2_n_1
                                                                      f  genblk1.cnt[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.302     5.955 r  genblk1.cnt[0]_i_3/O
                         net (fo=1, unplaced)         0.000     5.955    genblk1.cnt[0]_i_3_n_0
                                                                      r  genblk1.cnt_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     6.531 r  genblk1.cnt_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.540    genblk1.cnt_reg[0]_i_2_n_0
                                                                      r  genblk1.cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  genblk1.cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    genblk1.cnt_reg[4]_i_1_n_0
                                                                      r  genblk1.cnt_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  genblk1.cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.774    genblk1.cnt_reg[8]_i_1_n_0
                                                                      r  genblk1.cnt_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  genblk1.cnt_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.891    genblk1.cnt_reg[12]_i_1_n_0
                                                                      r  genblk1.cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  genblk1.cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.008    genblk1.cnt_reg[16]_i_1_n_0
                                                                      r  genblk1.cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  genblk1.cnt_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.125    genblk1.cnt_reg[20]_i_1_n_0
                                                                      r  genblk1.cnt_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  genblk1.cnt_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.242    genblk1.cnt_reg[24]_i_1_n_0
                                                                      r  genblk1.cnt_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.573 r  genblk1.cnt_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.573    genblk1.cnt_reg[28]_i_1_n_4
                         FDCE                                         r  genblk1.cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.228     5.228 r  
                                                      0.000     5.228 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.228    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.066 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.826    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.917 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     7.356    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[31]/C
                         clock pessimism              0.184     7.539    
                         clock uncertainty           -0.035     7.504    
                         FDCE (Setup_fdce_C_D)        0.076     7.580    genblk1.cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 genblk1.cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.228ns  (axis_clk rise@5.228ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 3.511ns (69.635%)  route 1.531ns (30.365%))
  Logic Levels:           13  (CARRY4=11 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.356 - 5.228 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.cnt_reg[3]
                                                                      r  genblk1.ap_signals[2]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  genblk1.ap_signals[2]_i_14/O
                         net (fo=1, unplaced)         0.000     4.212    genblk1.ap_signals[2]_i_14_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.745 r  genblk1.ap_signals_reg[2]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.754    genblk1.ap_signals_reg[2]_i_7_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.871 r  genblk1.ap_signals_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.871    genblk1.ap_signals_reg[2]_i_3_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.123 f  genblk1.ap_signals_reg[2]_i_2/CO[2]
                         net (fo=42, unplaced)        0.530     5.653    genblk1.ap_signals_reg[2]_i_2_n_1
                                                                      f  genblk1.cnt[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.302     5.955 r  genblk1.cnt[0]_i_3/O
                         net (fo=1, unplaced)         0.000     5.955    genblk1.cnt[0]_i_3_n_0
                                                                      r  genblk1.cnt_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     6.531 r  genblk1.cnt_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.540    genblk1.cnt_reg[0]_i_2_n_0
                                                                      r  genblk1.cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  genblk1.cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    genblk1.cnt_reg[4]_i_1_n_0
                                                                      r  genblk1.cnt_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  genblk1.cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.774    genblk1.cnt_reg[8]_i_1_n_0
                                                                      r  genblk1.cnt_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  genblk1.cnt_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.891    genblk1.cnt_reg[12]_i_1_n_0
                                                                      r  genblk1.cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  genblk1.cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.008    genblk1.cnt_reg[16]_i_1_n_0
                                                                      r  genblk1.cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  genblk1.cnt_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.125    genblk1.cnt_reg[20]_i_1_n_0
                                                                      r  genblk1.cnt_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  genblk1.cnt_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.242    genblk1.cnt_reg[24]_i_1_n_0
                                                                      r  genblk1.cnt_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.498 r  genblk1.cnt_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.498    genblk1.cnt_reg[28]_i_1_n_5
                         FDCE                                         r  genblk1.cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.228     5.228 r  
                                                      0.000     5.228 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.228    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.066 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.826    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.917 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     7.356    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[30]/C
                         clock pessimism              0.184     7.539    
                         clock uncertainty           -0.035     7.504    
                         FDCE (Setup_fdce_C_D)        0.076     7.580    genblk1.cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 genblk1.cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.228ns  (axis_clk rise@5.228ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 3.487ns (69.490%)  route 1.531ns (30.510%))
  Logic Levels:           13  (CARRY4=11 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.356 - 5.228 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.cnt_reg[3]
                                                                      r  genblk1.ap_signals[2]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  genblk1.ap_signals[2]_i_14/O
                         net (fo=1, unplaced)         0.000     4.212    genblk1.ap_signals[2]_i_14_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.745 r  genblk1.ap_signals_reg[2]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.754    genblk1.ap_signals_reg[2]_i_7_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.871 r  genblk1.ap_signals_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.871    genblk1.ap_signals_reg[2]_i_3_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.123 f  genblk1.ap_signals_reg[2]_i_2/CO[2]
                         net (fo=42, unplaced)        0.530     5.653    genblk1.ap_signals_reg[2]_i_2_n_1
                                                                      f  genblk1.cnt[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.302     5.955 r  genblk1.cnt[0]_i_3/O
                         net (fo=1, unplaced)         0.000     5.955    genblk1.cnt[0]_i_3_n_0
                                                                      r  genblk1.cnt_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     6.531 r  genblk1.cnt_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.540    genblk1.cnt_reg[0]_i_2_n_0
                                                                      r  genblk1.cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  genblk1.cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    genblk1.cnt_reg[4]_i_1_n_0
                                                                      r  genblk1.cnt_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  genblk1.cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.774    genblk1.cnt_reg[8]_i_1_n_0
                                                                      r  genblk1.cnt_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  genblk1.cnt_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.891    genblk1.cnt_reg[12]_i_1_n_0
                                                                      r  genblk1.cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  genblk1.cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.008    genblk1.cnt_reg[16]_i_1_n_0
                                                                      r  genblk1.cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  genblk1.cnt_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.125    genblk1.cnt_reg[20]_i_1_n_0
                                                                      r  genblk1.cnt_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  genblk1.cnt_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.242    genblk1.cnt_reg[24]_i_1_n_0
                                                                      r  genblk1.cnt_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.474 r  genblk1.cnt_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.474    genblk1.cnt_reg[28]_i_1_n_7
                         FDCE                                         r  genblk1.cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.228     5.228 r  
                                                      0.000     5.228 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.228    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.066 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.826    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.917 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     7.356    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[28]/C
                         clock pessimism              0.184     7.539    
                         clock uncertainty           -0.035     7.504    
                         FDCE (Setup_fdce_C_D)        0.076     7.580    genblk1.cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 genblk1.cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.228ns  (axis_clk rise@5.228ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 3.475ns (69.417%)  route 1.531ns (30.583%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.356 - 5.228 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.cnt_reg[3]
                                                                      r  genblk1.ap_signals[2]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  genblk1.ap_signals[2]_i_14/O
                         net (fo=1, unplaced)         0.000     4.212    genblk1.ap_signals[2]_i_14_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.745 r  genblk1.ap_signals_reg[2]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.754    genblk1.ap_signals_reg[2]_i_7_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.871 r  genblk1.ap_signals_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.871    genblk1.ap_signals_reg[2]_i_3_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.123 f  genblk1.ap_signals_reg[2]_i_2/CO[2]
                         net (fo=42, unplaced)        0.530     5.653    genblk1.ap_signals_reg[2]_i_2_n_1
                                                                      f  genblk1.cnt[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.302     5.955 r  genblk1.cnt[0]_i_3/O
                         net (fo=1, unplaced)         0.000     5.955    genblk1.cnt[0]_i_3_n_0
                                                                      r  genblk1.cnt_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     6.531 r  genblk1.cnt_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.540    genblk1.cnt_reg[0]_i_2_n_0
                                                                      r  genblk1.cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  genblk1.cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    genblk1.cnt_reg[4]_i_1_n_0
                                                                      r  genblk1.cnt_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  genblk1.cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.774    genblk1.cnt_reg[8]_i_1_n_0
                                                                      r  genblk1.cnt_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  genblk1.cnt_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.891    genblk1.cnt_reg[12]_i_1_n_0
                                                                      r  genblk1.cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  genblk1.cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.008    genblk1.cnt_reg[16]_i_1_n_0
                                                                      r  genblk1.cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  genblk1.cnt_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.125    genblk1.cnt_reg[20]_i_1_n_0
                                                                      r  genblk1.cnt_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.462 r  genblk1.cnt_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.462    genblk1.cnt_reg[24]_i_1_n_6
                         FDCE                                         r  genblk1.cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.228     5.228 r  
                                                      0.000     5.228 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.228    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.066 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.826    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.917 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     7.356    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[25]/C
                         clock pessimism              0.184     7.539    
                         clock uncertainty           -0.035     7.504    
                         FDCE (Setup_fdce_C_D)        0.076     7.580    genblk1.cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 genblk1.cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.228ns  (axis_clk rise@5.228ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 3.469ns (69.380%)  route 1.531ns (30.620%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.356 - 5.228 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.cnt_reg[3]
                                                                      r  genblk1.ap_signals[2]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  genblk1.ap_signals[2]_i_14/O
                         net (fo=1, unplaced)         0.000     4.212    genblk1.ap_signals[2]_i_14_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.745 r  genblk1.ap_signals_reg[2]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.754    genblk1.ap_signals_reg[2]_i_7_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.871 r  genblk1.ap_signals_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.871    genblk1.ap_signals_reg[2]_i_3_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.123 f  genblk1.ap_signals_reg[2]_i_2/CO[2]
                         net (fo=42, unplaced)        0.530     5.653    genblk1.ap_signals_reg[2]_i_2_n_1
                                                                      f  genblk1.cnt[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.302     5.955 r  genblk1.cnt[0]_i_3/O
                         net (fo=1, unplaced)         0.000     5.955    genblk1.cnt[0]_i_3_n_0
                                                                      r  genblk1.cnt_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     6.531 r  genblk1.cnt_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.540    genblk1.cnt_reg[0]_i_2_n_0
                                                                      r  genblk1.cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  genblk1.cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    genblk1.cnt_reg[4]_i_1_n_0
                                                                      r  genblk1.cnt_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  genblk1.cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.774    genblk1.cnt_reg[8]_i_1_n_0
                                                                      r  genblk1.cnt_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  genblk1.cnt_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.891    genblk1.cnt_reg[12]_i_1_n_0
                                                                      r  genblk1.cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  genblk1.cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.008    genblk1.cnt_reg[16]_i_1_n_0
                                                                      r  genblk1.cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  genblk1.cnt_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.125    genblk1.cnt_reg[20]_i_1_n_0
                                                                      r  genblk1.cnt_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.456 r  genblk1.cnt_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.456    genblk1.cnt_reg[24]_i_1_n_4
                         FDCE                                         r  genblk1.cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.228     5.228 r  
                                                      0.000     5.228 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.228    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.066 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.826    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.917 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     7.356    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[27]/C
                         clock pessimism              0.184     7.539    
                         clock uncertainty           -0.035     7.504    
                         FDCE (Setup_fdce_C_D)        0.076     7.580    genblk1.cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 genblk1.cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.228ns  (axis_clk rise@5.228ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 3.394ns (68.914%)  route 1.531ns (31.086%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.356 - 5.228 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.cnt_reg[3]
                                                                      r  genblk1.ap_signals[2]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  genblk1.ap_signals[2]_i_14/O
                         net (fo=1, unplaced)         0.000     4.212    genblk1.ap_signals[2]_i_14_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.745 r  genblk1.ap_signals_reg[2]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.754    genblk1.ap_signals_reg[2]_i_7_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.871 r  genblk1.ap_signals_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.871    genblk1.ap_signals_reg[2]_i_3_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.123 f  genblk1.ap_signals_reg[2]_i_2/CO[2]
                         net (fo=42, unplaced)        0.530     5.653    genblk1.ap_signals_reg[2]_i_2_n_1
                                                                      f  genblk1.cnt[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.302     5.955 r  genblk1.cnt[0]_i_3/O
                         net (fo=1, unplaced)         0.000     5.955    genblk1.cnt[0]_i_3_n_0
                                                                      r  genblk1.cnt_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     6.531 r  genblk1.cnt_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.540    genblk1.cnt_reg[0]_i_2_n_0
                                                                      r  genblk1.cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  genblk1.cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    genblk1.cnt_reg[4]_i_1_n_0
                                                                      r  genblk1.cnt_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  genblk1.cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.774    genblk1.cnt_reg[8]_i_1_n_0
                                                                      r  genblk1.cnt_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  genblk1.cnt_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.891    genblk1.cnt_reg[12]_i_1_n_0
                                                                      r  genblk1.cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  genblk1.cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.008    genblk1.cnt_reg[16]_i_1_n_0
                                                                      r  genblk1.cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  genblk1.cnt_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.125    genblk1.cnt_reg[20]_i_1_n_0
                                                                      r  genblk1.cnt_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.381 r  genblk1.cnt_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.381    genblk1.cnt_reg[24]_i_1_n_5
                         FDCE                                         r  genblk1.cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.228     5.228 r  
                                                      0.000     5.228 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.228    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.066 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.826    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.917 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     7.356    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[26]/C
                         clock pessimism              0.184     7.539    
                         clock uncertainty           -0.035     7.504    
                         FDCE (Setup_fdce_C_D)        0.076     7.580    genblk1.cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 genblk1.cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.228ns  (axis_clk rise@5.228ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 3.370ns (68.761%)  route 1.531ns (31.239%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.356 - 5.228 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.cnt_reg[3]
                                                                      r  genblk1.ap_signals[2]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  genblk1.ap_signals[2]_i_14/O
                         net (fo=1, unplaced)         0.000     4.212    genblk1.ap_signals[2]_i_14_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.745 r  genblk1.ap_signals_reg[2]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.754    genblk1.ap_signals_reg[2]_i_7_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.871 r  genblk1.ap_signals_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.871    genblk1.ap_signals_reg[2]_i_3_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.123 f  genblk1.ap_signals_reg[2]_i_2/CO[2]
                         net (fo=42, unplaced)        0.530     5.653    genblk1.ap_signals_reg[2]_i_2_n_1
                                                                      f  genblk1.cnt[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.302     5.955 r  genblk1.cnt[0]_i_3/O
                         net (fo=1, unplaced)         0.000     5.955    genblk1.cnt[0]_i_3_n_0
                                                                      r  genblk1.cnt_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     6.531 r  genblk1.cnt_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.540    genblk1.cnt_reg[0]_i_2_n_0
                                                                      r  genblk1.cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  genblk1.cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    genblk1.cnt_reg[4]_i_1_n_0
                                                                      r  genblk1.cnt_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  genblk1.cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.774    genblk1.cnt_reg[8]_i_1_n_0
                                                                      r  genblk1.cnt_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  genblk1.cnt_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.891    genblk1.cnt_reg[12]_i_1_n_0
                                                                      r  genblk1.cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  genblk1.cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.008    genblk1.cnt_reg[16]_i_1_n_0
                                                                      r  genblk1.cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  genblk1.cnt_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.125    genblk1.cnt_reg[20]_i_1_n_0
                                                                      r  genblk1.cnt_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.357 r  genblk1.cnt_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.357    genblk1.cnt_reg[24]_i_1_n_7
                         FDCE                                         r  genblk1.cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.228     5.228 r  
                                                      0.000     5.228 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.228    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.066 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.826    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.917 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     7.356    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[24]/C
                         clock pessimism              0.184     7.539    
                         clock uncertainty           -0.035     7.504    
                         FDCE (Setup_fdce_C_D)        0.076     7.580    genblk1.cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 genblk1.AddIn_buf_reg[16]__1/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.sm_tdata_buf_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.228ns  (axis_clk rise@5.228ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.754ns (60.092%)  route 1.829ns (39.908%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.356 - 5.228 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.AddIn_buf_reg[16]__1/Q
                         net (fo=1, unplaced)         0.666     3.600    genblk1.AddIn_buf_reg[16]__1_n_0
                                                                      r  genblk1.acc_reg[19]_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.408 r  genblk1.acc_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     4.417    genblk1.acc_reg[19]_i_6_n_0
                                                                      r  genblk1.acc_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.534 r  genblk1.acc_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.534    genblk1.acc_reg[23]_i_6_n_0
                                                                      r  genblk1.acc_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.865 r  genblk1.acc_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618     5.483    genblk1.AddIn_buf_reg[27]
                                                                      r  genblk1.acc[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     5.790 r  genblk1.acc[27]_i_2/O
                         net (fo=1, unplaced)         0.000     5.790    genblk1.acc[27]_i_2_n_0
                                                                      r  genblk1.acc_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.166 r  genblk1.acc_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.166    genblk1.acc_reg[27]_i_1_n_0
                                                                      r  genblk1.acc_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.503 r  genblk1.acc_reg[31]_i_3/O[1]
                         net (fo=2, unplaced)         0.536     7.039    genblk1.acc_reg[31]_i_3_n_6
                         FDCE                                         r  genblk1.sm_tdata_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.228     5.228 r  
                                                      0.000     5.228 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.228    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.066 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.826    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.917 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     7.356    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.sm_tdata_buf_reg[29]/C
                         clock pessimism              0.184     7.539    
                         clock uncertainty           -0.035     7.504    
                         FDCE (Setup_fdce_C_D)       -0.231     7.273    genblk1.sm_tdata_buf_reg[29]
  -------------------------------------------------------------------
                         required time                          7.273    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 genblk1.cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.228ns  (axis_clk rise@5.228ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 3.358ns (68.685%)  route 1.531ns (31.315%))
  Logic Levels:           11  (CARRY4=9 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.356 - 5.228 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cnt_reg[3]/Q
                         net (fo=3, unplaced)         0.983     3.917    genblk1.cnt_reg[3]
                                                                      r  genblk1.ap_signals[2]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.212 r  genblk1.ap_signals[2]_i_14/O
                         net (fo=1, unplaced)         0.000     4.212    genblk1.ap_signals[2]_i_14_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.745 r  genblk1.ap_signals_reg[2]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     4.754    genblk1.ap_signals_reg[2]_i_7_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.871 r  genblk1.ap_signals_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.871    genblk1.ap_signals_reg[2]_i_3_n_0
                                                                      r  genblk1.ap_signals_reg[2]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     5.123 f  genblk1.ap_signals_reg[2]_i_2/CO[2]
                         net (fo=42, unplaced)        0.530     5.653    genblk1.ap_signals_reg[2]_i_2_n_1
                                                                      f  genblk1.cnt[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.302     5.955 r  genblk1.cnt[0]_i_3/O
                         net (fo=1, unplaced)         0.000     5.955    genblk1.cnt[0]_i_3_n_0
                                                                      r  genblk1.cnt_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     6.531 r  genblk1.cnt_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     6.540    genblk1.cnt_reg[0]_i_2_n_0
                                                                      r  genblk1.cnt_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.657 r  genblk1.cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    genblk1.cnt_reg[4]_i_1_n_0
                                                                      r  genblk1.cnt_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.774 r  genblk1.cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.774    genblk1.cnt_reg[8]_i_1_n_0
                                                                      r  genblk1.cnt_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  genblk1.cnt_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.891    genblk1.cnt_reg[12]_i_1_n_0
                                                                      r  genblk1.cnt_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  genblk1.cnt_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.008    genblk1.cnt_reg[16]_i_1_n_0
                                                                      r  genblk1.cnt_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.345 r  genblk1.cnt_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.345    genblk1.cnt_reg[20]_i_1_n_6
                         FDCE                                         r  genblk1.cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.228     5.228 r  
                                                      0.000     5.228 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.228    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.066 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.826    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.917 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     7.356    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cnt_reg[21]/C
                         clock pessimism              0.184     7.539    
                         clock uncertainty           -0.035     7.504    
                         FDCE (Setup_fdce_C_D)        0.076     7.580    genblk1.cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  0.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[10]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[10]
                                                                      r  genblk1.acc_reg[11]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.002 r  genblk1.acc_reg[11]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[11]_i_1_n_4
                         FDRE                                         r  genblk1.acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[12]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[12]
                                                                      r  genblk1.acc_reg[15]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.002 r  genblk1.acc_reg[15]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[15]_i_1_n_6
                         FDRE                                         r  genblk1.acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[14]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[14]
                                                                      r  genblk1.acc_reg[15]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.002 r  genblk1.acc_reg[15]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[15]_i_1_n_4
                         FDRE                                         r  genblk1.acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[16]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[16]
                                                                      r  genblk1.acc_reg[19]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.002 r  genblk1.acc_reg[19]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[19]_i_1_n_6
                         FDRE                                         r  genblk1.acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[18]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[18]
                                                                      r  genblk1.acc_reg[19]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.002 r  genblk1.acc_reg[19]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[19]_i_1_n_4
                         FDRE                                         r  genblk1.acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[0]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[0]
                                                                      r  genblk1.acc_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.002 r  genblk1.acc_reg[3]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[3]_i_1_n_6
                         FDRE                                         r  genblk1.acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.acc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[20]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[20]
                                                                      r  genblk1.acc_reg[23]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.002 r  genblk1.acc_reg[23]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[23]_i_1_n_6
                         FDRE                                         r  genblk1.acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[21]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.acc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[22]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[22]
                                                                      r  genblk1.acc_reg[23]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.002 r  genblk1.acc_reg[23]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[23]_i_1_n_4
                         FDRE                                         r  genblk1.acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[24]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[24]
                                                                      r  genblk1.acc_reg[27]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.002 r  genblk1.acc_reg[27]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[27]_i_1_n_6
                         FDRE                                         r  genblk1.acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[25]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 genblk1.acc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            genblk1.acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  genblk1.acc_reg[26]/Q
                         net (fo=2, unplaced)         0.086     0.910    genblk1.acc_reg_n_0_[26]
                                                                      r  genblk1.acc_reg[27]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.002 r  genblk1.acc_reg[27]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.002    genblk1.acc_reg[27]_i_1_n_4
                         FDRE                                         r  genblk1.acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.acc_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    genblk1.acc_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.614 }
Period(ns):         5.228
Sources:            { axis_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.228       3.073                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.228       3.074                genblk1.AddIn_buf0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.228       3.074                genblk1.AddIn_buf0__1/CLK
Min Period        n/a     FDCE/C       n/a            1.000         5.228       4.228                genblk1.AddIn_buf_reg[0]__1/C
Min Period        n/a     FDCE/C       n/a            1.000         5.228       4.228                genblk1.AddIn_buf_reg[10]__1/C
Min Period        n/a     FDCE/C       n/a            1.000         5.228       4.228                genblk1.AddIn_buf_reg[11]__1/C
Min Period        n/a     FDCE/C       n/a            1.000         5.228       4.228                genblk1.AddIn_buf_reg[12]__1/C
Min Period        n/a     FDCE/C       n/a            1.000         5.228       4.228                genblk1.AddIn_buf_reg[13]__1/C
Min Period        n/a     FDCE/C       n/a            1.000         5.228       4.228                genblk1.AddIn_buf_reg[14]__1/C
Min Period        n/a     FDCE/C       n/a            1.000         5.228       4.228                genblk1.AddIn_buf_reg[15]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[0]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[0]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[10]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[10]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[11]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[11]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[12]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[12]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[13]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[13]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[0]__1/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[0]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[10]__1/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[10]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[11]__1/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[11]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[12]__1/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[12]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[13]__1/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.614       2.114                genblk1.AddIn_buf_reg[13]__1/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.406ns  (logic 3.606ns (81.849%)  route 0.800ns (18.151%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  arvalid_IBUF_inst/O
                         net (fo=7, unplaced)         0.800     1.771    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.406 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     4.406    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.406ns  (logic 3.606ns (81.849%)  route 0.800ns (18.151%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.800     1.771    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.406 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     4.406    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.406ns  (logic 3.606ns (81.849%)  route 0.800ns (18.151%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wvalid_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.406 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     4.406    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=7, unplaced)         0.337     0.538    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.538    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=10, unplaced)        0.337     0.538    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_addr_buf_reg[8]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_addr_buf_reg[9]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_addr_buf_reg[0]/Q
                         net (fo=14, unplaced)        0.800     3.734    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_addr_buf_reg[1]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_addr_buf_reg[2]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_addr_buf_reg[3]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_addr_buf_reg[4]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_addr_buf_reg[5]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_addr_buf_reg[6]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.data_addr_buf_reg[7]/Q
                         net (fo=3, unplaced)         0.800     3.734    data_A_OBUF[9]
                                                                      r  data_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[9]
                                                                      r  data_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_addr_buf_reg[8]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_addr_buf_reg[9]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_addr_buf_reg[0]/Q
                         net (fo=14, unplaced)        0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_addr_buf_reg[1]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_addr_buf_reg[2]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_addr_buf_reg[3]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_addr_buf_reg[4]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_addr_buf_reg[5]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_addr_buf_reg[6]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_addr_buf_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Destination:            data_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_addr_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_addr_buf_reg[7]/Q
                         net (fo=3, unplaced)         0.337     1.162    data_A_OBUF[9]
                                                                      r  data_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[9]
                                                                      r  data_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           695 Endpoints
Min Delay           695 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf_reg[0]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.AddIn_buf0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      3.841     5.612 r  genblk1.AddIn_buf0__0/P[0]
                         net (fo=1, unplaced)         0.800     6.412    genblk1.AddIn_buf0__0_n_105
                         FDCE                                         r  genblk1.AddIn_buf_reg[0]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[0]__1/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf_reg[10]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.AddIn_buf0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[10])
                                                      3.841     5.612 r  genblk1.AddIn_buf0__0/P[10]
                         net (fo=1, unplaced)         0.800     6.412    genblk1.AddIn_buf0__0_n_95
                         FDCE                                         r  genblk1.AddIn_buf_reg[10]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[10]__1/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf_reg[11]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.AddIn_buf0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[11])
                                                      3.841     5.612 r  genblk1.AddIn_buf0__0/P[11]
                         net (fo=1, unplaced)         0.800     6.412    genblk1.AddIn_buf0__0_n_94
                         FDCE                                         r  genblk1.AddIn_buf_reg[11]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[11]__1/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf_reg[12]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.AddIn_buf0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[12])
                                                      3.841     5.612 r  genblk1.AddIn_buf0__0/P[12]
                         net (fo=1, unplaced)         0.800     6.412    genblk1.AddIn_buf0__0_n_93
                         FDCE                                         r  genblk1.AddIn_buf_reg[12]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[12]__1/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf_reg[13]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.AddIn_buf0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[13])
                                                      3.841     5.612 r  genblk1.AddIn_buf0__0/P[13]
                         net (fo=1, unplaced)         0.800     6.412    genblk1.AddIn_buf0__0_n_92
                         FDCE                                         r  genblk1.AddIn_buf_reg[13]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[13]__1/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf_reg[14]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.AddIn_buf0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[14])
                                                      3.841     5.612 r  genblk1.AddIn_buf0__0/P[14]
                         net (fo=1, unplaced)         0.800     6.412    genblk1.AddIn_buf0__0_n_91
                         FDCE                                         r  genblk1.AddIn_buf_reg[14]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[14]__1/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf_reg[15]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.AddIn_buf0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[15])
                                                      3.841     5.612 r  genblk1.AddIn_buf0__0/P[15]
                         net (fo=1, unplaced)         0.800     6.412    genblk1.AddIn_buf0__0_n_90
                         FDCE                                         r  genblk1.AddIn_buf_reg[15]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[15]__1/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf_reg[16]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.AddIn_buf0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      3.841     5.612 r  genblk1.AddIn_buf0__0/P[16]
                         net (fo=1, unplaced)         0.800     6.412    genblk1.AddIn_buf0__0_n_89
                         FDCE                                         r  genblk1.AddIn_buf_reg[16]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[16]__1/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf_reg[1]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.AddIn_buf0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841     5.612 r  genblk1.AddIn_buf0__0/P[1]
                         net (fo=1, unplaced)         0.800     6.412    genblk1.AddIn_buf0__0_n_104
                         FDCE                                         r  genblk1.AddIn_buf_reg[1]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[1]__1/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf_reg[2]__1/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.412ns  (logic 4.813ns (75.056%)  route 1.599ns (24.944%))
  Logic Levels:           2  (DSP48E1=1 IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.AddIn_buf0__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_P[2])
                                                      3.841     5.612 r  genblk1.AddIn_buf0__0/P[2]
                         net (fo=1, unplaced)         0.800     6.412    genblk1.AddIn_buf0__0_n_103
                         FDCE                                         r  genblk1.AddIn_buf_reg[2]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.AddIn_buf_reg[2]__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            genblk1.AddIn_buf0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                         DSP48E1                                      r  genblk1.AddIn_buf0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.AddIn_buf0/CLK

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            genblk1.AddIn_buf0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                         DSP48E1                                      r  genblk1.AddIn_buf0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.AddIn_buf0/CLK

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            genblk1.AddIn_buf0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[11]
                         DSP48E1                                      r  genblk1.AddIn_buf0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.AddIn_buf0/CLK

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            genblk1.AddIn_buf0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                         DSP48E1                                      r  genblk1.AddIn_buf0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.AddIn_buf0/CLK

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            genblk1.AddIn_buf0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[13]
                         DSP48E1                                      r  genblk1.AddIn_buf0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.AddIn_buf0/CLK

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            genblk1.AddIn_buf0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[14]
                         DSP48E1                                      r  genblk1.AddIn_buf0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.AddIn_buf0/CLK

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            genblk1.AddIn_buf0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[15]
                         DSP48E1                                      r  genblk1.AddIn_buf0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.AddIn_buf0/CLK

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            genblk1.AddIn_buf0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[16]
                         DSP48E1                                      r  genblk1.AddIn_buf0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.AddIn_buf0/CLK

Slack:                    inf
  Source:                 tap_Do[1]
                            (input port)
  Destination:            genblk1.AddIn_buf0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[1] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[1]
                                                                      r  tap_Do_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[1]
                         DSP48E1                                      r  genblk1.AddIn_buf0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.AddIn_buf0/CLK

Slack:                    inf
  Source:                 tap_Do[2]
                            (input port)
  Destination:            genblk1.AddIn_buf0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@2.614ns period=5.228ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[2] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[2]
                                                                      r  tap_Do_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[2]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[2]
                         DSP48E1                                      r  genblk1.AddIn_buf0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=317, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.AddIn_buf0/CLK





