[{"id": "0808.2584", "submitter": "Tie Hou", "authors": "Tie Hou", "title": "On Transformations of Load-Store Maurer Instruction Set Architecture", "comments": "14 pages, 6 figures; Corrected way of citing references", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In this paper, we study how certain conditions can affect the transformations\non the states of the memory of a strict load-store Maurer ISA, when half of the\ndata memory serves as the part of the operating unit.\n", "versions": [{"version": "v1", "created": "Tue, 19 Aug 2008 12:31:07 GMT"}, {"version": "v2", "created": "Tue, 20 Jan 2009 15:23:07 GMT"}], "update_date": "2009-01-20", "authors_parsed": [["Hou", "Tie", ""]]}, {"id": "0808.2602", "submitter": "Nick Stukach", "authors": "Nick Stukach", "title": "Easily testable logical networks based on a 'widened long flip-flop'", "comments": "64 pages, including 35 figures and 10 tables", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The article describes an attempt to solve at once three basic problems\narising at testing a complex digital equipment for defects: 1) the problem of\nan exponential increasing of the complexity of testing the equipment with the\ncomplexity of the equipment; 2) the problem of testing of the tester; 3) the\nproblem of a mutual masking of defects. The proposed solution is nothing more\nthan using certain limitations for connections between usual logical gates.\nArbitrary multiple stuck-at-faults are supposed as defects.\n", "versions": [{"version": "v1", "created": "Tue, 19 Aug 2008 14:44:05 GMT"}, {"version": "v2", "created": "Wed, 20 Aug 2008 21:16:55 GMT"}], "update_date": "2008-08-21", "authors_parsed": [["Stukach", "Nick", ""]]}]