<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\_FPGA\WAVPlayer\impl\gwsynthesis\WAVPlayer.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\_FPGA\WAVPlayer\src\WAVPlayer.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\_FPGA\WAVPlayer\src\WAVPlayer.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 11 15:28:42 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21232</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>29088</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>11</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>4</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk100m</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>fifo_ram_module/clk100m </td>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clkout</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>clk400m</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>fifo_ram_module/clk400m </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk100m</td>
<td>100.000(MHz)</td>
<td>218.579(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sysclk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">49.657(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkout</td>
<td>50.000(MHz)</td>
<td>85.130(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk400m</td>
<td>400.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>75.736(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk100m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk100m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>-0.175</td>
<td>2</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkout</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkout</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk400m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk400m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.138</td>
<td>sd_reader/sector_content[23]_0_s0/Q</td>
<td>sd_reader/read_sector_no_28_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>20.084</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.037</td>
<td>sd_reader/sector_content[23]_0_s0/Q</td>
<td>sd_reader/read_sector_no_30_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>-0.020</td>
<td>19.994</td>
</tr>
<tr>
<td>3</td>
<td>0.029</td>
<td>sd_reader/sector_content[23]_0_s0/Q</td>
<td>sd_reader/read_sector_no_29_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.908</td>
</tr>
<tr>
<td>4</td>
<td>0.124</td>
<td>sd_reader/sector_content[23]_0_s0/Q</td>
<td>sd_reader/read_sector_no_31_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>19.806</td>
</tr>
<tr>
<td>5</td>
<td>0.181</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
<td>sd_reader/file_name[3]_0_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>19.746</td>
</tr>
<tr>
<td>6</td>
<td>0.194</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
<td>sd_reader/file_name[0]_3_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>19.728</td>
</tr>
<tr>
<td>7</td>
<td>0.236</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
<td>sd_reader/file_name[0]_7_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>19.695</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
<td>sd_reader/file_name[0]_2_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>19.656</td>
</tr>
<tr>
<td>9</td>
<td>0.296</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
<td>sd_reader/file_name[1]_5_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>19.643</td>
</tr>
<tr>
<td>10</td>
<td>0.330</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
<td>sd_reader/file_name[0]_4_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>19.591</td>
</tr>
<tr>
<td>11</td>
<td>0.333</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
<td>sd_reader/file_name[0]_6_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>19.589</td>
</tr>
<tr>
<td>12</td>
<td>0.412</td>
<td>sd_reader/sector_content[23]_0_s0/Q</td>
<td>sd_reader/read_sector_no_25_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>19.534</td>
</tr>
<tr>
<td>13</td>
<td>0.545</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>3.866</td>
<td>5.490</td>
</tr>
<tr>
<td>14</td>
<td>0.545</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>3.866</td>
<td>5.490</td>
</tr>
<tr>
<td>15</td>
<td>0.545</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>3.866</td>
<td>5.490</td>
</tr>
<tr>
<td>16</td>
<td>0.551</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>3.860</td>
<td>5.490</td>
</tr>
<tr>
<td>17</td>
<td>0.559</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>3.866</td>
<td>5.476</td>
</tr>
<tr>
<td>18</td>
<td>0.559</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>3.866</td>
<td>5.476</td>
</tr>
<tr>
<td>19</td>
<td>0.562</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>3.860</td>
<td>5.479</td>
</tr>
<tr>
<td>20</td>
<td>0.574</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
<td>sd_reader/file_name[0]_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>19.331</td>
</tr>
<tr>
<td>21</td>
<td>0.577</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
<td>tck_pad_i:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>3.822</td>
<td>5.255</td>
</tr>
<tr>
<td>22</td>
<td>0.622</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>sysclk:[R]</td>
<td>10.000</td>
<td>3.860</td>
<td>5.419</td>
</tr>
<tr>
<td>23</td>
<td>0.684</td>
<td>sd_reader/sector_content[23]_0_s0/Q</td>
<td>sd_reader/read_sector_no_18_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>19.260</td>
</tr>
<tr>
<td>24</td>
<td>0.693</td>
<td>sd_reader/sector_content[23]_0_s0/Q</td>
<td>sd_reader/read_sector_no_24_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>19.253</td>
</tr>
<tr>
<td>25</td>
<td>0.804</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
<td>sd_reader/file_name[3]_1_s0/D</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>19.123</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.532</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>sysclk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-2.357</td>
<td>0.861</td>
</tr>
<tr>
<td>2</td>
<td>0.161</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_26_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[8]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.397</td>
</tr>
<tr>
<td>3</td>
<td>0.161</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_25_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[7]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.397</td>
</tr>
<tr>
<td>4</td>
<td>0.186</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[6]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.416</td>
</tr>
<tr>
<td>5</td>
<td>0.189</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0/D</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>-0.402</td>
<td>0.602</td>
</tr>
<tr>
<td>6</td>
<td>0.193</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_44_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/DI[8]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.426</td>
</tr>
<tr>
<td>7</td>
<td>0.193</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_42_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/DI[6]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.426</td>
</tr>
<tr>
<td>8</td>
<td>0.243</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[4]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.474</td>
</tr>
<tr>
<td>9</td>
<td>0.253</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_83_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/DI[2]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>0.520</td>
</tr>
<tr>
<td>10</td>
<td>0.253</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_48_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[3]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>0.520</td>
</tr>
<tr>
<td>11</td>
<td>0.254</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[31]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.519</td>
</tr>
<tr>
<td>12</td>
<td>0.259</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_14_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[14]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>0.519</td>
</tr>
<tr>
<td>13</td>
<td>0.261</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_271_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_30_s/DI[1]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.498</td>
</tr>
<tr>
<td>14</td>
<td>0.261</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_224_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/DI[8]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.498</td>
</tr>
<tr>
<td>15</td>
<td>0.261</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_223_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/DI[7]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.498</td>
</tr>
<tr>
<td>16</td>
<td>0.263</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_151_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/DI[7]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.519</td>
</tr>
<tr>
<td>17</td>
<td>0.263</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_146_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/DI[2]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.519</td>
</tr>
<tr>
<td>18</td>
<td>0.263</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_50_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[5]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.519</td>
</tr>
<tr>
<td>19</td>
<td>0.264</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_188_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s/DI[8]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.487</td>
</tr>
<tr>
<td>20</td>
<td>0.265</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_184_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[4]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.520</td>
</tr>
<tr>
<td>21</td>
<td>0.282</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_294_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_32_s/DI[6]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.031</td>
<td>0.500</td>
</tr>
<tr>
<td>22</td>
<td>0.282</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_293_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_32_s/DI[5]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.031</td>
<td>0.500</td>
</tr>
<tr>
<td>23</td>
<td>0.295</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/DI[0]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.536</td>
</tr>
<tr>
<td>24</td>
<td>0.310</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_39_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/DI[3]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.536</td>
</tr>
<tr>
<td>25</td>
<td>0.314</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_248_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s/DI[5]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.534</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.101</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.939</td>
<td>10.658</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.101</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.939</td>
<td>10.658</td>
</tr>
<tr>
<td>3</td>
<td>0.090</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.920</td>
<td>10.448</td>
</tr>
<tr>
<td>4</td>
<td>0.090</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.920</td>
<td>10.448</td>
</tr>
<tr>
<td>5</td>
<td>0.090</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_4_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.920</td>
<td>10.448</td>
</tr>
<tr>
<td>6</td>
<td>0.090</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.920</td>
<td>10.448</td>
</tr>
<tr>
<td>7</td>
<td>0.090</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.920</td>
<td>10.448</td>
</tr>
<tr>
<td>8</td>
<td>0.090</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_4_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.920</td>
<td>10.448</td>
</tr>
<tr>
<td>9</td>
<td>0.096</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.926</td>
<td>10.448</td>
</tr>
<tr>
<td>10</td>
<td>0.096</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.926</td>
<td>10.448</td>
</tr>
<tr>
<td>11</td>
<td>0.096</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.926</td>
<td>10.448</td>
</tr>
<tr>
<td>12</td>
<td>0.096</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.926</td>
<td>10.448</td>
</tr>
<tr>
<td>13</td>
<td>0.096</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.926</td>
<td>10.448</td>
</tr>
<tr>
<td>14</td>
<td>0.096</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.926</td>
<td>10.448</td>
</tr>
<tr>
<td>15</td>
<td>0.099</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_5_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.930</td>
<td>10.448</td>
</tr>
<tr>
<td>16</td>
<td>0.099</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.930</td>
<td>10.448</td>
</tr>
<tr>
<td>17</td>
<td>0.099</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.930</td>
<td>10.448</td>
</tr>
<tr>
<td>18</td>
<td>0.099</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_4_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.930</td>
<td>10.448</td>
</tr>
<tr>
<td>19</td>
<td>0.105</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.936</td>
<td>10.448</td>
</tr>
<tr>
<td>20</td>
<td>0.105</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.936</td>
<td>10.448</td>
</tr>
<tr>
<td>21</td>
<td>0.105</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.936</td>
<td>10.448</td>
</tr>
<tr>
<td>22</td>
<td>0.105</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.936</td>
<td>10.448</td>
</tr>
<tr>
<td>23</td>
<td>0.105</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.936</td>
<td>10.448</td>
</tr>
<tr>
<td>24</td>
<td>0.185</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.939</td>
<td>10.372</td>
</tr>
<tr>
<td>25</td>
<td>0.322</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.908</td>
<td>10.204</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.248</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>sysclk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.847</td>
<td>0.445</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.241</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>sysclk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.842</td>
<td>0.447</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.241</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>sysclk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.842</td>
<td>0.447</td>
</tr>
<tr>
<td>4</td>
<td>2.022</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.821</td>
</tr>
<tr>
<td>5</td>
<td>2.022</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.821</td>
</tr>
<tr>
<td>6</td>
<td>2.022</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.821</td>
</tr>
<tr>
<td>7</td>
<td>2.022</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.821</td>
</tr>
<tr>
<td>8</td>
<td>2.022</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.821</td>
</tr>
<tr>
<td>9</td>
<td>2.027</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>1.821</td>
</tr>
<tr>
<td>10</td>
<td>2.027</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>1.821</td>
</tr>
<tr>
<td>11</td>
<td>2.027</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>1.821</td>
</tr>
<tr>
<td>12</td>
<td>2.027</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>1.821</td>
</tr>
<tr>
<td>13</td>
<td>2.027</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>1.821</td>
</tr>
<tr>
<td>14</td>
<td>2.111</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_4_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>1.893</td>
</tr>
<tr>
<td>15</td>
<td>2.123</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_5_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.924</td>
</tr>
<tr>
<td>16</td>
<td>2.123</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_4_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.924</td>
</tr>
<tr>
<td>17</td>
<td>2.123</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_5_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>1.924</td>
</tr>
<tr>
<td>18</td>
<td>2.128</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_3_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>1.926</td>
</tr>
<tr>
<td>19</td>
<td>2.130</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>1.926</td>
</tr>
<tr>
<td>20</td>
<td>2.130</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>1.926</td>
</tr>
<tr>
<td>21</td>
<td>2.130</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>1.926</td>
</tr>
<tr>
<td>22</td>
<td>2.130</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>1.926</td>
</tr>
<tr>
<td>23</td>
<td>2.130</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>1.926</td>
</tr>
<tr>
<td>24</td>
<td>2.130</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>1.926</td>
</tr>
<tr>
<td>25</td>
<td>2.144</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>1.944</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.777</td>
<td>4.027</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.777</td>
<td>4.027</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.777</td>
<td>4.027</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.777</td>
<td>4.027</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.777</td>
<td>4.027</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2</td>
</tr>
<tr>
<td>6</td>
<td>3.777</td>
<td>4.027</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/flag_0_s4</td>
</tr>
<tr>
<td>7</td>
<td>3.778</td>
<td>4.028</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.778</td>
<td>4.028</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.778</td>
<td>4.028</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.778</td>
<td>4.028</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/sector_content[23]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/read_sector_no_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.926</td>
<td>5.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td>sd_reader/sector_content[23]_0_s0/CLK</td>
</tr>
<tr>
<td>6.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C134[0][A]</td>
<td style=" font-weight:bold;">sd_reader/sector_content[23]_0_s0/Q</td>
</tr>
<tr>
<td>6.692</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td>sd_reader/n13650_s77/I3</td>
</tr>
<tr>
<td>7.259</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s77/F</td>
</tr>
<tr>
<td>7.666</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C137[3][B]</td>
<td>sd_reader/n13650_s73/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R51C137[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s73/F</td>
</tr>
<tr>
<td>8.619</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[3][A]</td>
<td>sd_reader/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>9.041</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R51C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td>sd_reader/sectors_per_fat_13_s1/I1</td>
</tr>
<tr>
<td>10.244</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_13_s1/F</td>
</tr>
<tr>
<td>10.727</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>DSP_R55[42]</td>
<td>sd_reader/mult_13108_s1/B[13]</td>
</tr>
<tr>
<td>14.507</td>
<td>3.780</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[42]</td>
<td style=" background: #97FFFF;">sd_reader/mult_13108_s1/DOUT[1]</td>
</tr>
<tr>
<td>15.683</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R56C139[0][B]</td>
<td>sd_reader/n13755_s/I1</td>
</tr>
<tr>
<td>16.228</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C139[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13755_s/COUT</td>
</tr>
<tr>
<td>16.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][A]</td>
<td>sd_reader/n13754_s/CIN</td>
</tr>
<tr>
<td>16.278</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13754_s/COUT</td>
</tr>
<tr>
<td>16.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][B]</td>
<td>sd_reader/n13753_s/CIN</td>
</tr>
<tr>
<td>16.328</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13753_s/COUT</td>
</tr>
<tr>
<td>16.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][A]</td>
<td>sd_reader/n13752_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13752_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][B]</td>
<td>sd_reader/n13751_s/CIN</td>
</tr>
<tr>
<td>16.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13751_s/COUT</td>
</tr>
<tr>
<td>16.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][A]</td>
<td>sd_reader/n13750_s/CIN</td>
</tr>
<tr>
<td>16.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13750_s/COUT</td>
</tr>
<tr>
<td>16.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][B]</td>
<td>sd_reader/n13749_s/CIN</td>
</tr>
<tr>
<td>16.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13749_s/COUT</td>
</tr>
<tr>
<td>16.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][A]</td>
<td>sd_reader/n13748_s/CIN</td>
</tr>
<tr>
<td>16.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13748_s/COUT</td>
</tr>
<tr>
<td>16.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][B]</td>
<td>sd_reader/n13747_s/CIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13747_s/COUT</td>
</tr>
<tr>
<td>16.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][A]</td>
<td>sd_reader/n13746_s/CIN</td>
</tr>
<tr>
<td>16.678</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13746_s/COUT</td>
</tr>
<tr>
<td>16.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][B]</td>
<td>sd_reader/n13745_s/CIN</td>
</tr>
<tr>
<td>16.974</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C140[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13745_s/SUM</td>
</tr>
<tr>
<td>17.721</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td>sd_reader/n13968_s/I0</td>
</tr>
<tr>
<td>18.316</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13968_s/COUT</td>
</tr>
<tr>
<td>18.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C143[2][B]</td>
<td>sd_reader/n13967_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C143[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13967_s/SUM</td>
</tr>
<tr>
<td>19.711</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[0][A]</td>
<td>sd_reader/n14039_s/I0</td>
</tr>
<tr>
<td>20.311</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C137[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14039_s/COUT</td>
</tr>
<tr>
<td>20.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C137[0][B]</td>
<td>sd_reader/n14038_s/CIN</td>
</tr>
<tr>
<td>20.361</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C137[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14038_s/COUT</td>
</tr>
<tr>
<td>20.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[1][A]</td>
<td>sd_reader/n14037_s/CIN</td>
</tr>
<tr>
<td>20.411</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14037_s/COUT</td>
</tr>
<tr>
<td>20.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[1][B]</td>
<td>sd_reader/n14036_s/CIN</td>
</tr>
<tr>
<td>20.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14036_s/COUT</td>
</tr>
<tr>
<td>20.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[2][A]</td>
<td>sd_reader/n14035_s/CIN</td>
</tr>
<tr>
<td>20.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14035_s/COUT</td>
</tr>
<tr>
<td>20.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[2][B]</td>
<td>sd_reader/n14034_s/CIN</td>
</tr>
<tr>
<td>20.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14034_s/COUT</td>
</tr>
<tr>
<td>20.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[0][A]</td>
<td>sd_reader/n14033_s/CIN</td>
</tr>
<tr>
<td>20.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14033_s/COUT</td>
</tr>
<tr>
<td>20.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[0][B]</td>
<td>sd_reader/n14032_s/CIN</td>
</tr>
<tr>
<td>20.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14032_s/COUT</td>
</tr>
<tr>
<td>20.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[1][A]</td>
<td>sd_reader/n14031_s/CIN</td>
</tr>
<tr>
<td>20.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14031_s/COUT</td>
</tr>
<tr>
<td>20.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[1][B]</td>
<td>sd_reader/n14030_s/CIN</td>
</tr>
<tr>
<td>20.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14030_s/COUT</td>
</tr>
<tr>
<td>20.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[2][A]</td>
<td>sd_reader/n14029_s/CIN</td>
</tr>
<tr>
<td>20.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14029_s/COUT</td>
</tr>
<tr>
<td>20.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[2][B]</td>
<td>sd_reader/n14028_s/CIN</td>
</tr>
<tr>
<td>20.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14028_s/COUT</td>
</tr>
<tr>
<td>20.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C139[0][A]</td>
<td>sd_reader/n14027_s/CIN</td>
</tr>
<tr>
<td>20.911</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14027_s/COUT</td>
</tr>
<tr>
<td>20.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C139[0][B]</td>
<td>sd_reader/n14026_s/CIN</td>
</tr>
<tr>
<td>20.961</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14026_s/COUT</td>
</tr>
<tr>
<td>20.961</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C139[1][A]</td>
<td>sd_reader/n14025_s/CIN</td>
</tr>
<tr>
<td>21.011</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14025_s/COUT</td>
</tr>
<tr>
<td>21.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C139[1][B]</td>
<td>sd_reader/n14024_s/CIN</td>
</tr>
<tr>
<td>21.061</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14024_s/COUT</td>
</tr>
<tr>
<td>21.061</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C139[2][A]</td>
<td>sd_reader/n14023_s/CIN</td>
</tr>
<tr>
<td>21.304</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14023_s/SUM</td>
</tr>
<tr>
<td>21.873</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C141[1][A]</td>
<td>sd_reader/n16467_s38/I1</td>
</tr>
<tr>
<td>22.452</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C141[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16467_s38/F</td>
</tr>
<tr>
<td>22.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C141[1][A]</td>
<td>sd_reader/n16467_s23/I0</td>
</tr>
<tr>
<td>22.602</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C141[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16467_s23/O</td>
</tr>
<tr>
<td>24.012</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C132[0][B]</td>
<td>sd_reader/n16467_s31/I0</td>
</tr>
<tr>
<td>24.591</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C132[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16467_s31/F</td>
</tr>
<tr>
<td>24.763</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][A]</td>
<td>sd_reader/n16467_s28/I0</td>
</tr>
<tr>
<td>25.342</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16467_s28/F</td>
</tr>
<tr>
<td>25.553</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[3][A]</td>
<td>sd_reader/n16467_s24/I3</td>
</tr>
<tr>
<td>26.009</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16467_s24/F</td>
</tr>
<tr>
<td>26.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[3][A]</td>
<td style=" font-weight:bold;">sd_reader/read_sector_no_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.935</td>
<td>5.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[3][A]</td>
<td>sd_reader/read_sector_no_28_s0/CLK</td>
</tr>
<tr>
<td>25.871</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C131[3][A]</td>
<td>sd_reader/read_sector_no_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.518%; route: 5.243, 88.482%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.943, 59.464%; route: 7.759, 38.632%; tC2Q: 0.382, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.500%; route: 5.253, 88.500%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/sector_content[23]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/read_sector_no_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.926</td>
<td>5.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td>sd_reader/sector_content[23]_0_s0/CLK</td>
</tr>
<tr>
<td>6.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C134[0][A]</td>
<td style=" font-weight:bold;">sd_reader/sector_content[23]_0_s0/Q</td>
</tr>
<tr>
<td>6.692</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td>sd_reader/n13650_s77/I3</td>
</tr>
<tr>
<td>7.259</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s77/F</td>
</tr>
<tr>
<td>7.666</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C137[3][B]</td>
<td>sd_reader/n13650_s73/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R51C137[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s73/F</td>
</tr>
<tr>
<td>8.619</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[3][A]</td>
<td>sd_reader/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>9.041</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R51C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td>sd_reader/sectors_per_fat_13_s1/I1</td>
</tr>
<tr>
<td>10.244</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_13_s1/F</td>
</tr>
<tr>
<td>10.727</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>DSP_R55[42]</td>
<td>sd_reader/mult_13108_s1/B[13]</td>
</tr>
<tr>
<td>14.507</td>
<td>3.780</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[42]</td>
<td style=" background: #97FFFF;">sd_reader/mult_13108_s1/DOUT[1]</td>
</tr>
<tr>
<td>15.683</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R56C139[0][B]</td>
<td>sd_reader/n13755_s/I1</td>
</tr>
<tr>
<td>16.228</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C139[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13755_s/COUT</td>
</tr>
<tr>
<td>16.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][A]</td>
<td>sd_reader/n13754_s/CIN</td>
</tr>
<tr>
<td>16.278</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13754_s/COUT</td>
</tr>
<tr>
<td>16.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][B]</td>
<td>sd_reader/n13753_s/CIN</td>
</tr>
<tr>
<td>16.328</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13753_s/COUT</td>
</tr>
<tr>
<td>16.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][A]</td>
<td>sd_reader/n13752_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13752_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][B]</td>
<td>sd_reader/n13751_s/CIN</td>
</tr>
<tr>
<td>16.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13751_s/COUT</td>
</tr>
<tr>
<td>16.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][A]</td>
<td>sd_reader/n13750_s/CIN</td>
</tr>
<tr>
<td>16.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13750_s/COUT</td>
</tr>
<tr>
<td>16.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][B]</td>
<td>sd_reader/n13749_s/CIN</td>
</tr>
<tr>
<td>16.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13749_s/COUT</td>
</tr>
<tr>
<td>16.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][A]</td>
<td>sd_reader/n13748_s/CIN</td>
</tr>
<tr>
<td>16.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13748_s/COUT</td>
</tr>
<tr>
<td>16.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][B]</td>
<td>sd_reader/n13747_s/CIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13747_s/COUT</td>
</tr>
<tr>
<td>16.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][A]</td>
<td>sd_reader/n13746_s/CIN</td>
</tr>
<tr>
<td>16.678</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13746_s/COUT</td>
</tr>
<tr>
<td>16.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][B]</td>
<td>sd_reader/n13745_s/CIN</td>
</tr>
<tr>
<td>16.728</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13745_s/COUT</td>
</tr>
<tr>
<td>16.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[0][A]</td>
<td>sd_reader/n13744_s/CIN</td>
</tr>
<tr>
<td>16.778</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13744_s/COUT</td>
</tr>
<tr>
<td>16.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[0][B]</td>
<td>sd_reader/n13743_s/CIN</td>
</tr>
<tr>
<td>16.828</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13743_s/COUT</td>
</tr>
<tr>
<td>16.828</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[1][A]</td>
<td>sd_reader/n13742_s/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13742_s/COUT</td>
</tr>
<tr>
<td>16.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[1][B]</td>
<td>sd_reader/n13741_s/CIN</td>
</tr>
<tr>
<td>16.928</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13741_s/COUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[2][A]</td>
<td>sd_reader/n13740_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13740_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[2][B]</td>
<td>sd_reader/n13739_s/CIN</td>
</tr>
<tr>
<td>17.028</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13739_s/COUT</td>
</tr>
<tr>
<td>17.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[0][A]</td>
<td>sd_reader/n13738_s/CIN</td>
</tr>
<tr>
<td>17.078</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13738_s/COUT</td>
</tr>
<tr>
<td>17.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[0][B]</td>
<td>sd_reader/n13737_s/CIN</td>
</tr>
<tr>
<td>17.128</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13737_s/COUT</td>
</tr>
<tr>
<td>17.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[1][A]</td>
<td>sd_reader/n13736_s/CIN</td>
</tr>
<tr>
<td>17.178</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13736_s/COUT</td>
</tr>
<tr>
<td>17.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[1][B]</td>
<td>sd_reader/n13735_s/CIN</td>
</tr>
<tr>
<td>17.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13735_s/COUT</td>
</tr>
<tr>
<td>17.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[2][A]</td>
<td>sd_reader/n13734_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13734_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[2][B]</td>
<td>sd_reader/n13733_s/CIN</td>
</tr>
<tr>
<td>17.328</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13733_s/COUT</td>
</tr>
<tr>
<td>17.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[0][A]</td>
<td>sd_reader/n13732_s/CIN</td>
</tr>
<tr>
<td>17.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13732_s/COUT</td>
</tr>
<tr>
<td>17.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[0][B]</td>
<td>sd_reader/n13731_s/CIN</td>
</tr>
<tr>
<td>17.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13731_s/COUT</td>
</tr>
<tr>
<td>17.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[1][A]</td>
<td>sd_reader/n13730_s/CIN</td>
</tr>
<tr>
<td>17.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13730_s/COUT</td>
</tr>
<tr>
<td>17.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[1][B]</td>
<td>sd_reader/n13729_s/CIN</td>
</tr>
<tr>
<td>17.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13729_s/COUT</td>
</tr>
<tr>
<td>17.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[2][A]</td>
<td>sd_reader/n13728_s/CIN</td>
</tr>
<tr>
<td>17.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13728_s/COUT</td>
</tr>
<tr>
<td>17.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[2][B]</td>
<td>sd_reader/n13727_s/CIN</td>
</tr>
<tr>
<td>17.874</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C143[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13727_s/SUM</td>
</tr>
<tr>
<td>18.977</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C146[2][A]</td>
<td>sd_reader/n13950_s/I0</td>
</tr>
<tr>
<td>19.572</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C146[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13950_s/COUT</td>
</tr>
<tr>
<td>19.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C146[2][B]</td>
<td>sd_reader/n13949_s/CIN</td>
</tr>
<tr>
<td>19.868</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C146[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13949_s/SUM</td>
</tr>
<tr>
<td>20.859</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C140[0][A]</td>
<td>sd_reader/n14021_s/I0</td>
</tr>
<tr>
<td>21.641</td>
<td>0.781</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C140[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14021_s/SUM</td>
</tr>
<tr>
<td>22.269</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C142[1][A]</td>
<td>sd_reader/n16465_s37/I1</td>
</tr>
<tr>
<td>22.837</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C142[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16465_s37/F</td>
</tr>
<tr>
<td>22.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C142[1][A]</td>
<td>sd_reader/n16465_s23/I0</td>
</tr>
<tr>
<td>22.987</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C142[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16465_s23/O</td>
</tr>
<tr>
<td>24.152</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[3][B]</td>
<td>sd_reader/n16465_s32/I0</td>
</tr>
<tr>
<td>24.608</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16465_s32/F</td>
</tr>
<tr>
<td>24.611</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][A]</td>
<td>sd_reader/n16465_s28/I0</td>
</tr>
<tr>
<td>25.189</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16465_s28/F</td>
</tr>
<tr>
<td>25.341</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][B]</td>
<td>sd_reader/n16465_s24/I3</td>
</tr>
<tr>
<td>25.919</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16465_s24/F</td>
</tr>
<tr>
<td>25.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][B]</td>
<td style=" font-weight:bold;">sd_reader/read_sector_no_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.946</td>
<td>5.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C130[2][B]</td>
<td>sd_reader/read_sector_no_30_s0/CLK</td>
</tr>
<tr>
<td>25.882</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C130[2][B]</td>
<td>sd_reader/read_sector_no_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.518%; route: 5.243, 88.482%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.019, 60.113%; route: 7.592, 37.974%; tC2Q: 0.382, 1.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.263, 88.522%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/sector_content[23]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/read_sector_no_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.926</td>
<td>5.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td>sd_reader/sector_content[23]_0_s0/CLK</td>
</tr>
<tr>
<td>6.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C134[0][A]</td>
<td style=" font-weight:bold;">sd_reader/sector_content[23]_0_s0/Q</td>
</tr>
<tr>
<td>6.692</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td>sd_reader/n13650_s77/I3</td>
</tr>
<tr>
<td>7.259</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s77/F</td>
</tr>
<tr>
<td>7.666</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C137[3][B]</td>
<td>sd_reader/n13650_s73/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R51C137[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s73/F</td>
</tr>
<tr>
<td>8.619</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[3][A]</td>
<td>sd_reader/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>9.041</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R51C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td>sd_reader/sectors_per_fat_13_s1/I1</td>
</tr>
<tr>
<td>10.244</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_13_s1/F</td>
</tr>
<tr>
<td>10.727</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>DSP_R55[42]</td>
<td>sd_reader/mult_13108_s1/B[13]</td>
</tr>
<tr>
<td>14.507</td>
<td>3.780</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[42]</td>
<td style=" background: #97FFFF;">sd_reader/mult_13108_s1/DOUT[1]</td>
</tr>
<tr>
<td>15.683</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R56C139[0][B]</td>
<td>sd_reader/n13755_s/I1</td>
</tr>
<tr>
<td>16.228</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C139[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13755_s/COUT</td>
</tr>
<tr>
<td>16.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][A]</td>
<td>sd_reader/n13754_s/CIN</td>
</tr>
<tr>
<td>16.278</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13754_s/COUT</td>
</tr>
<tr>
<td>16.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][B]</td>
<td>sd_reader/n13753_s/CIN</td>
</tr>
<tr>
<td>16.328</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13753_s/COUT</td>
</tr>
<tr>
<td>16.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][A]</td>
<td>sd_reader/n13752_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13752_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][B]</td>
<td>sd_reader/n13751_s/CIN</td>
</tr>
<tr>
<td>16.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13751_s/COUT</td>
</tr>
<tr>
<td>16.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][A]</td>
<td>sd_reader/n13750_s/CIN</td>
</tr>
<tr>
<td>16.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13750_s/COUT</td>
</tr>
<tr>
<td>16.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][B]</td>
<td>sd_reader/n13749_s/CIN</td>
</tr>
<tr>
<td>16.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13749_s/COUT</td>
</tr>
<tr>
<td>16.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][A]</td>
<td>sd_reader/n13748_s/CIN</td>
</tr>
<tr>
<td>16.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13748_s/COUT</td>
</tr>
<tr>
<td>16.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][B]</td>
<td>sd_reader/n13747_s/CIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13747_s/COUT</td>
</tr>
<tr>
<td>16.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][A]</td>
<td>sd_reader/n13746_s/CIN</td>
</tr>
<tr>
<td>16.678</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13746_s/COUT</td>
</tr>
<tr>
<td>16.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][B]</td>
<td>sd_reader/n13745_s/CIN</td>
</tr>
<tr>
<td>16.728</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13745_s/COUT</td>
</tr>
<tr>
<td>16.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[0][A]</td>
<td>sd_reader/n13744_s/CIN</td>
</tr>
<tr>
<td>16.778</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13744_s/COUT</td>
</tr>
<tr>
<td>16.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[0][B]</td>
<td>sd_reader/n13743_s/CIN</td>
</tr>
<tr>
<td>16.828</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13743_s/COUT</td>
</tr>
<tr>
<td>16.828</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[1][A]</td>
<td>sd_reader/n13742_s/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13742_s/COUT</td>
</tr>
<tr>
<td>16.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[1][B]</td>
<td>sd_reader/n13741_s/CIN</td>
</tr>
<tr>
<td>16.928</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13741_s/COUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[2][A]</td>
<td>sd_reader/n13740_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13740_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[2][B]</td>
<td>sd_reader/n13739_s/CIN</td>
</tr>
<tr>
<td>17.028</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13739_s/COUT</td>
</tr>
<tr>
<td>17.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[0][A]</td>
<td>sd_reader/n13738_s/CIN</td>
</tr>
<tr>
<td>17.078</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13738_s/COUT</td>
</tr>
<tr>
<td>17.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[0][B]</td>
<td>sd_reader/n13737_s/CIN</td>
</tr>
<tr>
<td>17.128</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13737_s/COUT</td>
</tr>
<tr>
<td>17.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[1][A]</td>
<td>sd_reader/n13736_s/CIN</td>
</tr>
<tr>
<td>17.178</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13736_s/COUT</td>
</tr>
<tr>
<td>17.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[1][B]</td>
<td>sd_reader/n13735_s/CIN</td>
</tr>
<tr>
<td>17.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13735_s/COUT</td>
</tr>
<tr>
<td>17.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[2][A]</td>
<td>sd_reader/n13734_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13734_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[2][B]</td>
<td>sd_reader/n13733_s/CIN</td>
</tr>
<tr>
<td>17.328</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13733_s/COUT</td>
</tr>
<tr>
<td>17.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[0][A]</td>
<td>sd_reader/n13732_s/CIN</td>
</tr>
<tr>
<td>17.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13732_s/COUT</td>
</tr>
<tr>
<td>17.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[0][B]</td>
<td>sd_reader/n13731_s/CIN</td>
</tr>
<tr>
<td>17.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13731_s/COUT</td>
</tr>
<tr>
<td>17.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[1][A]</td>
<td>sd_reader/n13730_s/CIN</td>
</tr>
<tr>
<td>17.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13730_s/COUT</td>
</tr>
<tr>
<td>17.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[1][B]</td>
<td>sd_reader/n13729_s/CIN</td>
</tr>
<tr>
<td>17.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13729_s/COUT</td>
</tr>
<tr>
<td>17.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[2][A]</td>
<td>sd_reader/n13728_s/CIN</td>
</tr>
<tr>
<td>17.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13728_s/COUT</td>
</tr>
<tr>
<td>17.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[2][B]</td>
<td>sd_reader/n13727_s/CIN</td>
</tr>
<tr>
<td>17.874</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C143[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13727_s/SUM</td>
</tr>
<tr>
<td>18.977</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C146[2][A]</td>
<td>sd_reader/n13950_s/I0</td>
</tr>
<tr>
<td>19.761</td>
<td>0.784</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C146[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13950_s/SUM</td>
</tr>
<tr>
<td>20.731</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C139[2][B]</td>
<td>sd_reader/n14022_s/I0</td>
</tr>
<tr>
<td>21.512</td>
<td>0.781</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14022_s/SUM</td>
</tr>
<tr>
<td>21.872</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[3][A]</td>
<td>sd_reader/n16466_s36/I1</td>
</tr>
<tr>
<td>22.328</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16466_s36/F</td>
</tr>
<tr>
<td>22.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[3][A]</td>
<td>sd_reader/n16466_s23/I0</td>
</tr>
<tr>
<td>22.478</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16466_s23/O</td>
</tr>
<tr>
<td>23.983</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C132[3][B]</td>
<td>sd_reader/n16466_s31/I0</td>
</tr>
<tr>
<td>24.302</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R66C132[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16466_s31/F</td>
</tr>
<tr>
<td>24.508</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C132[3][A]</td>
<td>sd_reader/n16466_s28/I0</td>
</tr>
<tr>
<td>25.082</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16466_s28/F</td>
</tr>
<tr>
<td>25.254</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C132[1][A]</td>
<td>sd_reader/n16466_s24/I3</td>
</tr>
<tr>
<td>25.833</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C132[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16466_s24/F</td>
</tr>
<tr>
<td>25.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C132[1][A]</td>
<td style=" font-weight:bold;">sd_reader/read_sector_no_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.926</td>
<td>5.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C132[1][A]</td>
<td>sd_reader/read_sector_no_29_s0/CLK</td>
</tr>
<tr>
<td>25.862</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C132[1][A]</td>
<td>sd_reader/read_sector_no_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.518%; route: 5.243, 88.482%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.658, 58.558%; route: 7.868, 39.520%; tC2Q: 0.382, 1.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.518%; route: 5.243, 88.482%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/sector_content[23]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/read_sector_no_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.926</td>
<td>5.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td>sd_reader/sector_content[23]_0_s0/CLK</td>
</tr>
<tr>
<td>6.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C134[0][A]</td>
<td style=" font-weight:bold;">sd_reader/sector_content[23]_0_s0/Q</td>
</tr>
<tr>
<td>6.692</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td>sd_reader/n13650_s77/I3</td>
</tr>
<tr>
<td>7.259</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s77/F</td>
</tr>
<tr>
<td>7.666</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C137[3][B]</td>
<td>sd_reader/n13650_s73/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R51C137[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s73/F</td>
</tr>
<tr>
<td>8.619</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[3][A]</td>
<td>sd_reader/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>9.041</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R51C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td>sd_reader/sectors_per_fat_13_s1/I1</td>
</tr>
<tr>
<td>10.244</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_13_s1/F</td>
</tr>
<tr>
<td>10.727</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>DSP_R55[42]</td>
<td>sd_reader/mult_13108_s1/B[13]</td>
</tr>
<tr>
<td>14.507</td>
<td>3.780</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[42]</td>
<td style=" background: #97FFFF;">sd_reader/mult_13108_s1/DOUT[1]</td>
</tr>
<tr>
<td>15.683</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R56C139[0][B]</td>
<td>sd_reader/n13755_s/I1</td>
</tr>
<tr>
<td>16.228</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C139[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13755_s/COUT</td>
</tr>
<tr>
<td>16.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][A]</td>
<td>sd_reader/n13754_s/CIN</td>
</tr>
<tr>
<td>16.278</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13754_s/COUT</td>
</tr>
<tr>
<td>16.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][B]</td>
<td>sd_reader/n13753_s/CIN</td>
</tr>
<tr>
<td>16.328</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13753_s/COUT</td>
</tr>
<tr>
<td>16.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][A]</td>
<td>sd_reader/n13752_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13752_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][B]</td>
<td>sd_reader/n13751_s/CIN</td>
</tr>
<tr>
<td>16.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13751_s/COUT</td>
</tr>
<tr>
<td>16.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][A]</td>
<td>sd_reader/n13750_s/CIN</td>
</tr>
<tr>
<td>16.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13750_s/COUT</td>
</tr>
<tr>
<td>16.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][B]</td>
<td>sd_reader/n13749_s/CIN</td>
</tr>
<tr>
<td>16.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13749_s/COUT</td>
</tr>
<tr>
<td>16.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][A]</td>
<td>sd_reader/n13748_s/CIN</td>
</tr>
<tr>
<td>16.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13748_s/COUT</td>
</tr>
<tr>
<td>16.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][B]</td>
<td>sd_reader/n13747_s/CIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13747_s/COUT</td>
</tr>
<tr>
<td>16.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][A]</td>
<td>sd_reader/n13746_s/CIN</td>
</tr>
<tr>
<td>16.678</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13746_s/COUT</td>
</tr>
<tr>
<td>16.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][B]</td>
<td>sd_reader/n13745_s/CIN</td>
</tr>
<tr>
<td>16.728</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13745_s/COUT</td>
</tr>
<tr>
<td>16.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[0][A]</td>
<td>sd_reader/n13744_s/CIN</td>
</tr>
<tr>
<td>16.778</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13744_s/COUT</td>
</tr>
<tr>
<td>16.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[0][B]</td>
<td>sd_reader/n13743_s/CIN</td>
</tr>
<tr>
<td>16.828</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13743_s/COUT</td>
</tr>
<tr>
<td>16.828</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[1][A]</td>
<td>sd_reader/n13742_s/CIN</td>
</tr>
<tr>
<td>16.878</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13742_s/COUT</td>
</tr>
<tr>
<td>16.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[1][B]</td>
<td>sd_reader/n13741_s/CIN</td>
</tr>
<tr>
<td>16.928</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13741_s/COUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[2][A]</td>
<td>sd_reader/n13740_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13740_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C141[2][B]</td>
<td>sd_reader/n13739_s/CIN</td>
</tr>
<tr>
<td>17.028</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C141[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13739_s/COUT</td>
</tr>
<tr>
<td>17.028</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[0][A]</td>
<td>sd_reader/n13738_s/CIN</td>
</tr>
<tr>
<td>17.078</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13738_s/COUT</td>
</tr>
<tr>
<td>17.078</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[0][B]</td>
<td>sd_reader/n13737_s/CIN</td>
</tr>
<tr>
<td>17.128</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13737_s/COUT</td>
</tr>
<tr>
<td>17.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[1][A]</td>
<td>sd_reader/n13736_s/CIN</td>
</tr>
<tr>
<td>17.178</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13736_s/COUT</td>
</tr>
<tr>
<td>17.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[1][B]</td>
<td>sd_reader/n13735_s/CIN</td>
</tr>
<tr>
<td>17.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13735_s/COUT</td>
</tr>
<tr>
<td>17.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[2][A]</td>
<td>sd_reader/n13734_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13734_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C142[2][B]</td>
<td>sd_reader/n13733_s/CIN</td>
</tr>
<tr>
<td>17.328</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C142[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13733_s/COUT</td>
</tr>
<tr>
<td>17.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[0][A]</td>
<td>sd_reader/n13732_s/CIN</td>
</tr>
<tr>
<td>17.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13732_s/COUT</td>
</tr>
<tr>
<td>17.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[0][B]</td>
<td>sd_reader/n13731_s/CIN</td>
</tr>
<tr>
<td>17.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13731_s/COUT</td>
</tr>
<tr>
<td>17.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[1][A]</td>
<td>sd_reader/n13730_s/CIN</td>
</tr>
<tr>
<td>17.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13730_s/COUT</td>
</tr>
<tr>
<td>17.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[1][B]</td>
<td>sd_reader/n13729_s/CIN</td>
</tr>
<tr>
<td>17.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13729_s/COUT</td>
</tr>
<tr>
<td>17.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[2][A]</td>
<td>sd_reader/n13728_s/CIN</td>
</tr>
<tr>
<td>17.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C143[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13728_s/COUT</td>
</tr>
<tr>
<td>17.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C143[2][B]</td>
<td>sd_reader/n13727_s/CIN</td>
</tr>
<tr>
<td>17.874</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C143[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13727_s/SUM</td>
</tr>
<tr>
<td>18.977</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C146[2][A]</td>
<td>sd_reader/n13950_s/I0</td>
</tr>
<tr>
<td>19.572</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C146[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13950_s/COUT</td>
</tr>
<tr>
<td>19.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C146[2][B]</td>
<td>sd_reader/n13949_s/CIN</td>
</tr>
<tr>
<td>19.868</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C146[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13949_s/SUM</td>
</tr>
<tr>
<td>20.859</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C140[0][A]</td>
<td>sd_reader/n14021_s/I0</td>
</tr>
<tr>
<td>21.459</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C140[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14021_s/COUT</td>
</tr>
<tr>
<td>21.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C140[0][B]</td>
<td>sd_reader/n14020_s/CIN</td>
</tr>
<tr>
<td>21.756</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C140[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14020_s/SUM</td>
</tr>
<tr>
<td>21.928</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C139[3][A]</td>
<td>sd_reader/n16464_s55/I1</td>
</tr>
<tr>
<td>22.247</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16464_s55/F</td>
</tr>
<tr>
<td>22.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C139[3][A]</td>
<td>sd_reader/n16464_s32/I0</td>
</tr>
<tr>
<td>22.463</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16464_s32/O</td>
</tr>
<tr>
<td>23.907</td>
<td>1.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C132[3][A]</td>
<td>sd_reader/n16464_s42/I0</td>
</tr>
<tr>
<td>24.226</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16464_s42/F</td>
</tr>
<tr>
<td>24.583</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C132[2][B]</td>
<td>sd_reader/n16464_s36/I0</td>
</tr>
<tr>
<td>25.151</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R68C132[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16464_s36/F</td>
</tr>
<tr>
<td>25.153</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C132[0][A]</td>
<td>sd_reader/n16464_s33/I2</td>
</tr>
<tr>
<td>25.732</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C132[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16464_s33/F</td>
</tr>
<tr>
<td>25.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C132[0][A]</td>
<td style=" font-weight:bold;">sd_reader/read_sector_no_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C132[0][A]</td>
<td>sd_reader/read_sector_no_31_s0/CLK</td>
</tr>
<tr>
<td>25.856</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C132[0][A]</td>
<td>sd_reader/read_sector_no_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.518%; route: 5.243, 88.482%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.803, 59.590%; route: 7.621, 38.479%; tC2Q: 0.382, 1.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/file_name[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.946</td>
<td>5.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R44C140[0][A]</td>
<td style=" font-weight:bold;">sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
</tr>
<tr>
<td>9.033</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[3][A]</td>
<td>sd_reader/n27820_s8/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R54C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27820_s8/F</td>
</tr>
<tr>
<td>10.248</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>sd_reader/n27904_s3/I2</td>
</tr>
<tr>
<td>10.705</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C133[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27904_s3/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>sd_reader/n20423_s5/I2</td>
</tr>
<tr>
<td>12.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R50C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20423_s5/F</td>
</tr>
<tr>
<td>12.333</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][A]</td>
<td>sd_reader/n20420_s5/I3</td>
</tr>
<tr>
<td>12.907</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C130[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20420_s5/F</td>
</tr>
<tr>
<td>12.912</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[2][A]</td>
<td>sd_reader/n20416_s15/I0</td>
</tr>
<tr>
<td>13.420</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20416_s15/F</td>
</tr>
<tr>
<td>13.425</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td>sd_reader/n20419_s5/I0</td>
</tr>
<tr>
<td>13.881</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20419_s5/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DSP_R55[39][B]</td>
<td>sd_reader/mult_18722_s2/A[4]</td>
</tr>
<tr>
<td>18.601</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[39][B]</td>
<td style=" background: #97FFFF;">sd_reader/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.398</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C130[0][A]</td>
<td>sd_reader/n20445_s0/I1</td>
</tr>
<tr>
<td>19.943</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C130[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20445_s0/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[0][B]</td>
<td>sd_reader/n20444_s0/CIN</td>
</tr>
<tr>
<td>19.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20444_s0/COUT</td>
</tr>
<tr>
<td>19.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][A]</td>
<td>sd_reader/n20443_s0/CIN</td>
</tr>
<tr>
<td>20.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20443_s0/COUT</td>
</tr>
<tr>
<td>20.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][B]</td>
<td>sd_reader/n20442_s0/CIN</td>
</tr>
<tr>
<td>20.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20442_s0/COUT</td>
</tr>
<tr>
<td>20.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][A]</td>
<td>sd_reader/n20441_s0/CIN</td>
</tr>
<tr>
<td>20.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20441_s0/COUT</td>
</tr>
<tr>
<td>20.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td>sd_reader/n20440_s0/CIN</td>
</tr>
<tr>
<td>20.440</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20440_s0/SUM</td>
</tr>
<tr>
<td>20.615</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td>sd_reader/n27404_s16/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s16/F</td>
</tr>
<tr>
<td>21.125</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[3][B]</td>
<td>sd_reader/n27404_s20/I3</td>
</tr>
<tr>
<td>21.443</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C131[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s20/F</td>
</tr>
<tr>
<td>21.658</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C131[2][A]</td>
<td>sd_reader/n27412_s9/I2</td>
</tr>
<tr>
<td>22.226</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C131[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27412_s9/F</td>
</tr>
<tr>
<td>22.231</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C131[1][A]</td>
<td>sd_reader/n27428_s6/I1</td>
</tr>
<tr>
<td>22.738</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27428_s6/F</td>
</tr>
<tr>
<td>24.726</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C137[3][A]</td>
<td>sd_reader/n27435_s2/I3</td>
</tr>
<tr>
<td>25.182</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C137[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27435_s2/F</td>
</tr>
<tr>
<td>25.185</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C137[1][B]</td>
<td>sd_reader/n27435_s1/I3</td>
</tr>
<tr>
<td>25.692</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C137[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27435_s1/F</td>
</tr>
<tr>
<td>25.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C137[1][B]</td>
<td style=" font-weight:bold;">sd_reader/file_name[3]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.937</td>
<td>5.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C137[1][B]</td>
<td>sd_reader/file_name[3]_0_s0/CLK</td>
</tr>
<tr>
<td>25.873</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C137[1][B]</td>
<td>sd_reader/file_name[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.263, 88.522%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.494, 53.143%; route: 8.870, 44.920%; tC2Q: 0.382, 1.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.497%; route: 5.254, 88.503%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/file_name[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.946</td>
<td>5.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R44C140[0][A]</td>
<td style=" font-weight:bold;">sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
</tr>
<tr>
<td>9.033</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[3][A]</td>
<td>sd_reader/n27820_s8/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R54C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27820_s8/F</td>
</tr>
<tr>
<td>10.248</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>sd_reader/n27904_s3/I2</td>
</tr>
<tr>
<td>10.705</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C133[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27904_s3/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>sd_reader/n20423_s5/I2</td>
</tr>
<tr>
<td>12.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R50C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20423_s5/F</td>
</tr>
<tr>
<td>12.333</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][A]</td>
<td>sd_reader/n20420_s5/I3</td>
</tr>
<tr>
<td>12.907</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C130[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20420_s5/F</td>
</tr>
<tr>
<td>12.912</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[2][A]</td>
<td>sd_reader/n20416_s15/I0</td>
</tr>
<tr>
<td>13.420</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20416_s15/F</td>
</tr>
<tr>
<td>13.425</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td>sd_reader/n20419_s5/I0</td>
</tr>
<tr>
<td>13.881</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20419_s5/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DSP_R55[39][B]</td>
<td>sd_reader/mult_18722_s2/A[4]</td>
</tr>
<tr>
<td>18.601</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[39][B]</td>
<td style=" background: #97FFFF;">sd_reader/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.398</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C130[0][A]</td>
<td>sd_reader/n20445_s0/I1</td>
</tr>
<tr>
<td>19.943</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C130[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20445_s0/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[0][B]</td>
<td>sd_reader/n20444_s0/CIN</td>
</tr>
<tr>
<td>19.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20444_s0/COUT</td>
</tr>
<tr>
<td>19.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][A]</td>
<td>sd_reader/n20443_s0/CIN</td>
</tr>
<tr>
<td>20.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20443_s0/COUT</td>
</tr>
<tr>
<td>20.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][B]</td>
<td>sd_reader/n20442_s0/CIN</td>
</tr>
<tr>
<td>20.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20442_s0/COUT</td>
</tr>
<tr>
<td>20.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][A]</td>
<td>sd_reader/n20441_s0/CIN</td>
</tr>
<tr>
<td>20.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20441_s0/COUT</td>
</tr>
<tr>
<td>20.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td>sd_reader/n20440_s0/CIN</td>
</tr>
<tr>
<td>20.440</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20440_s0/SUM</td>
</tr>
<tr>
<td>20.615</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td>sd_reader/n27404_s16/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s16/F</td>
</tr>
<tr>
<td>21.125</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[3][B]</td>
<td>sd_reader/n27404_s20/I3</td>
</tr>
<tr>
<td>21.443</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C131[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s20/F</td>
</tr>
<tr>
<td>21.658</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C131[1][B]</td>
<td>sd_reader/n27404_s11/I2</td>
</tr>
<tr>
<td>22.237</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s11/F</td>
</tr>
<tr>
<td>22.623</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[1][B]</td>
<td>sd_reader/n27404_s7/I1</td>
</tr>
<tr>
<td>23.131</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R48C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s7/F</td>
</tr>
<tr>
<td>24.771</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C128[3][B]</td>
<td>sd_reader/n27408_s2/I2</td>
</tr>
<tr>
<td>25.090</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C128[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27408_s2/F</td>
</tr>
<tr>
<td>25.095</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C128[0][A]</td>
<td>sd_reader/n27408_s1/I2</td>
</tr>
<tr>
<td>25.673</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C128[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27408_s1/F</td>
</tr>
<tr>
<td>25.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C128[0][A]</td>
<td style=" font-weight:bold;">sd_reader/file_name[0]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.931</td>
<td>5.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C128[0][A]</td>
<td>sd_reader/file_name[0]_3_s0/CLK</td>
</tr>
<tr>
<td>25.868</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C128[0][A]</td>
<td>sd_reader/file_name[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.263, 88.522%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.439, 52.915%; route: 8.906, 45.146%; tC2Q: 0.382, 1.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.507%; route: 5.249, 88.493%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/file_name[0]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.946</td>
<td>5.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R44C140[0][A]</td>
<td style=" font-weight:bold;">sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
</tr>
<tr>
<td>9.033</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[3][A]</td>
<td>sd_reader/n27820_s8/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R54C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27820_s8/F</td>
</tr>
<tr>
<td>10.248</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>sd_reader/n27904_s3/I2</td>
</tr>
<tr>
<td>10.705</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C133[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27904_s3/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>sd_reader/n20423_s5/I2</td>
</tr>
<tr>
<td>12.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R50C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20423_s5/F</td>
</tr>
<tr>
<td>12.333</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][A]</td>
<td>sd_reader/n20420_s5/I3</td>
</tr>
<tr>
<td>12.907</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C130[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20420_s5/F</td>
</tr>
<tr>
<td>12.912</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[2][A]</td>
<td>sd_reader/n20416_s15/I0</td>
</tr>
<tr>
<td>13.420</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20416_s15/F</td>
</tr>
<tr>
<td>13.425</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td>sd_reader/n20419_s5/I0</td>
</tr>
<tr>
<td>13.881</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20419_s5/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DSP_R55[39][B]</td>
<td>sd_reader/mult_18722_s2/A[4]</td>
</tr>
<tr>
<td>18.601</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[39][B]</td>
<td style=" background: #97FFFF;">sd_reader/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.398</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C130[0][A]</td>
<td>sd_reader/n20445_s0/I1</td>
</tr>
<tr>
<td>19.943</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C130[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20445_s0/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[0][B]</td>
<td>sd_reader/n20444_s0/CIN</td>
</tr>
<tr>
<td>19.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20444_s0/COUT</td>
</tr>
<tr>
<td>19.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][A]</td>
<td>sd_reader/n20443_s0/CIN</td>
</tr>
<tr>
<td>20.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20443_s0/COUT</td>
</tr>
<tr>
<td>20.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][B]</td>
<td>sd_reader/n20442_s0/CIN</td>
</tr>
<tr>
<td>20.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20442_s0/COUT</td>
</tr>
<tr>
<td>20.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][A]</td>
<td>sd_reader/n20441_s0/CIN</td>
</tr>
<tr>
<td>20.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20441_s0/COUT</td>
</tr>
<tr>
<td>20.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td>sd_reader/n20440_s0/CIN</td>
</tr>
<tr>
<td>20.440</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20440_s0/SUM</td>
</tr>
<tr>
<td>20.615</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td>sd_reader/n27404_s16/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s16/F</td>
</tr>
<tr>
<td>21.125</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[3][B]</td>
<td>sd_reader/n27404_s20/I3</td>
</tr>
<tr>
<td>21.443</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C131[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s20/F</td>
</tr>
<tr>
<td>21.658</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C131[1][B]</td>
<td>sd_reader/n27404_s11/I2</td>
</tr>
<tr>
<td>22.237</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s11/F</td>
</tr>
<tr>
<td>22.623</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[1][B]</td>
<td>sd_reader/n27404_s7/I1</td>
</tr>
<tr>
<td>23.131</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R48C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s7/F</td>
</tr>
<tr>
<td>24.771</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[2][B]</td>
<td>sd_reader/n27404_s3/I2</td>
</tr>
<tr>
<td>25.060</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C127[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s3/F</td>
</tr>
<tr>
<td>25.062</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[0][A]</td>
<td>sd_reader/n27404_s1/I2</td>
</tr>
<tr>
<td>25.641</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C127[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s1/F</td>
</tr>
<tr>
<td>25.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[0][A]</td>
<td style=" font-weight:bold;">sd_reader/file_name[0]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.941</td>
<td>5.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[0][A]</td>
<td>sd_reader/file_name[0]_7_s0/CLK</td>
</tr>
<tr>
<td>25.877</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C127[0][A]</td>
<td>sd_reader/file_name[0]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.263, 88.522%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.409, 52.850%; route: 8.904, 45.208%; tC2Q: 0.382, 1.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.489%; route: 5.258, 88.511%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/file_name[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.946</td>
<td>5.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R44C140[0][A]</td>
<td style=" font-weight:bold;">sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
</tr>
<tr>
<td>9.033</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[3][A]</td>
<td>sd_reader/n27820_s8/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R54C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27820_s8/F</td>
</tr>
<tr>
<td>10.248</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>sd_reader/n27904_s3/I2</td>
</tr>
<tr>
<td>10.705</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C133[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27904_s3/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>sd_reader/n20423_s5/I2</td>
</tr>
<tr>
<td>12.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R50C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20423_s5/F</td>
</tr>
<tr>
<td>12.333</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][A]</td>
<td>sd_reader/n20420_s5/I3</td>
</tr>
<tr>
<td>12.907</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C130[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20420_s5/F</td>
</tr>
<tr>
<td>12.912</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[2][A]</td>
<td>sd_reader/n20416_s15/I0</td>
</tr>
<tr>
<td>13.420</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20416_s15/F</td>
</tr>
<tr>
<td>13.425</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td>sd_reader/n20419_s5/I0</td>
</tr>
<tr>
<td>13.881</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20419_s5/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DSP_R55[39][B]</td>
<td>sd_reader/mult_18722_s2/A[4]</td>
</tr>
<tr>
<td>18.601</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[39][B]</td>
<td style=" background: #97FFFF;">sd_reader/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.398</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C130[0][A]</td>
<td>sd_reader/n20445_s0/I1</td>
</tr>
<tr>
<td>19.943</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C130[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20445_s0/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[0][B]</td>
<td>sd_reader/n20444_s0/CIN</td>
</tr>
<tr>
<td>19.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20444_s0/COUT</td>
</tr>
<tr>
<td>19.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][A]</td>
<td>sd_reader/n20443_s0/CIN</td>
</tr>
<tr>
<td>20.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20443_s0/COUT</td>
</tr>
<tr>
<td>20.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][B]</td>
<td>sd_reader/n20442_s0/CIN</td>
</tr>
<tr>
<td>20.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20442_s0/COUT</td>
</tr>
<tr>
<td>20.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][A]</td>
<td>sd_reader/n20441_s0/CIN</td>
</tr>
<tr>
<td>20.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20441_s0/COUT</td>
</tr>
<tr>
<td>20.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td>sd_reader/n20440_s0/CIN</td>
</tr>
<tr>
<td>20.440</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20440_s0/SUM</td>
</tr>
<tr>
<td>20.615</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td>sd_reader/n27404_s16/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s16/F</td>
</tr>
<tr>
<td>21.125</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[3][B]</td>
<td>sd_reader/n27404_s20/I3</td>
</tr>
<tr>
<td>21.443</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C131[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s20/F</td>
</tr>
<tr>
<td>21.658</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C131[1][B]</td>
<td>sd_reader/n27404_s11/I2</td>
</tr>
<tr>
<td>22.237</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s11/F</td>
</tr>
<tr>
<td>22.623</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[1][B]</td>
<td>sd_reader/n27404_s7/I1</td>
</tr>
<tr>
<td>23.131</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R48C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s7/F</td>
</tr>
<tr>
<td>24.771</td>
<td>1.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[3][A]</td>
<td>sd_reader/n27409_s2/I2</td>
</tr>
<tr>
<td>25.090</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C127[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27409_s2/F</td>
</tr>
<tr>
<td>25.095</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C127[0][B]</td>
<td>sd_reader/n27409_s1/I2</td>
</tr>
<tr>
<td>25.602</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C127[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27409_s1/F</td>
</tr>
<tr>
<td>25.602</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[0][B]</td>
<td style=" font-weight:bold;">sd_reader/file_name[0]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.941</td>
<td>5.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[0][B]</td>
<td>sd_reader/file_name[0]_2_s0/CLK</td>
</tr>
<tr>
<td>25.877</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C127[0][B]</td>
<td>sd_reader/file_name[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.263, 88.522%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.368, 52.744%; route: 8.906, 45.310%; tC2Q: 0.382, 1.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.489%; route: 5.258, 88.511%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/file_name[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.946</td>
<td>5.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R44C140[0][A]</td>
<td style=" font-weight:bold;">sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
</tr>
<tr>
<td>9.033</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[3][A]</td>
<td>sd_reader/n27820_s8/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R54C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27820_s8/F</td>
</tr>
<tr>
<td>10.248</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>sd_reader/n27904_s3/I2</td>
</tr>
<tr>
<td>10.705</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C133[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27904_s3/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>sd_reader/n20423_s5/I2</td>
</tr>
<tr>
<td>12.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R50C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20423_s5/F</td>
</tr>
<tr>
<td>12.333</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][A]</td>
<td>sd_reader/n20420_s5/I3</td>
</tr>
<tr>
<td>12.907</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C130[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20420_s5/F</td>
</tr>
<tr>
<td>12.912</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[2][A]</td>
<td>sd_reader/n20416_s15/I0</td>
</tr>
<tr>
<td>13.420</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20416_s15/F</td>
</tr>
<tr>
<td>13.425</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td>sd_reader/n20419_s5/I0</td>
</tr>
<tr>
<td>13.881</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20419_s5/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DSP_R55[39][B]</td>
<td>sd_reader/mult_18722_s2/A[4]</td>
</tr>
<tr>
<td>18.601</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[39][B]</td>
<td style=" background: #97FFFF;">sd_reader/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.398</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C130[0][A]</td>
<td>sd_reader/n20445_s0/I1</td>
</tr>
<tr>
<td>19.943</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C130[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20445_s0/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[0][B]</td>
<td>sd_reader/n20444_s0/CIN</td>
</tr>
<tr>
<td>19.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20444_s0/COUT</td>
</tr>
<tr>
<td>19.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][A]</td>
<td>sd_reader/n20443_s0/CIN</td>
</tr>
<tr>
<td>20.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20443_s0/COUT</td>
</tr>
<tr>
<td>20.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][B]</td>
<td>sd_reader/n20442_s0/CIN</td>
</tr>
<tr>
<td>20.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20442_s0/COUT</td>
</tr>
<tr>
<td>20.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][A]</td>
<td>sd_reader/n20441_s0/CIN</td>
</tr>
<tr>
<td>20.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20441_s0/COUT</td>
</tr>
<tr>
<td>20.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td>sd_reader/n20440_s0/CIN</td>
</tr>
<tr>
<td>20.440</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20440_s0/SUM</td>
</tr>
<tr>
<td>20.615</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td>sd_reader/n27404_s16/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s16/F</td>
</tr>
<tr>
<td>21.125</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[3][B]</td>
<td>sd_reader/n27404_s20/I3</td>
</tr>
<tr>
<td>21.443</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C131[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s20/F</td>
</tr>
<tr>
<td>21.658</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C131[2][A]</td>
<td>sd_reader/n27412_s9/I2</td>
</tr>
<tr>
<td>22.226</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C131[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27412_s9/F</td>
</tr>
<tr>
<td>22.401</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[3][B]</td>
<td>sd_reader/n27412_s6/I3</td>
</tr>
<tr>
<td>22.975</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27412_s6/F</td>
</tr>
<tr>
<td>23.760</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C133[2][B]</td>
<td>sd_reader/n27414_s2/I3</td>
</tr>
<tr>
<td>24.048</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C133[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27414_s2/F</td>
</tr>
<tr>
<td>25.010</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C135[1][B]</td>
<td>sd_reader/n27414_s3/I3</td>
</tr>
<tr>
<td>25.588</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C135[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27414_s3/F</td>
</tr>
<tr>
<td>25.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C135[1][B]</td>
<td style=" font-weight:bold;">sd_reader/file_name[1]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.948</td>
<td>5.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C135[1][B]</td>
<td>sd_reader/file_name[1]_5_s0/CLK</td>
</tr>
<tr>
<td>25.884</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C135[1][B]</td>
<td>sd_reader/file_name[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.263, 88.522%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.464, 53.271%; route: 8.796, 44.782%; tC2Q: 0.382, 1.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.474%; route: 5.266, 88.526%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/file_name[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.946</td>
<td>5.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R44C140[0][A]</td>
<td style=" font-weight:bold;">sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
</tr>
<tr>
<td>9.033</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[3][A]</td>
<td>sd_reader/n27820_s8/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R54C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27820_s8/F</td>
</tr>
<tr>
<td>10.248</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>sd_reader/n27904_s3/I2</td>
</tr>
<tr>
<td>10.705</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C133[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27904_s3/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>sd_reader/n20423_s5/I2</td>
</tr>
<tr>
<td>12.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R50C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20423_s5/F</td>
</tr>
<tr>
<td>12.333</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][A]</td>
<td>sd_reader/n20420_s5/I3</td>
</tr>
<tr>
<td>12.907</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C130[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20420_s5/F</td>
</tr>
<tr>
<td>12.912</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[2][A]</td>
<td>sd_reader/n20416_s15/I0</td>
</tr>
<tr>
<td>13.420</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20416_s15/F</td>
</tr>
<tr>
<td>13.425</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td>sd_reader/n20419_s5/I0</td>
</tr>
<tr>
<td>13.881</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20419_s5/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DSP_R55[39][B]</td>
<td>sd_reader/mult_18722_s2/A[4]</td>
</tr>
<tr>
<td>18.601</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[39][B]</td>
<td style=" background: #97FFFF;">sd_reader/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.398</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C130[0][A]</td>
<td>sd_reader/n20445_s0/I1</td>
</tr>
<tr>
<td>19.943</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C130[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20445_s0/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[0][B]</td>
<td>sd_reader/n20444_s0/CIN</td>
</tr>
<tr>
<td>19.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20444_s0/COUT</td>
</tr>
<tr>
<td>19.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][A]</td>
<td>sd_reader/n20443_s0/CIN</td>
</tr>
<tr>
<td>20.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20443_s0/COUT</td>
</tr>
<tr>
<td>20.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][B]</td>
<td>sd_reader/n20442_s0/CIN</td>
</tr>
<tr>
<td>20.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20442_s0/COUT</td>
</tr>
<tr>
<td>20.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][A]</td>
<td>sd_reader/n20441_s0/CIN</td>
</tr>
<tr>
<td>20.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20441_s0/COUT</td>
</tr>
<tr>
<td>20.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td>sd_reader/n20440_s0/CIN</td>
</tr>
<tr>
<td>20.440</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20440_s0/SUM</td>
</tr>
<tr>
<td>20.615</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td>sd_reader/n27404_s16/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s16/F</td>
</tr>
<tr>
<td>21.125</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[3][B]</td>
<td>sd_reader/n27404_s20/I3</td>
</tr>
<tr>
<td>21.443</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C131[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s20/F</td>
</tr>
<tr>
<td>21.658</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C131[1][B]</td>
<td>sd_reader/n27404_s11/I2</td>
</tr>
<tr>
<td>22.237</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s11/F</td>
</tr>
<tr>
<td>22.623</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[1][B]</td>
<td>sd_reader/n27404_s7/I1</td>
</tr>
<tr>
<td>23.131</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R48C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s7/F</td>
</tr>
<tr>
<td>24.520</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C128[2][A]</td>
<td>sd_reader/n27407_s2/I2</td>
</tr>
<tr>
<td>25.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C128[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27407_s2/F</td>
</tr>
<tr>
<td>25.030</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C128[0][B]</td>
<td>sd_reader/n27407_s1/I2</td>
</tr>
<tr>
<td>25.537</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C128[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27407_s1/F</td>
</tr>
<tr>
<td>25.537</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C128[0][B]</td>
<td style=" font-weight:bold;">sd_reader/file_name[0]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.931</td>
<td>5.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C128[0][B]</td>
<td>sd_reader/file_name[0]_4_s0/CLK</td>
</tr>
<tr>
<td>25.868</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C128[0][B]</td>
<td>sd_reader/file_name[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.263, 88.522%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.556, 53.882%; route: 8.653, 44.165%; tC2Q: 0.382, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.507%; route: 5.249, 88.493%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/file_name[0]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.946</td>
<td>5.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R44C140[0][A]</td>
<td style=" font-weight:bold;">sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
</tr>
<tr>
<td>9.033</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[3][A]</td>
<td>sd_reader/n27820_s8/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R54C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27820_s8/F</td>
</tr>
<tr>
<td>10.248</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>sd_reader/n27904_s3/I2</td>
</tr>
<tr>
<td>10.705</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C133[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27904_s3/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>sd_reader/n20423_s5/I2</td>
</tr>
<tr>
<td>12.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R50C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20423_s5/F</td>
</tr>
<tr>
<td>12.333</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][A]</td>
<td>sd_reader/n20420_s5/I3</td>
</tr>
<tr>
<td>12.907</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C130[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20420_s5/F</td>
</tr>
<tr>
<td>12.912</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[2][A]</td>
<td>sd_reader/n20416_s15/I0</td>
</tr>
<tr>
<td>13.420</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20416_s15/F</td>
</tr>
<tr>
<td>13.425</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td>sd_reader/n20419_s5/I0</td>
</tr>
<tr>
<td>13.881</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20419_s5/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DSP_R55[39][B]</td>
<td>sd_reader/mult_18722_s2/A[4]</td>
</tr>
<tr>
<td>18.601</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[39][B]</td>
<td style=" background: #97FFFF;">sd_reader/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.398</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C130[0][A]</td>
<td>sd_reader/n20445_s0/I1</td>
</tr>
<tr>
<td>19.943</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C130[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20445_s0/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[0][B]</td>
<td>sd_reader/n20444_s0/CIN</td>
</tr>
<tr>
<td>19.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20444_s0/COUT</td>
</tr>
<tr>
<td>19.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][A]</td>
<td>sd_reader/n20443_s0/CIN</td>
</tr>
<tr>
<td>20.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20443_s0/COUT</td>
</tr>
<tr>
<td>20.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][B]</td>
<td>sd_reader/n20442_s0/CIN</td>
</tr>
<tr>
<td>20.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20442_s0/COUT</td>
</tr>
<tr>
<td>20.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][A]</td>
<td>sd_reader/n20441_s0/CIN</td>
</tr>
<tr>
<td>20.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20441_s0/COUT</td>
</tr>
<tr>
<td>20.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td>sd_reader/n20440_s0/CIN</td>
</tr>
<tr>
<td>20.440</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20440_s0/SUM</td>
</tr>
<tr>
<td>20.615</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td>sd_reader/n27404_s16/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s16/F</td>
</tr>
<tr>
<td>21.125</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[3][B]</td>
<td>sd_reader/n27404_s20/I3</td>
</tr>
<tr>
<td>21.443</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C131[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s20/F</td>
</tr>
<tr>
<td>21.658</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C131[1][B]</td>
<td>sd_reader/n27404_s11/I2</td>
</tr>
<tr>
<td>22.237</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s11/F</td>
</tr>
<tr>
<td>22.623</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[1][B]</td>
<td>sd_reader/n27404_s7/I1</td>
</tr>
<tr>
<td>23.131</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R48C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s7/F</td>
</tr>
<tr>
<td>24.517</td>
<td>1.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[2][A]</td>
<td>sd_reader/n27405_s2/I2</td>
</tr>
<tr>
<td>25.025</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C132[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27405_s2/F</td>
</tr>
<tr>
<td>25.027</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][B]</td>
<td>sd_reader/n27405_s1/I2</td>
</tr>
<tr>
<td>25.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27405_s1/F</td>
</tr>
<tr>
<td>25.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][B]</td>
<td style=" font-weight:bold;">sd_reader/file_name[0]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.931</td>
<td>5.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][B]</td>
<td>sd_reader/file_name[0]_6_s0/CLK</td>
</tr>
<tr>
<td>25.868</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C132[0][B]</td>
<td>sd_reader/file_name[0]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.263, 88.522%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.556, 53.889%; route: 8.650, 44.158%; tC2Q: 0.382, 1.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.507%; route: 5.249, 88.493%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/sector_content[23]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/read_sector_no_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.926</td>
<td>5.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td>sd_reader/sector_content[23]_0_s0/CLK</td>
</tr>
<tr>
<td>6.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C134[0][A]</td>
<td style=" font-weight:bold;">sd_reader/sector_content[23]_0_s0/Q</td>
</tr>
<tr>
<td>6.692</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td>sd_reader/n13650_s77/I3</td>
</tr>
<tr>
<td>7.259</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s77/F</td>
</tr>
<tr>
<td>7.666</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C137[3][B]</td>
<td>sd_reader/n13650_s73/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R51C137[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s73/F</td>
</tr>
<tr>
<td>8.619</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[3][A]</td>
<td>sd_reader/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>9.041</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R51C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td>sd_reader/sectors_per_fat_13_s1/I1</td>
</tr>
<tr>
<td>10.244</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_13_s1/F</td>
</tr>
<tr>
<td>10.727</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>DSP_R55[42]</td>
<td>sd_reader/mult_13108_s1/B[13]</td>
</tr>
<tr>
<td>14.507</td>
<td>3.780</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[42]</td>
<td style=" background: #97FFFF;">sd_reader/mult_13108_s1/DOUT[1]</td>
</tr>
<tr>
<td>15.683</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R56C139[0][B]</td>
<td>sd_reader/n13755_s/I1</td>
</tr>
<tr>
<td>16.228</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C139[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13755_s/COUT</td>
</tr>
<tr>
<td>16.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][A]</td>
<td>sd_reader/n13754_s/CIN</td>
</tr>
<tr>
<td>16.278</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13754_s/COUT</td>
</tr>
<tr>
<td>16.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][B]</td>
<td>sd_reader/n13753_s/CIN</td>
</tr>
<tr>
<td>16.328</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13753_s/COUT</td>
</tr>
<tr>
<td>16.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][A]</td>
<td>sd_reader/n13752_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13752_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][B]</td>
<td>sd_reader/n13751_s/CIN</td>
</tr>
<tr>
<td>16.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13751_s/COUT</td>
</tr>
<tr>
<td>16.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][A]</td>
<td>sd_reader/n13750_s/CIN</td>
</tr>
<tr>
<td>16.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13750_s/COUT</td>
</tr>
<tr>
<td>16.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][B]</td>
<td>sd_reader/n13749_s/CIN</td>
</tr>
<tr>
<td>16.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13749_s/COUT</td>
</tr>
<tr>
<td>16.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][A]</td>
<td>sd_reader/n13748_s/CIN</td>
</tr>
<tr>
<td>16.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13748_s/COUT</td>
</tr>
<tr>
<td>16.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][B]</td>
<td>sd_reader/n13747_s/CIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13747_s/COUT</td>
</tr>
<tr>
<td>16.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][A]</td>
<td>sd_reader/n13746_s/CIN</td>
</tr>
<tr>
<td>16.678</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13746_s/COUT</td>
</tr>
<tr>
<td>16.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][B]</td>
<td>sd_reader/n13745_s/CIN</td>
</tr>
<tr>
<td>16.974</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C140[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13745_s/SUM</td>
</tr>
<tr>
<td>17.721</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td>sd_reader/n13968_s/I0</td>
</tr>
<tr>
<td>18.316</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13968_s/COUT</td>
</tr>
<tr>
<td>18.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C143[2][B]</td>
<td>sd_reader/n13967_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C143[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13967_s/SUM</td>
</tr>
<tr>
<td>19.711</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[0][A]</td>
<td>sd_reader/n14039_s/I0</td>
</tr>
<tr>
<td>20.311</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C137[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14039_s/COUT</td>
</tr>
<tr>
<td>20.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C137[0][B]</td>
<td>sd_reader/n14038_s/CIN</td>
</tr>
<tr>
<td>20.361</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C137[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14038_s/COUT</td>
</tr>
<tr>
<td>20.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[1][A]</td>
<td>sd_reader/n14037_s/CIN</td>
</tr>
<tr>
<td>20.411</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14037_s/COUT</td>
</tr>
<tr>
<td>20.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[1][B]</td>
<td>sd_reader/n14036_s/CIN</td>
</tr>
<tr>
<td>20.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14036_s/COUT</td>
</tr>
<tr>
<td>20.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[2][A]</td>
<td>sd_reader/n14035_s/CIN</td>
</tr>
<tr>
<td>20.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14035_s/COUT</td>
</tr>
<tr>
<td>20.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[2][B]</td>
<td>sd_reader/n14034_s/CIN</td>
</tr>
<tr>
<td>20.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14034_s/COUT</td>
</tr>
<tr>
<td>20.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[0][A]</td>
<td>sd_reader/n14033_s/CIN</td>
</tr>
<tr>
<td>20.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14033_s/COUT</td>
</tr>
<tr>
<td>20.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[0][B]</td>
<td>sd_reader/n14032_s/CIN</td>
</tr>
<tr>
<td>20.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14032_s/COUT</td>
</tr>
<tr>
<td>20.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[1][A]</td>
<td>sd_reader/n14031_s/CIN</td>
</tr>
<tr>
<td>20.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14031_s/COUT</td>
</tr>
<tr>
<td>20.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[1][B]</td>
<td>sd_reader/n14030_s/CIN</td>
</tr>
<tr>
<td>20.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14030_s/COUT</td>
</tr>
<tr>
<td>20.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[2][A]</td>
<td>sd_reader/n14029_s/CIN</td>
</tr>
<tr>
<td>20.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14029_s/COUT</td>
</tr>
<tr>
<td>20.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[2][B]</td>
<td>sd_reader/n14028_s/CIN</td>
</tr>
<tr>
<td>20.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14028_s/COUT</td>
</tr>
<tr>
<td>20.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C139[0][A]</td>
<td>sd_reader/n14027_s/CIN</td>
</tr>
<tr>
<td>20.911</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14027_s/COUT</td>
</tr>
<tr>
<td>20.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C139[0][B]</td>
<td>sd_reader/n14026_s/CIN</td>
</tr>
<tr>
<td>21.207</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14026_s/SUM</td>
</tr>
<tr>
<td>21.627</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C141[3][A]</td>
<td>sd_reader/n16470_s33/I1</td>
</tr>
<tr>
<td>22.174</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C141[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16470_s33/F</td>
</tr>
<tr>
<td>22.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C141[3][A]</td>
<td>sd_reader/n16470_s23/I0</td>
</tr>
<tr>
<td>22.324</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C141[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16470_s23/O</td>
</tr>
<tr>
<td>23.602</td>
<td>1.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C132[0][B]</td>
<td>sd_reader/n16470_s31/I0</td>
</tr>
<tr>
<td>24.109</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C132[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16470_s31/F</td>
</tr>
<tr>
<td>24.491</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C131[0][B]</td>
<td>sd_reader/n16470_s28/I0</td>
</tr>
<tr>
<td>24.998</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C131[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16470_s28/F</td>
</tr>
<tr>
<td>25.171</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[2][B]</td>
<td>sd_reader/n16470_s24/I3</td>
</tr>
<tr>
<td>25.459</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C131[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16470_s24/F</td>
</tr>
<tr>
<td>25.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[2][B]</td>
<td style=" font-weight:bold;">sd_reader/read_sector_no_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.935</td>
<td>5.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C131[2][B]</td>
<td>sd_reader/read_sector_no_25_s0/CLK</td>
</tr>
<tr>
<td>25.871</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C131[2][B]</td>
<td>sd_reader/read_sector_no_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.518%; route: 5.243, 88.482%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.504, 58.892%; route: 7.648, 39.150%; tC2Q: 0.382, 1.958%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.500%; route: 5.253, 88.500%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.780</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>60.162</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C106[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>60.622</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/I1</td>
</tr>
<tr>
<td>61.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/F</td>
</tr>
<tr>
<td>61.582</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/I1</td>
</tr>
<tr>
<td>62.090</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/F</td>
</tr>
<tr>
<td>63.255</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/I1</td>
</tr>
<tr>
<td>63.762</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/F</td>
</tr>
<tr>
<td>64.691</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1949_s1/I3</td>
</tr>
<tr>
<td>65.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C112[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1949_s1/F</td>
</tr>
<tr>
<td>65.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.914</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>65.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td>65.815</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C112[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.866</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 13.957%; route: 8.415, 86.043%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.173, 39.572%; route: 2.935, 53.461%; tC2Q: 0.382, 6.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.541%; route: 5.231, 88.459%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.780</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>60.162</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C106[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>60.622</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/I1</td>
</tr>
<tr>
<td>61.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/F</td>
</tr>
<tr>
<td>61.582</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/I1</td>
</tr>
<tr>
<td>62.090</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/F</td>
</tr>
<tr>
<td>63.255</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/I1</td>
</tr>
<tr>
<td>63.762</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/F</td>
</tr>
<tr>
<td>64.691</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1947_s1/I2</td>
</tr>
<tr>
<td>65.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C112[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1947_s1/F</td>
</tr>
<tr>
<td>65.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.914</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>65.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td>65.815</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.866</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 13.957%; route: 8.415, 86.043%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.173, 39.572%; route: 2.935, 53.461%; tC2Q: 0.382, 6.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.541%; route: 5.231, 88.459%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.780</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>60.162</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C106[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>60.622</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/I1</td>
</tr>
<tr>
<td>61.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/F</td>
</tr>
<tr>
<td>61.582</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/I1</td>
</tr>
<tr>
<td>62.090</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/F</td>
</tr>
<tr>
<td>63.255</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/I1</td>
</tr>
<tr>
<td>63.762</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/F</td>
</tr>
<tr>
<td>64.691</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1946_s1/I3</td>
</tr>
<tr>
<td>65.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C112[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1946_s1/F</td>
</tr>
<tr>
<td>65.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.914</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>65.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td>65.815</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C112[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.866</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 13.957%; route: 8.415, 86.043%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.173, 39.572%; route: 2.935, 53.461%; tC2Q: 0.382, 6.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.541%; route: 5.231, 88.459%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.780</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>60.162</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C106[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>60.622</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/I1</td>
</tr>
<tr>
<td>61.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/F</td>
</tr>
<tr>
<td>61.582</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/I1</td>
</tr>
<tr>
<td>62.090</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/F</td>
</tr>
<tr>
<td>63.255</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/I1</td>
</tr>
<tr>
<td>63.762</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/F</td>
</tr>
<tr>
<td>64.691</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1948_s1/I3</td>
</tr>
<tr>
<td>65.270</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C112[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1948_s1/F</td>
</tr>
<tr>
<td>65.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>65.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td>65.821</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C112[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.860</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 13.957%; route: 8.415, 86.043%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.173, 39.572%; route: 2.935, 53.461%; tC2Q: 0.382, 6.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.780</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>60.162</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C106[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>60.622</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/I1</td>
</tr>
<tr>
<td>61.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/F</td>
</tr>
<tr>
<td>61.582</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/I1</td>
</tr>
<tr>
<td>62.090</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/F</td>
</tr>
<tr>
<td>63.255</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/I1</td>
</tr>
<tr>
<td>63.762</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/F</td>
</tr>
<tr>
<td>64.689</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1953_s1/I2</td>
</tr>
<tr>
<td>65.256</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C112[2][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1953_s1/F</td>
</tr>
<tr>
<td>65.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.914</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>65.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td>65.815</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C112[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.866</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 13.957%; route: 8.415, 86.043%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 39.466%; route: 2.933, 53.549%; tC2Q: 0.382, 6.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.541%; route: 5.231, 88.459%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.780</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>60.162</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C106[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>60.622</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/I1</td>
</tr>
<tr>
<td>61.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/F</td>
</tr>
<tr>
<td>61.582</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/I1</td>
</tr>
<tr>
<td>62.090</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/F</td>
</tr>
<tr>
<td>63.255</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/I1</td>
</tr>
<tr>
<td>63.762</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/F</td>
</tr>
<tr>
<td>64.689</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1950_s1/I2</td>
</tr>
<tr>
<td>65.256</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C112[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1950_s1/F</td>
</tr>
<tr>
<td>65.256</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.914</td>
<td>5.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C112[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>65.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td>65.815</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C112[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.866</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 13.957%; route: 8.415, 86.043%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 39.466%; route: 2.933, 53.549%; tC2Q: 0.382, 6.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.541%; route: 5.231, 88.459%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.780</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>60.162</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C106[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>60.622</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/I1</td>
</tr>
<tr>
<td>61.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/F</td>
</tr>
<tr>
<td>61.582</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/I1</td>
</tr>
<tr>
<td>62.090</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/F</td>
</tr>
<tr>
<td>63.255</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/I1</td>
</tr>
<tr>
<td>63.762</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/F</td>
</tr>
<tr>
<td>64.691</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1951_s1/I3</td>
</tr>
<tr>
<td>65.259</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C112[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1951_s1/F</td>
</tr>
<tr>
<td>65.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>65.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>65.821</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C112[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.860</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 13.957%; route: 8.415, 86.043%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 39.448%; route: 2.935, 53.571%; tC2Q: 0.382, 6.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/file_name[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.946</td>
<td>5.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R44C140[0][A]</td>
<td style=" font-weight:bold;">sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
</tr>
<tr>
<td>9.033</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[3][A]</td>
<td>sd_reader/n27820_s8/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R54C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27820_s8/F</td>
</tr>
<tr>
<td>10.248</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>sd_reader/n27904_s3/I2</td>
</tr>
<tr>
<td>10.705</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C133[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27904_s3/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>sd_reader/n20423_s5/I2</td>
</tr>
<tr>
<td>12.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R50C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20423_s5/F</td>
</tr>
<tr>
<td>12.333</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][A]</td>
<td>sd_reader/n20420_s5/I3</td>
</tr>
<tr>
<td>12.907</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C130[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20420_s5/F</td>
</tr>
<tr>
<td>12.912</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[2][A]</td>
<td>sd_reader/n20416_s15/I0</td>
</tr>
<tr>
<td>13.420</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20416_s15/F</td>
</tr>
<tr>
<td>13.425</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td>sd_reader/n20419_s5/I0</td>
</tr>
<tr>
<td>13.881</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20419_s5/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DSP_R55[39][B]</td>
<td>sd_reader/mult_18722_s2/A[4]</td>
</tr>
<tr>
<td>18.601</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[39][B]</td>
<td style=" background: #97FFFF;">sd_reader/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.398</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C130[0][A]</td>
<td>sd_reader/n20445_s0/I1</td>
</tr>
<tr>
<td>19.943</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C130[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20445_s0/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[0][B]</td>
<td>sd_reader/n20444_s0/CIN</td>
</tr>
<tr>
<td>19.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20444_s0/COUT</td>
</tr>
<tr>
<td>19.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][A]</td>
<td>sd_reader/n20443_s0/CIN</td>
</tr>
<tr>
<td>20.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20443_s0/COUT</td>
</tr>
<tr>
<td>20.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][B]</td>
<td>sd_reader/n20442_s0/CIN</td>
</tr>
<tr>
<td>20.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20442_s0/COUT</td>
</tr>
<tr>
<td>20.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][A]</td>
<td>sd_reader/n20441_s0/CIN</td>
</tr>
<tr>
<td>20.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20441_s0/COUT</td>
</tr>
<tr>
<td>20.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td>sd_reader/n20440_s0/CIN</td>
</tr>
<tr>
<td>20.440</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20440_s0/SUM</td>
</tr>
<tr>
<td>20.615</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td>sd_reader/n27404_s16/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s16/F</td>
</tr>
<tr>
<td>21.125</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[3][B]</td>
<td>sd_reader/n27404_s20/I3</td>
</tr>
<tr>
<td>21.443</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C131[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s20/F</td>
</tr>
<tr>
<td>21.658</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C131[1][B]</td>
<td>sd_reader/n27404_s11/I2</td>
</tr>
<tr>
<td>22.237</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s11/F</td>
</tr>
<tr>
<td>22.623</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C130[1][B]</td>
<td>sd_reader/n27404_s7/I1</td>
</tr>
<tr>
<td>23.131</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R48C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s7/F</td>
</tr>
<tr>
<td>24.122</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C137[3][B]</td>
<td>sd_reader/n27410_s2/I2</td>
</tr>
<tr>
<td>24.696</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C137[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27410_s2/F</td>
</tr>
<tr>
<td>24.698</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C137[0][A]</td>
<td>sd_reader/n27410_s1/I2</td>
</tr>
<tr>
<td>25.277</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C137[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27410_s1/F</td>
</tr>
<tr>
<td>25.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C137[0][A]</td>
<td style=" font-weight:bold;">sd_reader/file_name[0]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.915</td>
<td>5.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C137[0][A]</td>
<td>sd_reader/file_name[0]_1_s0/CLK</td>
</tr>
<tr>
<td>25.851</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C137[0][A]</td>
<td>sd_reader/file_name[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.263, 88.522%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.694, 55.318%; route: 8.255, 42.703%; tC2Q: 0.382, 1.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.538%; route: 5.232, 88.462%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.780</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>60.162</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C106[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>60.622</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/I1</td>
</tr>
<tr>
<td>61.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/F</td>
</tr>
<tr>
<td>61.582</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/I1</td>
</tr>
<tr>
<td>62.090</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/F</td>
</tr>
<tr>
<td>63.255</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/I1</td>
</tr>
<tr>
<td>63.762</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/F</td>
</tr>
<tr>
<td>64.316</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/I0</td>
</tr>
<tr>
<td>64.884</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s4/F</td>
</tr>
<tr>
<td>65.035</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.958</td>
<td>5.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>65.923</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>65.612</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C108[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.822</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 13.957%; route: 8.415, 86.043%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 41.127%; route: 2.711, 51.594%; tC2Q: 0.382, 7.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.455%; route: 5.276, 88.545%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>65.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>59.780</td>
<td>8.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C106[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/CLK</td>
</tr>
<tr>
<td>60.162</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C106[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_mem_addr_max_6_s0/Q</td>
</tr>
<tr>
<td>60.622</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/I1</td>
</tr>
<tr>
<td>61.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s13/F</td>
</tr>
<tr>
<td>61.582</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/I1</td>
</tr>
<tr>
<td>62.090</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C109[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s8/F</td>
</tr>
<tr>
<td>63.255</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C112[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/I1</td>
</tr>
<tr>
<td>63.762</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R61C112[1][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1944_s5/F</td>
</tr>
<tr>
<td>64.691</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1952_s3/I3</td>
</tr>
<tr>
<td>65.199</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C112[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1952_s3/F</td>
</tr>
<tr>
<td>65.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>65.920</td>
<td>5.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>65.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>65.821</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C112[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.860</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.365, 13.957%; route: 8.415, 86.043%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.101, 38.777%; route: 2.935, 54.164%; tC2Q: 0.382, 7.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.529%; route: 5.237, 88.471%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/sector_content[23]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/read_sector_no_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.926</td>
<td>5.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td>sd_reader/sector_content[23]_0_s0/CLK</td>
</tr>
<tr>
<td>6.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C134[0][A]</td>
<td style=" font-weight:bold;">sd_reader/sector_content[23]_0_s0/Q</td>
</tr>
<tr>
<td>6.692</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td>sd_reader/n13650_s77/I3</td>
</tr>
<tr>
<td>7.259</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s77/F</td>
</tr>
<tr>
<td>7.666</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C137[3][B]</td>
<td>sd_reader/n13650_s73/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R51C137[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s73/F</td>
</tr>
<tr>
<td>8.619</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[3][A]</td>
<td>sd_reader/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>9.041</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R51C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td>sd_reader/sectors_per_fat_13_s1/I1</td>
</tr>
<tr>
<td>10.244</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_13_s1/F</td>
</tr>
<tr>
<td>10.727</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>DSP_R55[42]</td>
<td>sd_reader/mult_13108_s1/B[13]</td>
</tr>
<tr>
<td>14.507</td>
<td>3.780</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[42]</td>
<td style=" background: #97FFFF;">sd_reader/mult_13108_s1/DOUT[1]</td>
</tr>
<tr>
<td>15.683</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R56C139[0][B]</td>
<td>sd_reader/n13755_s/I1</td>
</tr>
<tr>
<td>16.228</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C139[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13755_s/COUT</td>
</tr>
<tr>
<td>16.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][A]</td>
<td>sd_reader/n13754_s/CIN</td>
</tr>
<tr>
<td>16.278</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13754_s/COUT</td>
</tr>
<tr>
<td>16.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][B]</td>
<td>sd_reader/n13753_s/CIN</td>
</tr>
<tr>
<td>16.328</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13753_s/COUT</td>
</tr>
<tr>
<td>16.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][A]</td>
<td>sd_reader/n13752_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13752_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][B]</td>
<td>sd_reader/n13751_s/CIN</td>
</tr>
<tr>
<td>16.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13751_s/COUT</td>
</tr>
<tr>
<td>16.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][A]</td>
<td>sd_reader/n13750_s/CIN</td>
</tr>
<tr>
<td>16.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13750_s/COUT</td>
</tr>
<tr>
<td>16.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][B]</td>
<td>sd_reader/n13749_s/CIN</td>
</tr>
<tr>
<td>16.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13749_s/COUT</td>
</tr>
<tr>
<td>16.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][A]</td>
<td>sd_reader/n13748_s/CIN</td>
</tr>
<tr>
<td>16.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13748_s/COUT</td>
</tr>
<tr>
<td>16.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][B]</td>
<td>sd_reader/n13747_s/CIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13747_s/COUT</td>
</tr>
<tr>
<td>16.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][A]</td>
<td>sd_reader/n13746_s/CIN</td>
</tr>
<tr>
<td>16.678</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13746_s/COUT</td>
</tr>
<tr>
<td>16.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][B]</td>
<td>sd_reader/n13745_s/CIN</td>
</tr>
<tr>
<td>16.974</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C140[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13745_s/SUM</td>
</tr>
<tr>
<td>17.721</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td>sd_reader/n13968_s/I0</td>
</tr>
<tr>
<td>18.316</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13968_s/COUT</td>
</tr>
<tr>
<td>18.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C143[2][B]</td>
<td>sd_reader/n13967_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C143[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13967_s/SUM</td>
</tr>
<tr>
<td>19.711</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[0][A]</td>
<td>sd_reader/n14039_s/I0</td>
</tr>
<tr>
<td>20.311</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C137[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14039_s/COUT</td>
</tr>
<tr>
<td>20.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C137[0][B]</td>
<td>sd_reader/n14038_s/CIN</td>
</tr>
<tr>
<td>20.361</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C137[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14038_s/COUT</td>
</tr>
<tr>
<td>20.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[1][A]</td>
<td>sd_reader/n14037_s/CIN</td>
</tr>
<tr>
<td>20.411</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14037_s/COUT</td>
</tr>
<tr>
<td>20.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[1][B]</td>
<td>sd_reader/n14036_s/CIN</td>
</tr>
<tr>
<td>20.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14036_s/COUT</td>
</tr>
<tr>
<td>20.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[2][A]</td>
<td>sd_reader/n14035_s/CIN</td>
</tr>
<tr>
<td>20.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14035_s/COUT</td>
</tr>
<tr>
<td>20.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[2][B]</td>
<td>sd_reader/n14034_s/CIN</td>
</tr>
<tr>
<td>20.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14034_s/COUT</td>
</tr>
<tr>
<td>20.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[0][A]</td>
<td>sd_reader/n14033_s/CIN</td>
</tr>
<tr>
<td>20.804</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14033_s/SUM</td>
</tr>
<tr>
<td>21.224</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C138[3][A]</td>
<td>sd_reader/n16477_s35/I1</td>
</tr>
<tr>
<td>21.772</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C138[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16477_s35/F</td>
</tr>
<tr>
<td>21.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C138[3][A]</td>
<td>sd_reader/n16477_s23/I0</td>
</tr>
<tr>
<td>21.922</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C138[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16477_s23/O</td>
</tr>
<tr>
<td>22.844</td>
<td>0.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td>sd_reader/n16477_s32/I0</td>
</tr>
<tr>
<td>23.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C135[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16477_s32/F</td>
</tr>
<tr>
<td>24.176</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[3][A]</td>
<td>sd_reader/n16477_s28/I0</td>
</tr>
<tr>
<td>24.467</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C135[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16477_s28/F</td>
</tr>
<tr>
<td>24.618</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[0][A]</td>
<td>sd_reader/n16477_s24/I3</td>
</tr>
<tr>
<td>25.186</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C135[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16477_s24/F</td>
</tr>
<tr>
<td>25.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[0][A]</td>
<td style=" font-weight:bold;">sd_reader/read_sector_no_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.934</td>
<td>5.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[0][A]</td>
<td>sd_reader/read_sector_no_18_s0/CLK</td>
</tr>
<tr>
<td>25.870</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C135[0][A]</td>
<td>sd_reader/read_sector_no_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.518%; route: 5.243, 88.482%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.235, 58.333%; route: 7.643, 39.681%; tC2Q: 0.382, 1.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.502%; route: 5.251, 88.498%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/sector_content[23]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/read_sector_no_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.926</td>
<td>5.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td>sd_reader/sector_content[23]_0_s0/CLK</td>
</tr>
<tr>
<td>6.308</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R51C134[0][A]</td>
<td style=" font-weight:bold;">sd_reader/sector_content[23]_0_s0/Q</td>
</tr>
<tr>
<td>6.692</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td>sd_reader/n13650_s77/I3</td>
</tr>
<tr>
<td>7.259</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s77/F</td>
</tr>
<tr>
<td>7.666</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C137[3][B]</td>
<td>sd_reader/n13650_s73/I3</td>
</tr>
<tr>
<td>8.213</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>118</td>
<td>R51C137[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13650_s73/F</td>
</tr>
<tr>
<td>8.619</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C139[3][A]</td>
<td>sd_reader/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>9.041</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R51C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>9.737</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td>sd_reader/sectors_per_fat_13_s1/I1</td>
</tr>
<tr>
<td>10.244</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C136[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/sectors_per_fat_13_s1/F</td>
</tr>
<tr>
<td>10.727</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>DSP_R55[42]</td>
<td>sd_reader/mult_13108_s1/B[13]</td>
</tr>
<tr>
<td>14.507</td>
<td>3.780</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[42]</td>
<td style=" background: #97FFFF;">sd_reader/mult_13108_s1/DOUT[1]</td>
</tr>
<tr>
<td>15.683</td>
<td>1.176</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R56C139[0][B]</td>
<td>sd_reader/n13755_s/I1</td>
</tr>
<tr>
<td>16.228</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R56C139[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13755_s/COUT</td>
</tr>
<tr>
<td>16.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][A]</td>
<td>sd_reader/n13754_s/CIN</td>
</tr>
<tr>
<td>16.278</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13754_s/COUT</td>
</tr>
<tr>
<td>16.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[1][B]</td>
<td>sd_reader/n13753_s/CIN</td>
</tr>
<tr>
<td>16.328</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13753_s/COUT</td>
</tr>
<tr>
<td>16.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][A]</td>
<td>sd_reader/n13752_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13752_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C139[2][B]</td>
<td>sd_reader/n13751_s/CIN</td>
</tr>
<tr>
<td>16.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C139[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13751_s/COUT</td>
</tr>
<tr>
<td>16.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][A]</td>
<td>sd_reader/n13750_s/CIN</td>
</tr>
<tr>
<td>16.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13750_s/COUT</td>
</tr>
<tr>
<td>16.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[0][B]</td>
<td>sd_reader/n13749_s/CIN</td>
</tr>
<tr>
<td>16.528</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13749_s/COUT</td>
</tr>
<tr>
<td>16.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][A]</td>
<td>sd_reader/n13748_s/CIN</td>
</tr>
<tr>
<td>16.578</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13748_s/COUT</td>
</tr>
<tr>
<td>16.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[1][B]</td>
<td>sd_reader/n13747_s/CIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13747_s/COUT</td>
</tr>
<tr>
<td>16.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][A]</td>
<td>sd_reader/n13746_s/CIN</td>
</tr>
<tr>
<td>16.678</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C140[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13746_s/COUT</td>
</tr>
<tr>
<td>16.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R56C140[2][B]</td>
<td>sd_reader/n13745_s/CIN</td>
</tr>
<tr>
<td>16.974</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C140[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13745_s/SUM</td>
</tr>
<tr>
<td>17.721</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R57C143[2][A]</td>
<td>sd_reader/n13968_s/I0</td>
</tr>
<tr>
<td>18.316</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C143[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n13968_s/COUT</td>
</tr>
<tr>
<td>18.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R57C143[2][B]</td>
<td>sd_reader/n13967_s/CIN</td>
</tr>
<tr>
<td>18.612</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R57C143[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n13967_s/SUM</td>
</tr>
<tr>
<td>19.711</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[0][A]</td>
<td>sd_reader/n14039_s/I0</td>
</tr>
<tr>
<td>20.311</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R61C137[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14039_s/COUT</td>
</tr>
<tr>
<td>20.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C137[0][B]</td>
<td>sd_reader/n14038_s/CIN</td>
</tr>
<tr>
<td>20.361</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C137[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14038_s/COUT</td>
</tr>
<tr>
<td>20.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[1][A]</td>
<td>sd_reader/n14037_s/CIN</td>
</tr>
<tr>
<td>20.411</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14037_s/COUT</td>
</tr>
<tr>
<td>20.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[1][B]</td>
<td>sd_reader/n14036_s/CIN</td>
</tr>
<tr>
<td>20.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14036_s/COUT</td>
</tr>
<tr>
<td>20.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[2][A]</td>
<td>sd_reader/n14035_s/CIN</td>
</tr>
<tr>
<td>20.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14035_s/COUT</td>
</tr>
<tr>
<td>20.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C137[2][B]</td>
<td>sd_reader/n14034_s/CIN</td>
</tr>
<tr>
<td>20.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C137[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14034_s/COUT</td>
</tr>
<tr>
<td>20.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[0][A]</td>
<td>sd_reader/n14033_s/CIN</td>
</tr>
<tr>
<td>20.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14033_s/COUT</td>
</tr>
<tr>
<td>20.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[0][B]</td>
<td>sd_reader/n14032_s/CIN</td>
</tr>
<tr>
<td>20.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14032_s/COUT</td>
</tr>
<tr>
<td>20.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[1][A]</td>
<td>sd_reader/n14031_s/CIN</td>
</tr>
<tr>
<td>20.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14031_s/COUT</td>
</tr>
<tr>
<td>20.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[1][B]</td>
<td>sd_reader/n14030_s/CIN</td>
</tr>
<tr>
<td>20.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14030_s/COUT</td>
</tr>
<tr>
<td>20.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[2][A]</td>
<td>sd_reader/n14029_s/CIN</td>
</tr>
<tr>
<td>20.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14029_s/COUT</td>
</tr>
<tr>
<td>20.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C138[2][B]</td>
<td>sd_reader/n14028_s/CIN</td>
</tr>
<tr>
<td>20.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C138[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n14028_s/COUT</td>
</tr>
<tr>
<td>20.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C139[0][A]</td>
<td>sd_reader/n14027_s/CIN</td>
</tr>
<tr>
<td>21.104</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C139[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n14027_s/SUM</td>
</tr>
<tr>
<td>21.277</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C139[3][A]</td>
<td>sd_reader/n16471_s38/I1</td>
</tr>
<tr>
<td>21.698</td>
<td>0.421</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16471_s38/F</td>
</tr>
<tr>
<td>21.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C139[3][A]</td>
<td>sd_reader/n16471_s23/I0</td>
</tr>
<tr>
<td>21.914</td>
<td>0.216</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C139[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16471_s23/O</td>
</tr>
<tr>
<td>23.161</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C135[3][A]</td>
<td>sd_reader/n16471_s32/I0</td>
</tr>
<tr>
<td>23.708</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C135[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n16471_s32/F</td>
</tr>
<tr>
<td>23.881</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[2][B]</td>
<td>sd_reader/n16471_s27/I0</td>
</tr>
<tr>
<td>24.388</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C135[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16471_s27/F</td>
</tr>
<tr>
<td>24.599</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][B]</td>
<td>sd_reader/n16471_s24/I2</td>
</tr>
<tr>
<td>25.178</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n16471_s24/F</td>
</tr>
<tr>
<td>25.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][B]</td>
<td style=" font-weight:bold;">sd_reader/read_sector_no_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.935</td>
<td>5.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C135[0][B]</td>
<td>sd_reader/read_sector_no_24_s0/CLK</td>
</tr>
<tr>
<td>25.871</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C135[0][B]</td>
<td>sd_reader/read_sector_no_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.518%; route: 5.243, 88.482%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.671, 60.622%; route: 7.199, 37.391%; tC2Q: 0.382, 1.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.500%; route: 5.253, 88.500%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_reader/file_name[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.946</td>
<td>5.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C140[0][A]</td>
<td>sd_reader/u_sd_reader/outaddr_2_s0/CLK</td>
</tr>
<tr>
<td>6.328</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R44C140[0][A]</td>
<td style=" font-weight:bold;">sd_reader/u_sd_reader/outaddr_2_s0/Q</td>
</tr>
<tr>
<td>9.033</td>
<td>2.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[3][A]</td>
<td>sd_reader/n27820_s8/I3</td>
</tr>
<tr>
<td>9.490</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R54C132[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27820_s8/F</td>
</tr>
<tr>
<td>10.248</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>sd_reader/n27904_s3/I2</td>
</tr>
<tr>
<td>10.705</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R56C133[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27904_s3/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>sd_reader/n20423_s5/I2</td>
</tr>
<tr>
<td>12.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R50C131[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20423_s5/F</td>
</tr>
<tr>
<td>12.333</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][A]</td>
<td>sd_reader/n20420_s5/I3</td>
</tr>
<tr>
<td>12.907</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C130[3][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20420_s5/F</td>
</tr>
<tr>
<td>12.912</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[2][A]</td>
<td>sd_reader/n20416_s15/I0</td>
</tr>
<tr>
<td>13.420</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R50C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20416_s15/F</td>
</tr>
<tr>
<td>13.425</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td>sd_reader/n20419_s5/I0</td>
</tr>
<tr>
<td>13.881</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C130[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20419_s5/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DSP_R55[39][B]</td>
<td>sd_reader/mult_18722_s2/A[4]</td>
</tr>
<tr>
<td>18.601</td>
<td>3.630</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DSP_R55[39][B]</td>
<td style=" background: #97FFFF;">sd_reader/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>19.398</td>
<td>0.797</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R51C130[0][A]</td>
<td>sd_reader/n20445_s0/I1</td>
</tr>
<tr>
<td>19.943</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C130[0][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20445_s0/COUT</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[0][B]</td>
<td>sd_reader/n20444_s0/CIN</td>
</tr>
<tr>
<td>19.993</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[0][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20444_s0/COUT</td>
</tr>
<tr>
<td>19.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][A]</td>
<td>sd_reader/n20443_s0/CIN</td>
</tr>
<tr>
<td>20.043</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20443_s0/COUT</td>
</tr>
<tr>
<td>20.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[1][B]</td>
<td>sd_reader/n20442_s0/CIN</td>
</tr>
<tr>
<td>20.093</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[1][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20442_s0/COUT</td>
</tr>
<tr>
<td>20.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][A]</td>
<td>sd_reader/n20441_s0/CIN</td>
</tr>
<tr>
<td>20.143</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n20441_s0/COUT</td>
</tr>
<tr>
<td>20.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td>sd_reader/n20440_s0/CIN</td>
</tr>
<tr>
<td>20.440</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C130[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n20440_s0/SUM</td>
</tr>
<tr>
<td>20.615</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td>sd_reader/n27404_s16/I1</td>
</tr>
<tr>
<td>21.122</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s16/F</td>
</tr>
<tr>
<td>21.125</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[3][B]</td>
<td>sd_reader/n27404_s20/I3</td>
</tr>
<tr>
<td>21.443</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R51C131[3][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27404_s20/F</td>
</tr>
<tr>
<td>21.658</td>
<td>0.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C131[2][A]</td>
<td>sd_reader/n27412_s9/I2</td>
</tr>
<tr>
<td>22.226</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R49C131[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27412_s9/F</td>
</tr>
<tr>
<td>22.231</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C131[1][A]</td>
<td>sd_reader/n27428_s6/I1</td>
</tr>
<tr>
<td>22.738</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C131[1][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27428_s6/F</td>
</tr>
<tr>
<td>23.980</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C137[2][B]</td>
<td>sd_reader/n27434_s2/I3</td>
</tr>
<tr>
<td>24.487</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C137[2][B]</td>
<td style=" background: #97FFFF;">sd_reader/n27434_s2/F</td>
</tr>
<tr>
<td>24.490</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C137[2][A]</td>
<td>sd_reader/n27434_s1/I3</td>
</tr>
<tr>
<td>25.068</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C137[2][A]</td>
<td style=" background: #97FFFF;">sd_reader/n27434_s1/F</td>
</tr>
<tr>
<td>25.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C137[2][A]</td>
<td style=" font-weight:bold;">sd_reader/file_name[3]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>25.937</td>
<td>5.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C137[2][A]</td>
<td>sd_reader/file_name[3]_1_s0/CLK</td>
</tr>
<tr>
<td>25.873</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C137[2][A]</td>
<td>sd_reader/file_name[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.263, 88.522%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.616, 55.517%; route: 8.124, 42.483%; tC2Q: 0.382, 2.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.497%; route: 5.254, 88.503%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>104.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>105.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>103.278</td>
<td>2.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C104[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>103.458</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C104[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
</tr>
<tr>
<td>103.820</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n10679_s1/I0</td>
</tr>
<tr>
<td>104.139</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C105[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n10679_s1/F</td>
</tr>
<tr>
<td>104.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C105[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>105.635</td>
<td>4.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>105.670</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>105.671</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C105[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.609%; route: 2.602, 79.391%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 37.010%; route: 0.362, 42.090%; tC2Q: 0.180, 20.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 23.976%; route: 4.284, 76.024%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.288</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C92[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_26_s0/CLK</td>
</tr>
<tr>
<td>3.468</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C92[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_26_s0/Q</td>
</tr>
<tr>
<td>3.685</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.544%; route: 2.612, 79.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.288</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C92[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_25_s0/CLK</td>
</tr>
<tr>
<td>3.468</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C92[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_25_s0/Q</td>
</tr>
<tr>
<td>3.685</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.544%; route: 2.612, 79.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.294</td>
<td>2.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C92[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C92[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_24_s0/Q</td>
</tr>
<tr>
<td>3.710</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.505%; route: 2.619, 79.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C63[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>11.045</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R65C63[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>11.467</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C61[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.267</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C61[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0/CLK</td>
</tr>
<tr>
<td>11.302</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0</td>
</tr>
<tr>
<td>11.279</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C61[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_init_st_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 70.124%; tC2Q: 0.180, 29.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.267, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_44_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.296</td>
<td>2.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C97[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_44_s0/CLK</td>
</tr>
<tr>
<td>3.476</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C97[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_44_s0/Q</td>
</tr>
<tr>
<td>3.722</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.280</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>3.529</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.496%; route: 2.620, 79.504%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.591%; route: 2.605, 79.409%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_42_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.296</td>
<td>2.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C97[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_42_s0/CLK</td>
</tr>
<tr>
<td>3.476</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C97[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_42_s0/Q</td>
</tr>
<tr>
<td>3.722</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.280</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>3.529</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.496%; route: 2.620, 79.504%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.591%; route: 2.605, 79.409%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.294</td>
<td>2.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C92[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R61C92[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0/Q</td>
</tr>
<tr>
<td>3.768</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.505%; route: 2.619, 79.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.294, 62.005%; tC2Q: 0.180, 37.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_83_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.258</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C104[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_83_s0/CLK</td>
</tr>
<tr>
<td>3.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R48C104[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_83_s0/Q</td>
</tr>
<tr>
<td>3.778</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.734%; route: 2.582, 79.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.340, 65.385%; tC2Q: 0.180, 34.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.258</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C98[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_48_s0/CLK</td>
</tr>
<tr>
<td>3.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R48C98[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_48_s0/Q</td>
</tr>
<tr>
<td>3.778</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.734%; route: 2.582, 79.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.340, 65.385%; tC2Q: 0.180, 34.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.269</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0/CLK</td>
</tr>
<tr>
<td>11.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0/Q</td>
</tr>
<tr>
<td>11.788</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.269, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.339, 65.301%; tC2Q: 0.180, 34.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.274</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C42[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_14_s0/CLK</td>
</tr>
<tr>
<td>11.454</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C42[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_14_s0/Q</td>
</tr>
<tr>
<td>11.793</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.339, 65.301%; tC2Q: 0.180, 34.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_271_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_30_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.288</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C114[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_271_s0/CLK</td>
</tr>
<tr>
<td>3.468</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C114[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_271_s0/Q</td>
</tr>
<tr>
<td>3.786</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_30_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_30_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_30_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.544%; route: 2.612, 79.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.317, 63.819%; tC2Q: 0.180, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_224_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.288</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_224_s0/CLK</td>
</tr>
<tr>
<td>3.468</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C120[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_224_s0/Q</td>
</tr>
<tr>
<td>3.786</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.544%; route: 2.612, 79.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.317, 63.819%; tC2Q: 0.180, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_223_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.288</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_223_s0/CLK</td>
</tr>
<tr>
<td>3.468</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C120[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_223_s0/Q</td>
</tr>
<tr>
<td>3.786</td>
<td>0.317</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_24_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.544%; route: 2.612, 79.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.317, 63.819%; tC2Q: 0.180, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_151_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.269</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_151_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R65C110[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_151_s0/Q</td>
</tr>
<tr>
<td>3.788</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.662%; route: 2.594, 79.338%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.339, 65.301%; tC2Q: 0.180, 34.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_146_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.269</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_146_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R65C110[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_146_s0/Q</td>
</tr>
<tr>
<td>3.788</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.662%; route: 2.594, 79.338%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.339, 65.301%; tC2Q: 0.180, 34.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_50_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.269</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C98[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_50_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C98[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_50_s0/Q</td>
</tr>
<tr>
<td>3.788</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.662%; route: 2.594, 79.338%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.339, 65.301%; tC2Q: 0.180, 34.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.623%; route: 2.600, 79.377%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_188_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.296</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C118[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_188_s0/CLK</td>
</tr>
<tr>
<td>3.476</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C118[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_188_s0/Q</td>
</tr>
<tr>
<td>3.784</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.270</td>
<td>2.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[23][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s/CLKA</td>
</tr>
<tr>
<td>3.520</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[23][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_20_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.492%; route: 2.621, 79.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 63.077%; tC2Q: 0.180, 36.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.654%; route: 2.595, 79.346%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_184_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.269</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C83[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_184_s0/CLK</td>
</tr>
<tr>
<td>11.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C83[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_184_s0/Q</td>
</tr>
<tr>
<td>11.789</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[17]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.275</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[17]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>11.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[17]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.269, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.340, 65.385%; tC2Q: 0.180, 34.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_294_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_32_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.301</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C115[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_294_s0/CLK</td>
</tr>
<tr>
<td>3.481</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C115[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_294_s0/Q</td>
</tr>
<tr>
<td>3.801</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_32_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.270</td>
<td>2.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_32_s/CLKA</td>
</tr>
<tr>
<td>3.520</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_32_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.461%; route: 2.626, 79.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 64.000%; tC2Q: 0.180, 36.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.654%; route: 2.595, 79.346%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_293_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_32_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.301</td>
<td>2.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C115[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_293_s0/CLK</td>
</tr>
<tr>
<td>3.481</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C115[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_293_s0/Q</td>
</tr>
<tr>
<td>3.801</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_32_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.270</td>
<td>2.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_32_s/CLKA</td>
</tr>
<tr>
<td>3.520</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_32_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.461%; route: 2.626, 79.539%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 64.000%; tC2Q: 0.180, 36.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.654%; route: 2.595, 79.346%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.288</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C98[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0/CLK</td>
</tr>
<tr>
<td>3.468</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C98[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_36_s0/Q</td>
</tr>
<tr>
<td>3.824</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.280</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>3.529</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.544%; route: 2.612, 79.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 66.434%; tC2Q: 0.180, 33.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.591%; route: 2.605, 79.409%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.304</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C95[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_39_s0/CLK</td>
</tr>
<tr>
<td>3.484</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R59C95[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_39_s0/Q</td>
</tr>
<tr>
<td>3.840</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.280</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>3.529</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[19][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.447%; route: 2.628, 79.553%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 66.434%; tC2Q: 0.180, 33.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.591%; route: 2.605, 79.409%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_248_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.310</td>
<td>2.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_248_s0/CLK</td>
</tr>
<tr>
<td>3.490</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C119[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_248_s0/Q</td>
</tr>
<tr>
<td>3.844</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.280</td>
<td>2.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s/CLKA</td>
</tr>
<tr>
<td>3.529</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_27_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.407%; route: 2.635, 79.593%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 66.276%; tC2Q: 0.180, 33.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.591%; route: 2.605, 79.409%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.652</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C49[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.933</td>
<td>2.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C49[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>12.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C49[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.023%; route: 9.847, 92.388%; tC2Q: 0.382, 3.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.933, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.652</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C49[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.933</td>
<td>2.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C49[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>12.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C49[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.023%; route: 9.847, 92.388%; tC2Q: 0.382, 3.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.933, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C47[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.914</td>
<td>2.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C47[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td>12.532</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C47[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.914, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C47[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.914</td>
<td>2.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C47[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td>12.532</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C47[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.914, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C47[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.914</td>
<td>2.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C47[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_4_s0</td>
</tr>
<tr>
<td>12.532</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C47[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.914, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C47[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.914</td>
<td>2.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C47[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td>12.532</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C47[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.914, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C47[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.914</td>
<td>2.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C47[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td>12.532</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C47[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.914, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C47[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.914</td>
<td>2.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C47[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.879</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_4_s0</td>
</tr>
<tr>
<td>12.532</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C47[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.914, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C47[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>2.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C47[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>12.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td>12.538</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C47[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.920, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C47[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>2.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C47[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>12.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>12.538</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C47[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.920, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C47[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>2.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C47[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0/CLK</td>
</tr>
<tr>
<td>12.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0</td>
</tr>
<tr>
<td>12.538</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C47[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.920, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C47[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>2.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C47[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>12.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td>12.538</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C47[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.920, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C47[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>2.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C47[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>12.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td>12.538</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C47[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.920, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C47[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>2.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C47[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>12.885</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>12.538</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C47[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.920, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C48[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C48[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_5_s0/CLK</td>
</tr>
<tr>
<td>12.888</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_5_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C48[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C48[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C48[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.888</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C48[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C48[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C48[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.888</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C48[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C48[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.923</td>
<td>2.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C48[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.888</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_4_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C48[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.923, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C48[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.929</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C48[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>12.894</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td>12.547</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C48[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C48[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.929</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C48[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>12.894</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td>12.547</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C48[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C48[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.929</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C48[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0/CLK</td>
</tr>
<tr>
<td>12.894</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0</td>
</tr>
<tr>
<td>12.547</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C48[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C48[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.929</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C48[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>12.894</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td>12.547</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C48[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.442</td>
<td>3.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C48[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.929</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C48[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.894</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0</td>
</tr>
<tr>
<td>12.547</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C48[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.104%; route: 9.637, 92.235%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.365</td>
<td>3.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C45[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.933</td>
<td>2.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C45[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>12.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td>12.550</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C45[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.939</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.134%; route: 9.560, 92.178%; tC2Q: 0.382, 3.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.933, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C71[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.376</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R67C71[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.820</td>
<td>6.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.429</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.198</td>
<td>2.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C47[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.902</td>
<td>2.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C47[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.867</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C47[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.908</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.429, 4.202%; route: 9.393, 92.050%; tC2Q: 0.382, 3.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.902, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>53.792</td>
<td>3.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>53.990</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>54.237</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C104[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.640</td>
<td>4.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C104[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>55.675</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>55.486</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C104[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 17.864%; route: 3.115, 82.136%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 55.618%; tC2Q: 0.198, 44.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 23.955%; route: 4.289, 76.045%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>53.792</td>
<td>3.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>53.990</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>54.240</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.635</td>
<td>4.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>55.670</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>55.481</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C105[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 17.864%; route: 3.115, 82.136%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.866%; tC2Q: 0.198, 44.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 23.976%; route: 4.284, 76.024%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>55.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>1945</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>53.792</td>
<td>3.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C105[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>53.990</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>56</td>
<td>R53C105[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>54.240</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>935</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>55.635</td>
<td>4.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C105[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>55.670</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>55.481</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C105[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 17.864%; route: 3.115, 82.136%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.866%; tC2Q: 0.198, 44.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 23.976%; route: 4.284, 76.024%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C44[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 17.433%; route: 1.324, 72.684%; tC2Q: 0.180, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C44[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 17.433%; route: 1.324, 72.684%; tC2Q: 0.180, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C44[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 17.433%; route: 1.324, 72.684%; tC2Q: 0.180, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C44[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 17.433%; route: 1.324, 72.684%; tC2Q: 0.180, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C44[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 17.433%; route: 1.324, 72.684%; tC2Q: 0.180, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>11.087</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C43[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 17.433%; route: 1.324, 72.684%; tC2Q: 0.180, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.087</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C43[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 17.433%; route: 1.324, 72.684%; tC2Q: 0.180, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.087</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C43[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 17.433%; route: 1.324, 72.684%; tC2Q: 0.180, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.087</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C43[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 17.433%; route: 1.324, 72.684%; tC2Q: 0.180, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.276</td>
<td>1.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>11.087</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C43[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 17.433%; route: 1.324, 72.684%; tC2Q: 0.180, 9.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.276, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.185</td>
<td>0.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.262</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_4_s0/CLK</td>
</tr>
<tr>
<td>11.074</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C42[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.777%; route: 1.395, 73.712%; tC2Q: 0.180, 9.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.263, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.216</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.283</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_5_s0/CLK</td>
</tr>
<tr>
<td>11.094</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.504%; route: 1.426, 74.139%; tC2Q: 0.180, 9.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.216</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.283</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.094</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C45[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.504%; route: 1.426, 74.139%; tC2Q: 0.180, 9.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.216</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.283</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_5_s0/CLK</td>
</tr>
<tr>
<td>11.094</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C45[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.504%; route: 1.426, 74.139%; tC2Q: 0.180, 9.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.283, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.219</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C44[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C44[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.090</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C44[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.483%; route: 1.429, 74.173%; tC2Q: 0.180, 9.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.219</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.278</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.089</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C44[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.483%; route: 1.429, 74.173%; tC2Q: 0.180, 9.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.219</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.278</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>11.089</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C44[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.483%; route: 1.429, 74.173%; tC2Q: 0.180, 9.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.219</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.278</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.089</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C44[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.483%; route: 1.429, 74.173%; tC2Q: 0.180, 9.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.219</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.278</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.089</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C44[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.483%; route: 1.429, 74.173%; tC2Q: 0.180, 9.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.219</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.278</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>11.089</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C44[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.483%; route: 1.429, 74.173%; tC2Q: 0.180, 9.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.219</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.278</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C44[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.089</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C44[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.483%; route: 1.429, 74.173%; tC2Q: 0.180, 9.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.277, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C68[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.102</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.420</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R45C51[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.236</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C42[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C42[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C42[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.334%; route: 1.446, 74.405%; tC2Q: 0.180, 9.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.777</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.027</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.009</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.777</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.027</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.009</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.777</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.027</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.009</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.777</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.027</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.009</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.777</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.027</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.009</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.777</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.027</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/flag_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.009</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/flag_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/flag_0_s4/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.778</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.028</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.003</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.031</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.778</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.028</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.003</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.031</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.778</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.028</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.003</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.031</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/stop_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.778</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.028</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.003</td>
<td>2.003</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.031</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5298</td>
<td>clk_out</td>
<td>7.340</td>
<td>2.998</td>
</tr>
<tr>
<td>4219</td>
<td>ddr_rst_9</td>
<td>-0.101</td>
<td>7.388</td>
</tr>
<tr>
<td>1945</td>
<td>clk_d</td>
<td>-0.138</td>
<td>5.324</td>
</tr>
<tr>
<td>935</td>
<td>control0[0]</td>
<td>0.545</td>
<td>8.482</td>
</tr>
<tr>
<td>380</td>
<td>n20_3</td>
<td>41.271</td>
<td>3.631</td>
</tr>
<tr>
<td>359</td>
<td>data_out_shift_reg_357_7</td>
<td>37.738</td>
<td>3.216</td>
</tr>
<tr>
<td>349</td>
<td>eye_calib_start_r</td>
<td>8.831</td>
<td>4.582</td>
</tr>
<tr>
<td>344</td>
<td>ddr_init_internal</td>
<td>10.343</td>
<td>5.200</td>
</tr>
<tr>
<td>343</td>
<td>n2308_5</td>
<td>36.796</td>
<td>4.579</td>
</tr>
<tr>
<td>343</td>
<td>eye_calib_start_Z</td>
<td>11.673</td>
<td>3.971</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R48C76</td>
<td>73.61%</td>
</tr>
<tr>
<td>R48C77</td>
<td>73.61%</td>
</tr>
<tr>
<td>R50C85</td>
<td>73.61%</td>
</tr>
<tr>
<td>R49C88</td>
<td>73.61%</td>
</tr>
<tr>
<td>R47C69</td>
<td>72.22%</td>
</tr>
<tr>
<td>R49C80</td>
<td>70.83%</td>
</tr>
<tr>
<td>R48C62</td>
<td>70.83%</td>
</tr>
<tr>
<td>R59C88</td>
<td>69.44%</td>
</tr>
<tr>
<td>R47C79</td>
<td>68.06%</td>
</tr>
<tr>
<td>R51C86</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk100m -period 10 -waveform {0 5} [get_nets {fifo_ram_module/clk100m}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sysclk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkout -period 20 -waveform {10 20} [get_pins {fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk400m -period 2.5 -waveform {0 1.25} [get_nets {fifo_ram_module/clk400m}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {clk100m}] -group [get_clocks {clk400m}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {clk400m}] -group [get_clocks {clkout}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
