{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 09:47:49 2019 " "Info: Processing started: Thu Jun 27 09:47:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoII -c ProjetoII " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoII -c ProjetoII" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registradorx.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorX " "Info: Found entity 1: registradorX" {  } { { "registradorX.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/registradorX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registradory.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorY " "Info: Found entity 1: registradorY" {  } { { "registradorY.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/registradorY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registradorz.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorZ " "Info: Found entity 1: registradorZ" {  } { { "registradorZ.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/registradorZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Info: Found entity 1: controle" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Info: Found entity 1: memoria" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(16): instance has no name" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(17): instance has no name" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_3 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(13) " "Warning (10230): Verilog HDL assignment warning at counter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:comb_4 " "Info: Elaborating entity \"memoria\" for hierarchy \"memoria:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memoria.v(12) " "Warning (10230): Verilog HDL assignment warning at memoria.v(12): truncated value with size 32 to match size of target (4)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memoria.v(16) " "Warning (10230): Verilog HDL assignment warning at memoria.v(16): truncated value with size 32 to match size of target (4)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memoria.v(10) " "Warning (10270): Verilog HDL Case Statement warning at memoria.v(10): incomplete case statement has no default case item" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inX memoria.v(10) " "Warning (10240): Verilog HDL Always Construct warning at memoria.v(10): inferring latch(es) for variable \"inX\", which holds its previous value in one or more paths through the always construct" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[0\] memoria.v(10) " "Info (10041): Inferred latch for \"inX\[0\]\" at memoria.v(10)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[1\] memoria.v(10) " "Info (10041): Inferred latch for \"inX\[1\]\" at memoria.v(10)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[2\] memoria.v(10) " "Info (10041): Inferred latch for \"inX\[2\]\" at memoria.v(10)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inX\[3\] memoria.v(10) " "Info (10041): Inferred latch for \"inX\[3\]\" at memoria.v(10)" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ula " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:ula\"" {  } { { "CPU.v" "ula" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(16) " "Warning (10270): Verilog HDL Case Statement warning at ULA.v(16): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outULA ULA.v(16) " "Warning (10240): Verilog HDL Always Construct warning at ULA.v(16): inferring latch(es) for variable \"outULA\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[0\] ULA.v(16) " "Info (10041): Inferred latch for \"outULA\[0\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[1\] ULA.v(16) " "Info (10041): Inferred latch for \"outULA\[1\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[2\] ULA.v(16) " "Info (10041): Inferred latch for \"outULA\[2\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[3\] ULA.v(16) " "Info (10041): Inferred latch for \"outULA\[3\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "controle Controller " "Error: Node instance \"controle\" instantiates undefined entity \"Controller\"" {  } { { "CPU.v" "controle" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 18 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "registradorX RegisterX " "Error: Node instance \"registradorX\" instantiates undefined entity \"RegisterX\"" {  } { { "CPU.v" "registradorX" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 20 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "registradorY RegisterY " "Error: Node instance \"registradorY\" instantiates undefined entity \"RegisterY\"" {  } { { "CPU.v" "registradorY" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 21 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "registradorZ RegisterZ " "Error: Node instance \"registradorZ\" instantiates undefined entity \"RegisterZ\"" {  } { { "CPU.v" "registradorZ" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 22 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 9 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Error: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 27 09:47:50 2019 " "Error: Processing ended: Thu Jun 27 09:47:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 9 s " "Error: Quartus II Full Compilation was unsuccessful. 6 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
