
STM32 MIDI2CV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008084  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e0  0800820c  0800820c  0000920c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089ec  080089ec  0000a068  2**0
                  CONTENTS
  4 .ARM          00000000  080089ec  080089ec  0000a068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080089ec  080089ec  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080089ec  080089ec  000099ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  080089f4  080089f4  000099f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080089fc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000984  20000068  08008a64  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009ec  08008a64  0000a9ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c16f  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c9e  00000000  00000000  00026207  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f0  00000000  00000000  00029ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001354  00000000  00000000  0002b798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020cf1  00000000  00000000  0002caec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e5f2  00000000  00000000  0004d7dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000afe0d  00000000  00000000  0006bdcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011bbdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071b0  00000000  00000000  0011bc20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  00122dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080081f4 	.word	0x080081f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	080081f4 	.word	0x080081f4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <_ZN8mMessage12getSysExSizeEv>:
	Channel channel = 0;
	uint8_t data1 = 0;
	uint8_t data2 = 0;

	uint8_t SysExMaxSize;
	 unsigned getSysExSize()  {
 80009a4:	b480      	push	{r7}
 80009a6:	b085      	sub	sp, #20
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
		 unsigned size = unsigned(data2) << 8 | data1;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	791b      	ldrb	r3, [r3, #4]
 80009b0:	021b      	lsls	r3, r3, #8
 80009b2:	687a      	ldr	r2, [r7, #4]
 80009b4:	78d2      	ldrb	r2, [r2, #3]
 80009b6:	4313      	orrs	r3, r2
 80009b8:	60fb      	str	r3, [r7, #12]
		return size > SysExMaxSize ? SysExMaxSize : size;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	795b      	ldrb	r3, [r3, #5]
 80009be:	461a      	mov	r2, r3
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	4293      	cmp	r3, r2
 80009c4:	bf28      	it	cs
 80009c6:	4613      	movcs	r3, r2
	}
 80009c8:	4618      	mov	r0, r3
 80009ca:	3714      	adds	r7, #20
 80009cc:	46bd      	mov	sp, r7
 80009ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d2:	4770      	bx	lr

080009d4 <_ZN9mSettingsC1Ev>:
	uint8_t sysexArray[];
};

struct mSettings {
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2200      	movs	r2, #0
 80009e0:	701a      	strb	r2, [r3, #0]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2201      	movs	r2, #1
 80009e6:	705a      	strb	r2, [r3, #1]
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2201      	movs	r2, #1
 80009ec:	709a      	strb	r2, [r3, #2]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4618      	mov	r0, r3
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <_ZN8mMessageC1Ev>:
struct mMessage {
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2200      	movs	r2, #0
 8000a08:	701a      	strb	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	705a      	strb	r2, [r3, #1]
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	2200      	movs	r2, #0
 8000a14:	709a      	strb	r2, [r3, #2]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	70da      	strb	r2, [r3, #3]
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	711a      	strb	r2, [r3, #4]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4618      	mov	r0, r3
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr

08000a30 <_ZN13MidiInterfaceC1Ev>:
//#define DMA_RX_BUFFER_SIZE 64  // Adjust size as needed
//uint8_t dma_rx_buffer[DMA_RX_BUFFER_SIZE];  // DMA buffer for UART RX
//
//volatile uint16_t old_pos = 0;  // Tracks the last position we read from the buffer

MidiInterface::MidiInterface() {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	f203 1365 	addw	r3, r3, #357	@ 0x165
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff ffc8 	bl	80009d4 <_ZN9mSettingsC1Ev>
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff ffd6 	bl	80009fc <_ZN8mMessageC1Ev>
	mRunningStatus_TX = InvalidType;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2200      	movs	r2, #0
 8000a54:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
	mRunningStatus_RX = InvalidType;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159

	mPendingMessageIndex = 0;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2200      	movs	r2, #0
 8000a64:	f883 215f 	strb.w	r2, [r3, #351]	@ 0x15f
	mPendingMessageExpectedLenght = 0;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e

	mCurrentRpnNumber = 0xffff;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a76:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160
	mCurrentNrpnNumber = 0xffff;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a80:	f8a3 2162 	strh.w	r2, [r3, #354]	@ 0x162

	mMessage.valid = false;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	2200      	movs	r2, #0
 8000a88:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
	mMessage.type = InvalidType;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
	mMessage.channel = 0;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2200      	movs	r2, #0
 8000a98:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
	mMessage.data1 = 0;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	f883 216b 	strb.w	r2, [r3, #363]	@ 0x16b
	mMessage.data2 = 0;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c
	mMessage.SysExMaxSize = Settings.SysExMaxSize;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2280      	movs	r2, #128	@ 0x80
 8000ab0:	f883 216d 	strb.w	r2, [r3, #365]	@ 0x16d
	mThruFilterMode = Thru::Full;
 8000ab4:	687a      	ldr	r2, [r7, #4]
 8000ab6:	f892 3164 	ldrb.w	r3, [r2, #356]	@ 0x164
 8000aba:	2101      	movs	r1, #1
 8000abc:	f361 0347 	bfi	r3, r1, #1, #7
 8000ac0:	f882 3164 	strb.w	r3, [r2, #356]	@ 0x164
	mThruActivated = true;
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	f892 3164 	ldrb.w	r3, [r2, #356]	@ 0x164
 8000aca:	f043 0301 	orr.w	r3, r3, #1
 8000ace:	f882 3164 	strb.w	r3, [r2, #356]	@ 0x164

	mInputChannel = 0;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158
	mRunningStatus_RX = InvalidType;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2200      	movs	r2, #0
 8000ade:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
	mRunningStatus_TX = InvalidType;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
	mPendingMessageExpectedLenght = 0;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	2200      	movs	r2, #0
 8000aee:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
	mPendingMessageIndex = 0;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2200      	movs	r2, #0
 8000af6:	f883 215f 	strb.w	r2, [r3, #351]	@ 0x15f
	mCurrentRpnNumber = 0xffff;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b00:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160
	mCurrentNrpnNumber = 0xffff;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b0a:	f8a3 2162 	strh.w	r2, [r3, #354]	@ 0x162
	mThruActivated = false;
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	f892 3164 	ldrb.w	r3, [r2, #356]	@ 0x164
 8000b14:	f36f 0300 	bfc	r3, #0, #1
 8000b18:	f882 3164 	strb.w	r3, [r2, #356]	@ 0x164
	mThruFilterMode = Thru::Off;
 8000b1c:	687a      	ldr	r2, [r7, #4]
 8000b1e:	f892 3164 	ldrb.w	r3, [r2, #356]	@ 0x164
 8000b22:	f36f 0347 	bfc	r3, #1, #7
 8000b26:	f882 3164 	strb.w	r3, [r2, #356]	@ 0x164
	mNoteOffCallback = 0;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
	mNoteOnCallback = 0;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2200      	movs	r2, #0
 8000b34:	605a      	str	r2, [r3, #4]
	mAfterTouchPolyCallback = 0;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
	mControlChangeCallback = 0;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
	mProgramChangeCallback = 0;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
	mAfterTouchChannelCallback = 0;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	615a      	str	r2, [r3, #20]
	mPitchBendCallback = 0;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
	mSystemExclusiveCallback = 0;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
	mTimeCodeQuarterFrameCallback = 0;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
	mSongPositionCallback = 0;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	@ 0x24
	mSongSelectCallback = 0;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	629a      	str	r2, [r3, #40]	@ 0x28
	mTuneRequestCallback = 0;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	62da      	str	r2, [r3, #44]	@ 0x2c
	mClockCallback = 0;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2200      	movs	r2, #0
 8000b76:	631a      	str	r2, [r3, #48]	@ 0x30
	mStartCallback = 0;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	635a      	str	r2, [r3, #52]	@ 0x34
	mContinueCallback = 0;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2200      	movs	r2, #0
 8000b82:	639a      	str	r2, [r3, #56]	@ 0x38
	mStopCallback = 0;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2200      	movs	r2, #0
 8000b88:	63da      	str	r2, [r3, #60]	@ 0x3c
	mActiveSensingCallback = 0;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	641a      	str	r2, [r3, #64]	@ 0x40
	mSystemResetCallback = 0;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2200      	movs	r2, #0
 8000b94:	645a      	str	r2, [r3, #68]	@ 0x44

}
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <_ZN13MidiInterfaceD1Ev>:
MidiInterface::~MidiInterface() {
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
}
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4618      	mov	r0, r3
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <_ZN13MidiInterface5beginEhP20__UART_HandleTypeDefS1_>:
 - Input channel set to 1 if no value is specified

 */

void MidiInterface::begin(Channel inChannel, UART_HandleTypeDef *huart_in,
		UART_HandleTypeDef *huart_out) {
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b084      	sub	sp, #16
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	607a      	str	r2, [r7, #4]
 8000bc0:	603b      	str	r3, [r7, #0]
 8000bc2:	460b      	mov	r3, r1
 8000bc4:	72fb      	strb	r3, [r7, #11]
	serial_in = *huart_in;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	687a      	ldr	r2, [r7, #4]
 8000bca:	33d0      	adds	r3, #208	@ 0xd0
 8000bcc:	4611      	mov	r1, r2
 8000bce:	2288      	movs	r2, #136	@ 0x88
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f007 f8c8 	bl	8007d66 <memcpy>
	serial_out = *huart_out;
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	683a      	ldr	r2, [r7, #0]
 8000bda:	3348      	adds	r3, #72	@ 0x48
 8000bdc:	4611      	mov	r1, r2
 8000bde:	2288      	movs	r2, #136	@ 0x88
 8000be0:	4618      	mov	r0, r3
 8000be2:	f007 f8c0 	bl	8007d66 <memcpy>
	mInputChannel = inChannel;
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	7afa      	ldrb	r2, [r7, #11]
 8000bea:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158

}
 8000bee:	bf00      	nop
 8000bf0:	3710      	adds	r7, #16
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <_ZN13MidiInterface4sendE8MidiTypehhh>:
 This is an internal method, use it only if you need to send raw data
 from your code, at your own risks.
 */

void MidiInterface::send(MidiType inType, DataByte inData1, DataByte inData2,
		Channel inChannel) {
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b084      	sub	sp, #16
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
 8000bfe:	4608      	mov	r0, r1
 8000c00:	4611      	mov	r1, r2
 8000c02:	461a      	mov	r2, r3
 8000c04:	4603      	mov	r3, r0
 8000c06:	70fb      	strb	r3, [r7, #3]
 8000c08:	460b      	mov	r3, r1
 8000c0a:	70bb      	strb	r3, [r7, #2]
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	707b      	strb	r3, [r7, #1]
	// Then test if channel is valid
	if (inChannel >= MIDI_CHANNEL_OFF || inChannel == MIDI_CHANNEL_OMNI
 8000c10:	7e3b      	ldrb	r3, [r7, #24]
 8000c12:	2b10      	cmp	r3, #16
 8000c14:	d85e      	bhi.n	8000cd4 <_ZN13MidiInterface4sendE8MidiTypehhh+0xde>
 8000c16:	7e3b      	ldrb	r3, [r7, #24]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d05b      	beq.n	8000cd4 <_ZN13MidiInterface4sendE8MidiTypehhh+0xde>
			|| inType < 0x80) {
 8000c1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	da57      	bge.n	8000cd4 <_ZN13MidiInterface4sendE8MidiTypehhh+0xde>
		return; // Don't send anything
	}

	if (inType <= PitchBend)  // Channel messages
 8000c24:	78fb      	ldrb	r3, [r7, #3]
 8000c26:	2be0      	cmp	r3, #224	@ 0xe0
 8000c28:	d84b      	bhi.n	8000cc2 <_ZN13MidiInterface4sendE8MidiTypehhh+0xcc>
			{
// Protection: remove MSBs on data
		inData1 &= 0x7f;
 8000c2a:	78bb      	ldrb	r3, [r7, #2]
 8000c2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	70bb      	strb	r3, [r7, #2]
		inData2 &= 0x7f;
 8000c34:	787b      	ldrb	r3, [r7, #1]
 8000c36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	707b      	strb	r3, [r7, #1]

		StatusByte status = getStatus(inType, inChannel);
 8000c3e:	7e3a      	ldrb	r2, [r7, #24]
 8000c40:	78fb      	ldrb	r3, [r7, #3]
 8000c42:	4619      	mov	r1, r3
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f000 f949 	bl	8000edc <_ZN13MidiInterface9getStatusE8MidiTypeh>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	73fb      	strb	r3, [r7, #15]

		if (Settings.UseRunningStatus) {
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d014      	beq.n	8000c82 <_ZN13MidiInterface4sendE8MidiTypehhh+0x8c>
			if (mRunningStatus_TX != status) {
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	f893 215a 	ldrb.w	r2, [r3, #346]	@ 0x15a
 8000c5e:	7bfb      	ldrb	r3, [r7, #15]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d017      	beq.n	8000c94 <_ZN13MidiInterface4sendE8MidiTypehhh+0x9e>
// New message, memorise and send header
				mRunningStatus_TX = status;
 8000c64:	7bfa      	ldrb	r2, [r7, #15]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
				HAL_UART_Transmit(&serial_out, &mRunningStatus_TX, 1,
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	f503 71ad 	add.w	r1, r3, #346	@ 0x15a
 8000c78:	230a      	movs	r3, #10
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	f005 fdda 	bl	8006834 <HAL_UART_Transmit>
 8000c80:	e008      	b.n	8000c94 <_ZN13MidiInterface4sendE8MidiTypehhh+0x9e>
				MidiTimeout);
			}
		} else {
			// Don't care about running status, send the status byte.
			HAL_UART_Transmit(&serial_out, &status, 1, MidiTimeout);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000c88:	f107 010f 	add.w	r1, r7, #15
 8000c8c:	230a      	movs	r3, #10
 8000c8e:	2201      	movs	r2, #1
 8000c90:	f005 fdd0 	bl	8006834 <HAL_UART_Transmit>
		}

// Then send data
		HAL_UART_Transmit(&serial_out, &inData1, 1, MidiTimeout);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000c9a:	1cb9      	adds	r1, r7, #2
 8000c9c:	230a      	movs	r3, #10
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f005 fdc8 	bl	8006834 <HAL_UART_Transmit>
		if (inType != ProgramChange && inType != AfterTouchChannel) {
 8000ca4:	78fb      	ldrb	r3, [r7, #3]
 8000ca6:	2bc0      	cmp	r3, #192	@ 0xc0
 8000ca8:	d015      	beq.n	8000cd6 <_ZN13MidiInterface4sendE8MidiTypehhh+0xe0>
 8000caa:	78fb      	ldrb	r3, [r7, #3]
 8000cac:	2bd0      	cmp	r3, #208	@ 0xd0
 8000cae:	d012      	beq.n	8000cd6 <_ZN13MidiInterface4sendE8MidiTypehhh+0xe0>
			HAL_UART_Transmit(&serial_out, &inData2, 1, MidiTimeout);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000cb6:	1c79      	adds	r1, r7, #1
 8000cb8:	230a      	movs	r3, #10
 8000cba:	2201      	movs	r2, #1
 8000cbc:	f005 fdba 	bl	8006834 <HAL_UART_Transmit>
 8000cc0:	e009      	b.n	8000cd6 <_ZN13MidiInterface4sendE8MidiTypehhh+0xe0>
		}
	} else if (inType >= Clock && inType <= SystemReset) {
 8000cc2:	78fb      	ldrb	r3, [r7, #3]
 8000cc4:	2bf7      	cmp	r3, #247	@ 0xf7
 8000cc6:	d906      	bls.n	8000cd6 <_ZN13MidiInterface4sendE8MidiTypehhh+0xe0>
		sendRealTime(inType); // System Real-time and 1 byte.
 8000cc8:	78fb      	ldrb	r3, [r7, #3]
 8000cca:	4619      	mov	r1, r3
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f000 f8db 	bl	8000e88 <_ZN13MidiInterface12sendRealTimeE8MidiType>
 8000cd2:	e000      	b.n	8000cd6 <_ZN13MidiInterface4sendE8MidiTypehhh+0xe0>
		return; // Don't send anything
 8000cd4:	bf00      	nop
	}
}
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <_ZN13MidiInterface9sendSysExEhPhb>:
 default value for ArrayContainsBoundaries is set to 'false' for compatibility
 with previous versions of the library.
 */

void MidiInterface::sendSysEx(uint8_t inLength, byte *inArray,
		bool inArrayContainsBoundaries) {
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	607a      	str	r2, [r7, #4]
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	460b      	mov	r3, r1
 8000cea:	72fb      	strb	r3, [r7, #11]
 8000cec:	4613      	mov	r3, r2
 8000cee:	72bb      	strb	r3, [r7, #10]
	bool writeBeginEndBytes = !inArrayContainsBoundaries;
 8000cf0:	7abb      	ldrb	r3, [r7, #10]
 8000cf2:	f083 0301 	eor.w	r3, r3, #1
 8000cf6:	75fb      	strb	r3, [r7, #23]
	uint8_t StartByte = 0xf0;
 8000cf8:	23f0      	movs	r3, #240	@ 0xf0
 8000cfa:	75bb      	strb	r3, [r7, #22]
	uint8_t EndByte = 0xf7;
 8000cfc:	23f7      	movs	r3, #247	@ 0xf7
 8000cfe:	757b      	strb	r3, [r7, #21]
	if (writeBeginEndBytes) {
 8000d00:	7dfb      	ldrb	r3, [r7, #23]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d008      	beq.n	8000d18 <_ZN13MidiInterface9sendSysExEhPhb+0x3c>
		HAL_UART_Transmit(&serial_out, &StartByte, 1, MidiTimeout);
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000d0c:	f107 0116 	add.w	r1, r7, #22
 8000d10:	230a      	movs	r3, #10
 8000d12:	2201      	movs	r2, #1
 8000d14:	f005 fd8e 	bl	8006834 <HAL_UART_Transmit>
	}

	HAL_UART_Transmit(&serial_out, inArray, sizeof(inLength), MidiTimeout);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000d1e:	230a      	movs	r3, #10
 8000d20:	2201      	movs	r2, #1
 8000d22:	6879      	ldr	r1, [r7, #4]
 8000d24:	f005 fd86 	bl	8006834 <HAL_UART_Transmit>

	if (writeBeginEndBytes) {
 8000d28:	7dfb      	ldrb	r3, [r7, #23]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d008      	beq.n	8000d40 <_ZN13MidiInterface9sendSysExEhPhb+0x64>
		HAL_UART_Transmit(&serial_out, &EndByte, 1, MidiTimeout);
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000d34:	f107 0115 	add.w	r1, r7, #21
 8000d38:	230a      	movs	r3, #10
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	f005 fd7a 	bl	8006834 <HAL_UART_Transmit>
	}

	if (Settings.UseRunningStatus) {
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d003      	beq.n	8000d52 <_ZN13MidiInterface9sendSysExEhPhb+0x76>
		mRunningStatus_TX = InvalidType;
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
	}
}
 8000d52:	bf00      	nop
 8000d54:	3718      	adds	r7, #24
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <_ZN13MidiInterface24sendTimeCodeQuarterFrameEhh>:
 \param inValuesNibble    MTC data
 See MIDI Specification for more information.
 */

void MidiInterface::sendTimeCodeQuarterFrame(DataByte inTypeNibble,
		DataByte inValuesNibble) {
 8000d5a:	b580      	push	{r7, lr}
 8000d5c:	b084      	sub	sp, #16
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
 8000d62:	460b      	mov	r3, r1
 8000d64:	70fb      	strb	r3, [r7, #3]
 8000d66:	4613      	mov	r3, r2
 8000d68:	70bb      	strb	r3, [r7, #2]
	byte data = (((inTypeNibble & 0x07) << 4) | (inValuesNibble & 0x0f));
 8000d6a:	78fb      	ldrb	r3, [r7, #3]
 8000d6c:	011b      	lsls	r3, r3, #4
 8000d6e:	b25b      	sxtb	r3, r3
 8000d70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000d74:	b25a      	sxtb	r2, r3
 8000d76:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000d7a:	f003 030f 	and.w	r3, r3, #15
 8000d7e:	b25b      	sxtb	r3, r3
 8000d80:	4313      	orrs	r3, r2
 8000d82:	b25b      	sxtb	r3, r3
 8000d84:	73fb      	strb	r3, [r7, #15]
	sendTimeCodeQuarterFrame(data);
 8000d86:	7bfb      	ldrb	r3, [r7, #15]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	6878      	ldr	r0, [r7, #4]
 8000d8c:	f000 f804 	bl	8000d98 <_ZN13MidiInterface24sendTimeCodeQuarterFrameEh>
}
 8000d90:	bf00      	nop
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <_ZN13MidiInterface24sendTimeCodeQuarterFrameEh>:
 See MIDI Specification for more information.
 \param inData  if you want to encode directly the nibbles in your program,
 you can send the byte here.
 */

void MidiInterface::sendTimeCodeQuarterFrame(DataByte inData) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	460b      	mov	r3, r1
 8000da2:	70fb      	strb	r3, [r7, #3]
	uint8_t TimeCodeMessage[] = { TimeCodeQuarterFrame, inData };
 8000da4:	2300      	movs	r3, #0
 8000da6:	81bb      	strh	r3, [r7, #12]
 8000da8:	23f1      	movs	r3, #241	@ 0xf1
 8000daa:	733b      	strb	r3, [r7, #12]
 8000dac:	78fb      	ldrb	r3, [r7, #3]
 8000dae:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(&serial_out, TimeCodeMessage, 2, MidiTimeout);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000db6:	f107 010c 	add.w	r1, r7, #12
 8000dba:	230a      	movs	r3, #10
 8000dbc:	2202      	movs	r2, #2
 8000dbe:	f005 fd39 	bl	8006834 <HAL_UART_Transmit>

	if (Settings.UseRunningStatus) {
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d003      	beq.n	8000dd4 <_ZN13MidiInterface24sendTimeCodeQuarterFrameEh+0x3c>
		mRunningStatus_TX = InvalidType;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2200      	movs	r2, #0
 8000dd0:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
	}
}
 8000dd4:	bf00      	nop
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <_ZN13MidiInterface16sendSongPositionEj>:

/*! \brief Send a Song Position Pointer message.
 \param inBeats    The number of beats since the start of the song.
 */

void MidiInterface::sendSongPosition(unsigned inBeats) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	6039      	str	r1, [r7, #0]
	uint8_t SongPositionMessage[] = { SongPosition, (uint8_t) (inBeats & 0x7f),
 8000de6:	f107 030c 	add.w	r3, r7, #12
 8000dea:	2100      	movs	r1, #0
 8000dec:	460a      	mov	r2, r1
 8000dee:	801a      	strh	r2, [r3, #0]
 8000df0:	460a      	mov	r2, r1
 8000df2:	709a      	strb	r2, [r3, #2]
 8000df4:	23f2      	movs	r3, #242	@ 0xf2
 8000df6:	733b      	strb	r3, [r7, #12]
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000e00:	b2db      	uxtb	r3, r3
			(uint8_t) ((inBeats >> 7) & 0x7f) };
 8000e02:	737b      	strb	r3, [r7, #13]
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	09db      	lsrs	r3, r3, #7
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	73bb      	strb	r3, [r7, #14]
	HAL_UART_Transmit(&serial_out, SongPositionMessage, 3, MidiTimeout);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000e18:	f107 010c 	add.w	r1, r7, #12
 8000e1c:	230a      	movs	r3, #10
 8000e1e:	2203      	movs	r2, #3
 8000e20:	f005 fd08 	bl	8006834 <HAL_UART_Transmit>

	if (Settings.UseRunningStatus) {
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d003      	beq.n	8000e36 <_ZN13MidiInterface16sendSongPositionEj+0x5a>
		mRunningStatus_TX = InvalidType;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2200      	movs	r2, #0
 8000e32:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
	}
}
 8000e36:	bf00      	nop
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <_ZN13MidiInterface14sendSongSelectEh>:

/*! \brief Send a Song Select message */

void MidiInterface::sendSongSelect(DataByte inSongNumber) {
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b084      	sub	sp, #16
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	6078      	str	r0, [r7, #4]
 8000e46:	460b      	mov	r3, r1
 8000e48:	70fb      	strb	r3, [r7, #3]
	uint8_t SongSelectMessage[] =
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	81bb      	strh	r3, [r7, #12]
 8000e4e:	23f3      	movs	r3, #243	@ 0xf3
 8000e50:	733b      	strb	r3, [r7, #12]
			{ SongSelect, (uint8_t) (inSongNumber & 0x7f) };
 8000e52:	78fb      	ldrb	r3, [r7, #3]
 8000e54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(&serial_out, SongSelectMessage, 2, MidiTimeout);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000e62:	f107 010c 	add.w	r1, r7, #12
 8000e66:	230a      	movs	r3, #10
 8000e68:	2202      	movs	r2, #2
 8000e6a:	f005 fce3 	bl	8006834 <HAL_UART_Transmit>
	if (Settings.UseRunningStatus) {
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d003      	beq.n	8000e80 <_ZN13MidiInterface14sendSongSelectEh+0x42>
		mRunningStatus_TX = InvalidType;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
	}
}
 8000e80:	bf00      	nop
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <_ZN13MidiInterface12sendRealTimeE8MidiType>:
 \param inType    The available Real Time types are:
 Start, Stop, Continue, Clock, ActiveSensing and SystemReset.
 @see MidiType
 */

void MidiInterface::sendRealTime(MidiType inType) {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	460b      	mov	r3, r1
 8000e92:	70fb      	strb	r3, [r7, #3]
	// Do not invalidate Running Status for real-time messages
	// as they can be interleaved within any message.
	uint8_t RealTimeMessage;
	switch (inType) {
 8000e94:	78fb      	ldrb	r3, [r7, #3]
 8000e96:	3bf8      	subs	r3, #248	@ 0xf8
 8000e98:	2b07      	cmp	r3, #7
 8000e9a:	bf8c      	ite	hi
 8000e9c:	2201      	movhi	r2, #1
 8000e9e:	2200      	movls	r2, #0
 8000ea0:	b2d2      	uxtb	r2, r2
 8000ea2:	2a00      	cmp	r2, #0
 8000ea4:	d115      	bne.n	8000ed2 <_ZN13MidiInterface12sendRealTimeE8MidiType+0x4a>
 8000ea6:	22dd      	movs	r2, #221	@ 0xdd
 8000ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8000eac:	f003 0301 	and.w	r3, r3, #1
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	bf14      	ite	ne
 8000eb4:	2301      	movne	r3, #1
 8000eb6:	2300      	moveq	r3, #0
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d009      	beq.n	8000ed2 <_ZN13MidiInterface12sendRealTimeE8MidiType+0x4a>
	case Start:
	case Stop:
	case Continue:
	case ActiveSensing:
	case SystemReset:
		HAL_UART_Transmit(&serial_out, &RealTimeMessage, 1, MidiTimeout);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8000ec4:	f107 010f 	add.w	r1, r7, #15
 8000ec8:	230a      	movs	r3, #10
 8000eca:	2201      	movs	r2, #1
 8000ecc:	f005 fcb2 	bl	8006834 <HAL_UART_Transmit>
		break;
 8000ed0:	e000      	b.n	8000ed4 <_ZN13MidiInterface12sendRealTimeE8MidiType+0x4c>
	default:
// Invalid Real Time marker
		break;
 8000ed2:	bf00      	nop
	}
}
 8000ed4:	bf00      	nop
 8000ed6:	3710      	adds	r7, #16
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}

08000edc <_ZN13MidiInterface9getStatusE8MidiTypeh>:
	mCurrentNrpnNumber = 0xffff;
}

/*! @} */ // End of doc group MIDI Output
// -----------------------------------------------------------------------------
StatusByte MidiInterface::getStatus(MidiType inType, Channel inChannel) {
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	70fb      	strb	r3, [r7, #3]
 8000ee8:	4613      	mov	r3, r2
 8000eea:	70bb      	strb	r3, [r7, #2]
	return ((byte) inType | ((inChannel - 1) & 0x0f));
 8000eec:	78bb      	ldrb	r3, [r7, #2]
 8000eee:	3b01      	subs	r3, #1
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	b25b      	sxtb	r3, r3
 8000ef4:	f003 030f 	and.w	r3, r3, #15
 8000ef8:	b25a      	sxtb	r2, r3
 8000efa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	b25b      	sxtb	r3, r3
 8000f02:	b2db      	uxtb	r3, r3
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <_ZN13MidiInterface4readEv>:
 If the Thru is enabled and the message matches the filter,
 it is sent back on the MIDI output.
 @see see setInputChannel()
 */

bool MidiInterface::read() {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
	return read(mInputChannel);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f893 3158 	ldrb.w	r3, [r3, #344]	@ 0x158
 8000f1e:	4619      	mov	r1, r3
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f000 f805 	bl	8000f30 <_ZN13MidiInterface4readEh>
 8000f26:	4603      	mov	r3, r0
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <_ZN13MidiInterface4readEh>:

/*! \brief Read messages on a specified channel.
 */

bool MidiInterface::read(Channel inChannel) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	460b      	mov	r3, r1
 8000f3a:	70fb      	strb	r3, [r7, #3]
	if (inChannel >= MIDI_CHANNEL_OFF)
 8000f3c:	78fb      	ldrb	r3, [r7, #3]
 8000f3e:	2b10      	cmp	r3, #16
 8000f40:	d901      	bls.n	8000f46 <_ZN13MidiInterface4readEh+0x16>
		return false; // MIDI Input disabled.
 8000f42:	2300      	movs	r3, #0
 8000f44:	e020      	b.n	8000f88 <_ZN13MidiInterface4readEh+0x58>

	if (!parse())
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f000 f822 	bl	8000f90 <_ZN13MidiInterface5parseEv>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	f083 0301 	eor.w	r3, r3, #1
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <_ZN13MidiInterface4readEh+0x2c>
		return false;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	e015      	b.n	8000f88 <_ZN13MidiInterface4readEh+0x58>

	handleNullVelocityNoteOnAsNoteOff();
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f000 fa5b 	bl	8001418 <_ZN13MidiInterface33handleNullVelocityNoteOnAsNoteOffEv>
	bool channelMatch = inputFilter(inChannel);
 8000f62:	78fb      	ldrb	r3, [r7, #3]
 8000f64:	4619      	mov	r1, r3
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f000 fa78 	bl	800145c <_ZN13MidiInterface11inputFilterEh>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	73fb      	strb	r3, [r7, #15]

	if (channelMatch) {
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d002      	beq.n	8000f7c <_ZN13MidiInterface4readEh+0x4c>
		launchCallback();
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f000 fb82 	bl	8001680 <_ZN13MidiInterface14launchCallbackEv>
	}

	thruFilter(inChannel);
 8000f7c:	78fb      	ldrb	r3, [r7, #3]
 8000f7e:	4619      	mov	r1, r3
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f000 fdb5 	bl	8001af0 <_ZN13MidiInterface10thruFilterEh>

	return channelMatch;
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <_ZN13MidiInterface5parseEv>:
		break;
	}
}
// Private method: MIDI parser

bool MidiInterface::parse() {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
	byte extracted;
	if (HAL_UART_Receive(&serial_in, &extracted, 1, MidiTimeout) != HAL_OK) {
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f103 00d0 	add.w	r0, r3, #208	@ 0xd0
 8000f9e:	f107 010f 	add.w	r1, r7, #15
 8000fa2:	230a      	movs	r3, #10
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	f005 fcce 	bl	8006946 <HAL_UART_Receive>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	bf14      	ite	ne
 8000fb0:	2301      	movne	r3, #1
 8000fb2:	2300      	moveq	r3, #0
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <_ZN13MidiInterface5parseEv+0x2e>
		return false;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e228      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
	// Ignore Undefined




	if (extracted == 0xf9 || extracted == 0xfd) {
 8000fbe:	7bfb      	ldrb	r3, [r7, #15]
 8000fc0:	2bf9      	cmp	r3, #249	@ 0xf9
 8000fc2:	d002      	beq.n	8000fca <_ZN13MidiInterface5parseEv+0x3a>
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	2bfd      	cmp	r3, #253	@ 0xfd
 8000fc8:	d10b      	bne.n	8000fe2 <_ZN13MidiInterface5parseEv+0x52>
		if (Settings.Use1ByteParsing) {
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <_ZN13MidiInterface5parseEv+0x48>
			return false;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	e21b      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
		} else {
			return parse();
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff ffd9 	bl	8000f90 <_ZN13MidiInterface5parseEv>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	e216      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
		}
	}

	if (mPendingMessageIndex == 0) {
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f893 315f 	ldrb.w	r3, [r3, #351]	@ 0x15f
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	f040 80f9 	bne.w	80011e0 <_ZN13MidiInterface5parseEv+0x250>
// Start a new pending message
		mPendingMessage[0] = extracted;
 8000fee:	7bfa      	ldrb	r2, [r7, #15]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f883 215b 	strb.w	r2, [r3, #347]	@ 0x15b

// Check for running status first
		if (isChannelMessage(getTypeFromStatusByte(mRunningStatus_RX))) {
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f893 3159 	ldrb.w	r3, [r3, #345]	@ 0x159
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f000 fa9e 	bl	800153e <_ZN13MidiInterface21getTypeFromStatusByteEh>
 8001002:	4603      	mov	r3, r0
 8001004:	4618      	mov	r0, r3
 8001006:	f000 fad1 	bl	80015ac <_ZN13MidiInterface16isChannelMessageE8MidiType>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d011      	beq.n	8001034 <_ZN13MidiInterface5parseEv+0xa4>
			// Only these types allow Running Status

			// If the status byte is not received, prepend it
			// to the pending message
			if (extracted < 0x80) {
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	b25b      	sxtb	r3, r3
 8001014:	2b00      	cmp	r3, #0
 8001016:	db0d      	blt.n	8001034 <_ZN13MidiInterface5parseEv+0xa4>
				mPendingMessage[0] = mRunningStatus_RX;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f893 2159 	ldrb.w	r2, [r3, #345]	@ 0x159
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f883 215b 	strb.w	r2, [r3, #347]	@ 0x15b
				mPendingMessage[1] = extracted;
 8001024:	7bfa      	ldrb	r2, [r7, #15]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
				mPendingMessageIndex = 1;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2201      	movs	r2, #1
 8001030:	f883 215f 	strb.w	r2, [r3, #351]	@ 0x15f
//	}




		switch (getTypeFromStatusByte(mPendingMessage[0])) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f893 315b 	ldrb.w	r3, [r3, #347]	@ 0x15b
 800103a:	4618      	mov	r0, r3
 800103c:	f000 fa7f 	bl	800153e <_ZN13MidiInterface21getTypeFromStatusByteEh>
 8001040:	4603      	mov	r3, r0
 8001042:	2bff      	cmp	r3, #255	@ 0xff
 8001044:	dc7b      	bgt.n	800113e <_ZN13MidiInterface5parseEv+0x1ae>
 8001046:	2bf1      	cmp	r3, #241	@ 0xf1
 8001048:	da1c      	bge.n	8001084 <_ZN13MidiInterface5parseEv+0xf4>
 800104a:	2bf0      	cmp	r3, #240	@ 0xf0
 800104c:	d06a      	beq.n	8001124 <_ZN13MidiInterface5parseEv+0x194>
 800104e:	2bf0      	cmp	r3, #240	@ 0xf0
 8001050:	dc75      	bgt.n	800113e <_ZN13MidiInterface5parseEv+0x1ae>
 8001052:	2be0      	cmp	r3, #224	@ 0xe0
 8001054:	d061      	beq.n	800111a <_ZN13MidiInterface5parseEv+0x18a>
 8001056:	2be0      	cmp	r3, #224	@ 0xe0
 8001058:	dc71      	bgt.n	800113e <_ZN13MidiInterface5parseEv+0x1ae>
 800105a:	2bd0      	cmp	r3, #208	@ 0xd0
 800105c:	d058      	beq.n	8001110 <_ZN13MidiInterface5parseEv+0x180>
 800105e:	2bd0      	cmp	r3, #208	@ 0xd0
 8001060:	dc6d      	bgt.n	800113e <_ZN13MidiInterface5parseEv+0x1ae>
 8001062:	2bc0      	cmp	r3, #192	@ 0xc0
 8001064:	d054      	beq.n	8001110 <_ZN13MidiInterface5parseEv+0x180>
 8001066:	2bc0      	cmp	r3, #192	@ 0xc0
 8001068:	dc69      	bgt.n	800113e <_ZN13MidiInterface5parseEv+0x1ae>
 800106a:	2bb0      	cmp	r3, #176	@ 0xb0
 800106c:	d055      	beq.n	800111a <_ZN13MidiInterface5parseEv+0x18a>
 800106e:	2bb0      	cmp	r3, #176	@ 0xb0
 8001070:	dc65      	bgt.n	800113e <_ZN13MidiInterface5parseEv+0x1ae>
 8001072:	2ba0      	cmp	r3, #160	@ 0xa0
 8001074:	d051      	beq.n	800111a <_ZN13MidiInterface5parseEv+0x18a>
 8001076:	2ba0      	cmp	r3, #160	@ 0xa0
 8001078:	dc61      	bgt.n	800113e <_ZN13MidiInterface5parseEv+0x1ae>
 800107a:	2b80      	cmp	r3, #128	@ 0x80
 800107c:	d04d      	beq.n	800111a <_ZN13MidiInterface5parseEv+0x18a>
 800107e:	2b90      	cmp	r3, #144	@ 0x90
 8001080:	d04b      	beq.n	800111a <_ZN13MidiInterface5parseEv+0x18a>
 8001082:	e05c      	b.n	800113e <_ZN13MidiInterface5parseEv+0x1ae>
 8001084:	3bf1      	subs	r3, #241	@ 0xf1
 8001086:	2201      	movs	r2, #1
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	f646 62a0 	movw	r2, #28320	@ 0x6ea0
 8001090:	401a      	ands	r2, r3
 8001092:	2a00      	cmp	r2, #0
 8001094:	bf14      	ite	ne
 8001096:	2201      	movne	r2, #1
 8001098:	2200      	moveq	r2, #0
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	2a00      	cmp	r2, #0
 800109e:	d112      	bne.n	80010c6 <_ZN13MidiInterface5parseEv+0x136>
 80010a0:	f003 0205 	and.w	r2, r3, #5
 80010a4:	2a00      	cmp	r2, #0
 80010a6:	bf14      	ite	ne
 80010a8:	2201      	movne	r2, #1
 80010aa:	2200      	moveq	r2, #0
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	2a00      	cmp	r2, #0
 80010b0:	d12e      	bne.n	8001110 <_ZN13MidiInterface5parseEv+0x180>
 80010b2:	f003 0302 	and.w	r3, r3, #2
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	bf14      	ite	ne
 80010ba:	2301      	movne	r3, #1
 80010bc:	2300      	moveq	r3, #0
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d12a      	bne.n	800111a <_ZN13MidiInterface5parseEv+0x18a>
 80010c4:	e03b      	b.n	800113e <_ZN13MidiInterface5parseEv+0x1ae>
		case Clock:
		case ActiveSensing:
		case SystemReset:
		case TuneRequest:
			// Handle the message type directly here.
			mMessage.type = getTypeFromStatusByte(mPendingMessage[0]);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f893 315b 	ldrb.w	r3, [r3, #347]	@ 0x15b
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 fa36 	bl	800153e <_ZN13MidiInterface21getTypeFromStatusByteEh>
 80010d2:	4603      	mov	r3, r0
 80010d4:	461a      	mov	r2, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
			mMessage.channel = 0;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2200      	movs	r2, #0
 80010e0:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
			mMessage.data1 = 0;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2200      	movs	r2, #0
 80010e8:	f883 216b 	strb.w	r2, [r3, #363]	@ 0x16b
			mMessage.data2 = 0;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c
			mMessage.valid = true;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2201      	movs	r2, #1
 80010f8:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168

			// Do not reset all input attributes, Running Status must remain unchanged.
			// We still need to reset these
			mPendingMessageIndex = 0;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	f883 215f 	strb.w	r2, [r3, #351]	@ 0x15f
			mPendingMessageExpectedLenght = 0;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2200      	movs	r2, #0
 8001108:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e

			return true;
 800110c:	2301      	movs	r3, #1
 800110e:	e17f      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
			// 2 bytes messages
		case ProgramChange:
		case AfterTouchChannel:
		case TimeCodeQuarterFrame:
		case SongSelect:
			mPendingMessageExpectedLenght = 2;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2202      	movs	r2, #2
 8001114:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
			break;
 8001118:	e016      	b.n	8001148 <_ZN13MidiInterface5parseEv+0x1b8>
		case NoteOff:
		case ControlChange:
		case PitchBend:
		case AfterTouchPoly:
		case SongPosition:
			mPendingMessageExpectedLenght = 3;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2203      	movs	r2, #3
 800111e:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
			break;
 8001122:	e011      	b.n	8001148 <_ZN13MidiInterface5parseEv+0x1b8>

		case SystemExclusive:
			// The message can be any lenght
			// between 3 and Settings.SysExMaxSize bytes
			mPendingMessageExpectedLenght = Settings.SysExMaxSize;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2280      	movs	r2, #128	@ 0x80
 8001128:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
			mRunningStatus_RX = InvalidType;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
			mMessage.sysexArray[0] = SystemExclusive;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	22f0      	movs	r2, #240	@ 0xf0
 8001138:	f883 216e 	strb.w	r2, [r3, #366]	@ 0x16e
			break;
 800113c:	e004      	b.n	8001148 <_ZN13MidiInterface5parseEv+0x1b8>

		case InvalidType:
		default:
			// This is obviously wrong. Let's get the hell out'a here.
			resetInput();
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f000 f9b1 	bl	80014a6 <_ZN13MidiInterface10resetInputEv>
			return false;
 8001144:	2300      	movs	r3, #0
 8001146:	e163      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
			break;
		}

		if (mPendingMessageIndex >= (mPendingMessageExpectedLenght - 1)) {
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f893 315f 	ldrb.w	r3, [r3, #351]	@ 0x15f
 800114e:	461a      	mov	r2, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f893 315e 	ldrb.w	r3, [r3, #350]	@ 0x15e
 8001156:	3b01      	subs	r3, #1
 8001158:	429a      	cmp	r2, r3
 800115a:	db2d      	blt.n	80011b8 <_ZN13MidiInterface5parseEv+0x228>
			// Reception complete
			mMessage.type = getTypeFromStatusByte(mPendingMessage[0]);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f893 315b 	ldrb.w	r3, [r3, #347]	@ 0x15b
 8001162:	4618      	mov	r0, r3
 8001164:	f000 f9eb 	bl	800153e <_ZN13MidiInterface21getTypeFromStatusByteEh>
 8001168:	4603      	mov	r3, r0
 800116a:	461a      	mov	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
			mMessage.channel = getChannelFromStatusByte(mPendingMessage[0]);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f893 315b 	ldrb.w	r3, [r3, #347]	@ 0x15b
 8001178:	4618      	mov	r0, r3
 800117a:	f000 fa06 	bl	800158a <_ZN13MidiInterface24getChannelFromStatusByteEh>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
			mMessage.data1 = mPendingMessage[1];
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f893 215c 	ldrb.w	r2, [r3, #348]	@ 0x15c
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	f883 216b 	strb.w	r2, [r3, #363]	@ 0x16b
			mMessage.data2 = 0;			// Completed new message has 1 data byte
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2200      	movs	r2, #0
 8001198:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c

			mPendingMessageIndex = 0;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 215f 	strb.w	r2, [r3, #351]	@ 0x15f
			mPendingMessageExpectedLenght = 0;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
			mMessage.valid = true;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2201      	movs	r2, #1
 80011b0:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
			return true;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e12b      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
		} else {
			// Waiting for more data
			mPendingMessageIndex++;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f893 315f 	ldrb.w	r3, [r3, #351]	@ 0x15f
 80011be:	3301      	adds	r3, #1
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f883 215f 	strb.w	r2, [r3, #351]	@ 0x15f
		}

		if (Settings.Use1ByteParsing) {
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <_ZN13MidiInterface5parseEv+0x246>
			// Message is not complete.
			return false;
 80011d2:	2300      	movs	r3, #0
 80011d4:	e11c      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
		} else {
			// Call the parser recursively
			// to parse the rest of the message.
			return parse();
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f7ff feda 	bl	8000f90 <_ZN13MidiInterface5parseEv>
 80011dc:	4603      	mov	r3, r0
 80011de:	e117      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
		}
	} else {
// First, test if this is a status byte
		if (extracted >= 0x80) {
 80011e0:	7bfb      	ldrb	r3, [r7, #15]
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	da67      	bge.n	80012b8 <_ZN13MidiInterface5parseEv+0x328>
			// Reception of status bytes in the middle of an uncompleted message
			// are allowed only for interleaved Real Time message or EOX
			switch (extracted) {
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	3bf7      	subs	r3, #247	@ 0xf7
 80011ec:	2b08      	cmp	r3, #8
 80011ee:	d862      	bhi.n	80012b6 <_ZN13MidiInterface5parseEv+0x326>
 80011f0:	a201      	add	r2, pc, #4	@ (adr r2, 80011f8 <_ZN13MidiInterface5parseEv+0x268>)
 80011f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011f6:	bf00      	nop
 80011f8:	08001249 	.word	0x08001249
 80011fc:	0800121d 	.word	0x0800121d
 8001200:	080012b7 	.word	0x080012b7
 8001204:	0800121d 	.word	0x0800121d
 8001208:	0800121d 	.word	0x0800121d
 800120c:	0800121d 	.word	0x0800121d
 8001210:	080012b7 	.word	0x080012b7
 8001214:	0800121d 	.word	0x0800121d
 8001218:	0800121d 	.word	0x0800121d
// the MIDI class, and recompose the message it was
// interleaved into. Oh, and without killing the running status..
// This is done by leaving the pending message as is,
// it will be completed on next calls.

				mMessage.type = (MidiType) extracted;
 800121c:	7bfa      	ldrb	r2, [r7, #15]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
				mMessage.data1 = 0;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	f883 216b 	strb.w	r2, [r3, #363]	@ 0x16b
				mMessage.data2 = 0;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c
				mMessage.channel = 0;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2200      	movs	r2, #0
 8001238:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
				mMessage.valid = true;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2201      	movs	r2, #1
 8001240:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
				return true;
 8001244:	2301      	movs	r3, #1
 8001246:	e0e3      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>

// End of Exclusive
			case 0xf7:
				if (mMessage.sysexArray[0] == SystemExclusive) {
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f893 316e 	ldrb.w	r3, [r3, #366]	@ 0x16e
 800124e:	2bf0      	cmp	r3, #240	@ 0xf0
 8001250:	d12c      	bne.n	80012ac <_ZN13MidiInterface5parseEv+0x31c>
					// Store the last byte (EOX)
					mMessage.sysexArray[mPendingMessageIndex++] = 0xf7;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	f893 315f 	ldrb.w	r3, [r3, #351]	@ 0x15f
 8001258:	1c5a      	adds	r2, r3, #1
 800125a:	b2d1      	uxtb	r1, r2
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	f882 115f 	strb.w	r1, [r2, #351]	@ 0x15f
 8001262:	461a      	mov	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	4413      	add	r3, r2
 8001268:	22f7      	movs	r2, #247	@ 0xf7
 800126a:	f883 216e 	strb.w	r2, [r3, #366]	@ 0x16e
					mMessage.type = SystemExclusive;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	22f0      	movs	r2, #240	@ 0xf0
 8001272:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169

					// Get length
					mMessage.data1 = mPendingMessageIndex & 0xff;		// LSB
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f883 216b 	strb.w	r2, [r3, #363]	@ 0x16b
					mMessage.data2 = mPendingMessageIndex >> 8;			// MSB
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	f893 315f 	ldrb.w	r3, [r3, #351]	@ 0x15f
 8001288:	121b      	asrs	r3, r3, #8
 800128a:	b2da      	uxtb	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c
					mMessage.channel = 0;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2200      	movs	r2, #0
 8001296:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
					mMessage.valid = true;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2201      	movs	r2, #1
 800129e:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168

					resetInput();
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f000 f8ff 	bl	80014a6 <_ZN13MidiInterface10resetInputEv>
					return true;
 80012a8:	2301      	movs	r3, #1
 80012aa:	e0b1      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
				} else {
					// Well well well.. error.
					resetInput();
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f000 f8fa 	bl	80014a6 <_ZN13MidiInterface10resetInputEv>
					return false;
 80012b2:	2300      	movs	r3, #0
 80012b4:	e0ac      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
				}

			default:
				break; // LCOV_EXCL_LINE - Coverage blind spot
 80012b6:	bf00      	nop
			}
		}

// Add extracted data byte to pending message
		if (mPendingMessage[0] == SystemExclusive)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f893 315b 	ldrb.w	r3, [r3, #347]	@ 0x15b
 80012be:	2bf0      	cmp	r3, #240	@ 0xf0
 80012c0:	d109      	bne.n	80012d6 <_ZN13MidiInterface5parseEv+0x346>
			mMessage.sysexArray[mPendingMessageIndex] = extracted;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f893 315f 	ldrb.w	r3, [r3, #351]	@ 0x15f
 80012c8:	4619      	mov	r1, r3
 80012ca:	7bfa      	ldrb	r2, [r7, #15]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	440b      	add	r3, r1
 80012d0:	f883 216e 	strb.w	r2, [r3, #366]	@ 0x16e
 80012d4:	e008      	b.n	80012e8 <_ZN13MidiInterface5parseEv+0x358>
		else
			mPendingMessage[mPendingMessageIndex] = extracted;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f893 315f 	ldrb.w	r3, [r3, #351]	@ 0x15f
 80012dc:	4619      	mov	r1, r3
 80012de:	7bfa      	ldrb	r2, [r7, #15]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	440b      	add	r3, r1
 80012e4:	f883 215b 	strb.w	r2, [r3, #347]	@ 0x15b

// Now we are going to check if we have reached the end of the message
		if (mPendingMessageIndex >= (mPendingMessageExpectedLenght - 1)) {
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f893 315f 	ldrb.w	r3, [r3, #351]	@ 0x15f
 80012ee:	461a      	mov	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f893 315e 	ldrb.w	r3, [r3, #350]	@ 0x15e
 80012f6:	3b01      	subs	r3, #1
 80012f8:	429a      	cmp	r2, r3
 80012fa:	db75      	blt.n	80013e8 <_ZN13MidiInterface5parseEv+0x458>
			// "FML" case: fall down here with an overflown SysEx..
			// This means we received the last possible data byte that can fit
			// the buffer. If this happens, try increasing Settings.SysExMaxSize.
			if (mPendingMessage[0] == SystemExclusive) {
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f893 315b 	ldrb.w	r3, [r3, #347]	@ 0x15b
 8001302:	2bf0      	cmp	r3, #240	@ 0xf0
 8001304:	d104      	bne.n	8001310 <_ZN13MidiInterface5parseEv+0x380>
				resetInput();
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f000 f8cd 	bl	80014a6 <_ZN13MidiInterface10resetInputEv>
				return false;
 800130c:	2300      	movs	r3, #0
 800130e:	e07f      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
			}

			mMessage.type = getTypeFromStatusByte(mPendingMessage[0]);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f893 315b 	ldrb.w	r3, [r3, #347]	@ 0x15b
 8001316:	4618      	mov	r0, r3
 8001318:	f000 f911 	bl	800153e <_ZN13MidiInterface21getTypeFromStatusByteEh>
 800131c:	4603      	mov	r3, r0
 800131e:	461a      	mov	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169

			if (isChannelMessage(mMessage.type))
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 800132c:	4618      	mov	r0, r3
 800132e:	f000 f93d 	bl	80015ac <_ZN13MidiInterface16isChannelMessageE8MidiType>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00b      	beq.n	8001350 <_ZN13MidiInterface5parseEv+0x3c0>
				mMessage.channel = getChannelFromStatusByte(mPendingMessage[0]);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f893 315b 	ldrb.w	r3, [r3, #347]	@ 0x15b
 800133e:	4618      	mov	r0, r3
 8001340:	f000 f923 	bl	800158a <_ZN13MidiInterface24getChannelFromStatusByteEh>
 8001344:	4603      	mov	r3, r0
 8001346:	461a      	mov	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
 800134e:	e003      	b.n	8001358 <_ZN13MidiInterface5parseEv+0x3c8>
			else
				mMessage.channel = 0;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a

			mMessage.data1 = mPendingMessage[1];
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f893 215c 	ldrb.w	r2, [r3, #348]	@ 0x15c
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f883 216b 	strb.w	r2, [r3, #363]	@ 0x16b

			// Save data2 only if applicable
			mMessage.data2 =
					mPendingMessageExpectedLenght == 3 ? mPendingMessage[2] : 0;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f893 315e 	ldrb.w	r3, [r3, #350]	@ 0x15e
			mMessage.data2 =
 800136a:	2b03      	cmp	r3, #3
 800136c:	d103      	bne.n	8001376 <_ZN13MidiInterface5parseEv+0x3e6>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 8001374:	e000      	b.n	8001378 <_ZN13MidiInterface5parseEv+0x3e8>
 8001376:	2200      	movs	r2, #0
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c

			// Reset local variables
			mPendingMessageIndex = 0;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 215f 	strb.w	r2, [r3, #351]	@ 0x15f
			mPendingMessageExpectedLenght = 0;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e

			mMessage.valid = true;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2201      	movs	r2, #1
 8001392:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168

			// Activate running status (if enabled for the received type)
			switch (mMessage.type) {
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 800139c:	2be0      	cmp	r3, #224	@ 0xe0
 800139e:	d015      	beq.n	80013cc <_ZN13MidiInterface5parseEv+0x43c>
 80013a0:	2be0      	cmp	r3, #224	@ 0xe0
 80013a2:	dc1a      	bgt.n	80013da <_ZN13MidiInterface5parseEv+0x44a>
 80013a4:	2bd0      	cmp	r3, #208	@ 0xd0
 80013a6:	d011      	beq.n	80013cc <_ZN13MidiInterface5parseEv+0x43c>
 80013a8:	2bd0      	cmp	r3, #208	@ 0xd0
 80013aa:	dc16      	bgt.n	80013da <_ZN13MidiInterface5parseEv+0x44a>
 80013ac:	2bc0      	cmp	r3, #192	@ 0xc0
 80013ae:	d00d      	beq.n	80013cc <_ZN13MidiInterface5parseEv+0x43c>
 80013b0:	2bc0      	cmp	r3, #192	@ 0xc0
 80013b2:	dc12      	bgt.n	80013da <_ZN13MidiInterface5parseEv+0x44a>
 80013b4:	2bb0      	cmp	r3, #176	@ 0xb0
 80013b6:	d009      	beq.n	80013cc <_ZN13MidiInterface5parseEv+0x43c>
 80013b8:	2bb0      	cmp	r3, #176	@ 0xb0
 80013ba:	dc0e      	bgt.n	80013da <_ZN13MidiInterface5parseEv+0x44a>
 80013bc:	2ba0      	cmp	r3, #160	@ 0xa0
 80013be:	d005      	beq.n	80013cc <_ZN13MidiInterface5parseEv+0x43c>
 80013c0:	2ba0      	cmp	r3, #160	@ 0xa0
 80013c2:	dc0a      	bgt.n	80013da <_ZN13MidiInterface5parseEv+0x44a>
 80013c4:	2b80      	cmp	r3, #128	@ 0x80
 80013c6:	d001      	beq.n	80013cc <_ZN13MidiInterface5parseEv+0x43c>
 80013c8:	2b90      	cmp	r3, #144	@ 0x90
 80013ca:	d106      	bne.n	80013da <_ZN13MidiInterface5parseEv+0x44a>
			case ControlChange:
			case ProgramChange:
			case AfterTouchChannel:
			case PitchBend:
// Running status enabled: store it from received message
				mRunningStatus_RX = mPendingMessage[0];
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f893 215b 	ldrb.w	r2, [r3, #347]	@ 0x15b
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
				break;
 80013d8:	e004      	b.n	80013e4 <_ZN13MidiInterface5parseEv+0x454>

			default:
// No running status
				mRunningStatus_RX = InvalidType;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2200      	movs	r2, #0
 80013de:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
				break;
 80013e2:	bf00      	nop
			}
			return true;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e013      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
		} else {
			// Then update the index of the pending message.
			mPendingMessageIndex++;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 315f 	ldrb.w	r3, [r3, #351]	@ 0x15f
 80013ee:	3301      	adds	r3, #1
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f883 215f 	strb.w	r2, [r3, #351]	@ 0x15f

			if (Settings.Use1ByteParsing) {
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <_ZN13MidiInterface5parseEv+0x476>
// Message is not complete.
				return false;
 8001402:	2300      	movs	r3, #0
 8001404:	e004      	b.n	8001410 <_ZN13MidiInterface5parseEv+0x480>
			} else {
// Call the parser recursively to parse the rest of the message.
				return parse();
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7ff fdc2 	bl	8000f90 <_ZN13MidiInterface5parseEv>
 800140c:	4603      	mov	r3, r0
 800140e:	bf00      	nop
			}
		}
	}
}
 8001410:	4618      	mov	r0, r3
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}

08001418 <_ZN13MidiInterface33handleNullVelocityNoteOnAsNoteOffEv>:

void MidiInterface::handleNullVelocityNoteOnAsNoteOff() {
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	if (Settings.HandleNullVelocityNoteOnAsNoteOff && getType() == NoteOn
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
			&& getData2() == 0) {
 8001426:	2b00      	cmp	r3, #0
 8001428:	d00d      	beq.n	8001446 <_ZN13MidiInterface33handleNullVelocityNoteOnAsNoteOffEv+0x2e>
	if (Settings.HandleNullVelocityNoteOnAsNoteOff && getType() == NoteOn
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 f851 	bl	80014d2 <_ZN13MidiInterface7getTypeEv>
 8001430:	4603      	mov	r3, r0
 8001432:	2b90      	cmp	r3, #144	@ 0x90
 8001434:	d107      	bne.n	8001446 <_ZN13MidiInterface33handleNullVelocityNoteOnAsNoteOffEv+0x2e>
			&& getData2() == 0) {
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f000 f858 	bl	80014ec <_ZN13MidiInterface8getData2Ev>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d101      	bne.n	8001446 <_ZN13MidiInterface33handleNullVelocityNoteOnAsNoteOffEv+0x2e>
 8001442:	2301      	movs	r3, #1
 8001444:	e000      	b.n	8001448 <_ZN13MidiInterface33handleNullVelocityNoteOnAsNoteOffEv+0x30>
 8001446:	2300      	movs	r3, #0
	if (Settings.HandleNullVelocityNoteOnAsNoteOff && getType() == NoteOn
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <_ZN13MidiInterface33handleNullVelocityNoteOnAsNoteOffEv+0x3c>
		mMessage.type = NoteOff;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2280      	movs	r2, #128	@ 0x80
 8001450:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
	}
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <_ZN13MidiInterface11inputFilterEh>:

// Private method: check if the received message is on the listened channel

bool MidiInterface::inputFilter(Channel inChannel) {
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	460b      	mov	r3, r1
 8001466:	70fb      	strb	r3, [r7, #3]
	// This method handles recognition of channel
	// (to know if the message is destinated to the Arduino)

	// First, check if the received message is Channel
	if (mMessage.type >= NoteOff && mMessage.type <= PitchBend) {
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 800146e:	b25b      	sxtb	r3, r3
 8001470:	2b00      	cmp	r3, #0
 8001472:	da11      	bge.n	8001498 <_ZN13MidiInterface11inputFilterEh+0x3c>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 800147a:	2be0      	cmp	r3, #224	@ 0xe0
 800147c:	d80c      	bhi.n	8001498 <_ZN13MidiInterface11inputFilterEh+0x3c>
// Then we need to know if we listen to it
		if ((mMessage.channel == inChannel)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8001484:	78fa      	ldrb	r2, [r7, #3]
 8001486:	429a      	cmp	r2, r3
 8001488:	d002      	beq.n	8001490 <_ZN13MidiInterface11inputFilterEh+0x34>
				|| (inChannel == MIDI_CHANNEL_OMNI)) {
 800148a:	78fb      	ldrb	r3, [r7, #3]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d101      	bne.n	8001494 <_ZN13MidiInterface11inputFilterEh+0x38>
			return true;
 8001490:	2301      	movs	r3, #1
 8001492:	e002      	b.n	800149a <_ZN13MidiInterface11inputFilterEh+0x3e>
		} else {
			// We don't listen to this channel
			return false;
 8001494:	2300      	movs	r3, #0
 8001496:	e000      	b.n	800149a <_ZN13MidiInterface11inputFilterEh+0x3e>
		}
	} else {
// System messages are always received
		return true;
 8001498:	2301      	movs	r3, #1
	}
}
 800149a:	4618      	mov	r0, r3
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <_ZN13MidiInterface10resetInputEv>:

// Private method: reset input attributes

void MidiInterface::resetInput() {
 80014a6:	b480      	push	{r7}
 80014a8:	b083      	sub	sp, #12
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
	mPendingMessageIndex = 0;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 215f 	strb.w	r2, [r3, #351]	@ 0x15f
	mPendingMessageExpectedLenght = 0;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
	mRunningStatus_RX = InvalidType;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2200      	movs	r2, #0
 80014c2:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <_ZN13MidiInterface7getTypeEv>:
/*! \brief Get the last received message's type

 Returns an enumerated type. @see MidiType
 */

MidiType MidiInterface::getType() {
 80014d2:	b480      	push	{r7}
 80014d4:	b083      	sub	sp, #12
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
	return mMessage.type;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr

080014ec <_ZN13MidiInterface8getData2Ev>:
	return mMessage.data1;
}

/*! \brief Get the second data byte of the last received message. */

DataByte MidiInterface::getData2() {
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
	return mMessage.data2;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <_ZN13MidiInterface13getSysExArrayEv>:
/*! \brief Get the System Exclusive byte array.

 @see getSysExArrayLength to get the array's length in bytes.
 */

byte* MidiInterface::getSysExArray() {
 8001506:	b480      	push	{r7}
 8001508:	b083      	sub	sp, #12
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
	return mMessage.sysexArray;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f503 73b7 	add.w	r3, r3, #366	@ 0x16e
}
 8001514:	4618      	mov	r0, r3
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr

08001520 <_ZN13MidiInterface19getSysExArrayLengthEv>:

 It is coded using data1 as LSB and data2 as MSB.
 \return The array's length, in bytes.
 */

unsigned MidiInterface::getSysExArrayLength() {
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	return mMessage.getSysExSize();
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff fa38 	bl	80009a4 <_ZN8mMessage12getSysExSizeEv>
 8001534:	4603      	mov	r3, r0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <_ZN13MidiInterface21getTypeFromStatusByteEh>:
 This is a utility static method, used internally,
 made public so you can handle MidiTypes more easily.
 */

MidiType MidiInterface::getTypeFromStatusByte(
byte inStatus) {
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	4603      	mov	r3, r0
 8001546:	71fb      	strb	r3, [r7, #7]
	if ((inStatus < 0x80) || (inStatus == 0xf4) || (inStatus == 0xf5)
 8001548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154c:	2b00      	cmp	r3, #0
 800154e:	da0b      	bge.n	8001568 <_ZN13MidiInterface21getTypeFromStatusByteEh+0x2a>
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	2bf4      	cmp	r3, #244	@ 0xf4
 8001554:	d008      	beq.n	8001568 <_ZN13MidiInterface21getTypeFromStatusByteEh+0x2a>
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	2bf5      	cmp	r3, #245	@ 0xf5
 800155a:	d005      	beq.n	8001568 <_ZN13MidiInterface21getTypeFromStatusByteEh+0x2a>
			|| (inStatus == 0xf9) || (inStatus == 0xfD)) {
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	2bf9      	cmp	r3, #249	@ 0xf9
 8001560:	d002      	beq.n	8001568 <_ZN13MidiInterface21getTypeFromStatusByteEh+0x2a>
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	2bfd      	cmp	r3, #253	@ 0xfd
 8001566:	d101      	bne.n	800156c <_ZN13MidiInterface21getTypeFromStatusByteEh+0x2e>
// Data bytes and undefined.
		return InvalidType;
 8001568:	2300      	movs	r3, #0
 800156a:	e008      	b.n	800157e <_ZN13MidiInterface21getTypeFromStatusByteEh+0x40>
	}
	if (inStatus < 0xf0) {
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	2bef      	cmp	r3, #239	@ 0xef
 8001570:	d804      	bhi.n	800157c <_ZN13MidiInterface21getTypeFromStatusByteEh+0x3e>
// Channel message, remove channel nibble.
		return MidiType(inStatus & 0xf0);
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	f023 030f 	bic.w	r3, r3, #15
 8001578:	b2db      	uxtb	r3, r3
 800157a:	e000      	b.n	800157e <_ZN13MidiInterface21getTypeFromStatusByteEh+0x40>
	}

	return MidiType(inStatus);
 800157c:	79fb      	ldrb	r3, [r7, #7]
}
 800157e:	4618      	mov	r0, r3
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr

0800158a <_ZN13MidiInterface24getChannelFromStatusByteEh>:

/*! \brief Returns channel in the range 1-16
 */

Channel MidiInterface::getChannelFromStatusByte(
byte inStatus) {
 800158a:	b480      	push	{r7}
 800158c:	b083      	sub	sp, #12
 800158e:	af00      	add	r7, sp, #0
 8001590:	4603      	mov	r3, r0
 8001592:	71fb      	strb	r3, [r7, #7]
	return (inStatus & 0x0f) + 1;
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	f003 030f 	and.w	r3, r3, #15
 800159a:	b2db      	uxtb	r3, r3
 800159c:	3301      	adds	r3, #1
 800159e:	b2db      	uxtb	r3, r3
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <_ZN13MidiInterface16isChannelMessageE8MidiType>:

bool MidiInterface::isChannelMessage(MidiType inType) {
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
	return (inType == NoteOff || inType == NoteOn || inType == ControlChange
			|| inType == AfterTouchPoly || inType == AfterTouchChannel
			|| inType == PitchBend || inType == ProgramChange);
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	2b80      	cmp	r3, #128	@ 0x80
 80015ba:	d011      	beq.n	80015e0 <_ZN13MidiInterface16isChannelMessageE8MidiType+0x34>
	return (inType == NoteOff || inType == NoteOn || inType == ControlChange
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	2b90      	cmp	r3, #144	@ 0x90
 80015c0:	d00e      	beq.n	80015e0 <_ZN13MidiInterface16isChannelMessageE8MidiType+0x34>
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	2bb0      	cmp	r3, #176	@ 0xb0
 80015c6:	d00b      	beq.n	80015e0 <_ZN13MidiInterface16isChannelMessageE8MidiType+0x34>
			|| inType == AfterTouchPoly || inType == AfterTouchChannel
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	2ba0      	cmp	r3, #160	@ 0xa0
 80015cc:	d008      	beq.n	80015e0 <_ZN13MidiInterface16isChannelMessageE8MidiType+0x34>
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	2bd0      	cmp	r3, #208	@ 0xd0
 80015d2:	d005      	beq.n	80015e0 <_ZN13MidiInterface16isChannelMessageE8MidiType+0x34>
			|| inType == PitchBend || inType == ProgramChange);
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	2be0      	cmp	r3, #224	@ 0xe0
 80015d8:	d002      	beq.n	80015e0 <_ZN13MidiInterface16isChannelMessageE8MidiType+0x34>
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	2bc0      	cmp	r3, #192	@ 0xc0
 80015de:	d101      	bne.n	80015e4 <_ZN13MidiInterface16isChannelMessageE8MidiType+0x38>
 80015e0:	2301      	movs	r3, #1
 80015e2:	e000      	b.n	80015e6 <_ZN13MidiInterface16isChannelMessageE8MidiType+0x3a>
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <_ZN13MidiInterface16setHandleNoteOffEPFvhhhE>:

void MidiInterface::setHandleNoteOff(
		void (*fptr)(byte channel, byte note, byte velocity)) {
 80015f2:	b480      	push	{r7}
 80015f4:	b083      	sub	sp, #12
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
 80015fa:	6039      	str	r1, [r7, #0]
	mNoteOffCallback = fptr;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	683a      	ldr	r2, [r7, #0]
 8001600:	601a      	str	r2, [r3, #0]
}
 8001602:	bf00      	nop
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr

0800160e <_ZN13MidiInterface15setHandleNoteOnEPFvhhhE>:
void MidiInterface::setHandleNoteOn(
		void (*fptr)(byte channel, byte note, byte velocity)) {
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
 8001616:	6039      	str	r1, [r7, #0]
	mNoteOnCallback = fptr;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	683a      	ldr	r2, [r7, #0]
 800161c:	605a      	str	r2, [r3, #4]
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <_ZN13MidiInterface14setHandleClockEPFvvE>:
	mSongSelectCallback = fptr;
}
void MidiInterface::setHandleTuneRequest(void (*fptr)(void)) {
	mTuneRequestCallback = fptr;
}
void MidiInterface::setHandleClock(void (*fptr)(void)) {
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
	mClockCallback = fptr;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	683a      	ldr	r2, [r7, #0]
 8001638:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <_ZN13MidiInterface14setHandleStartEPFvvE>:
void MidiInterface::setHandleStart(void (*fptr)(void)) {
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
 800164e:	6039      	str	r1, [r7, #0]
	mStartCallback = fptr;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	683a      	ldr	r2, [r7, #0]
 8001654:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001656:	bf00      	nop
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <_ZN13MidiInterface13setHandleStopEPFvvE>:
void MidiInterface::setHandleContinue(void (*fptr)(void)) {
	mContinueCallback = fptr;
}
void MidiInterface::setHandleStop(void (*fptr)(void)) {
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
	mStopCallback = fptr;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
	...

08001680 <_ZN13MidiInterface14launchCallbackEv>:
	}
}

/*! @} */ // End of doc group MIDI Callbacks
// Private - launch callback function based on received type.
void MidiInterface::launchCallback() {
 8001680:	b5b0      	push	{r4, r5, r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
	// The order is mixed to allow frequent messages to trigger their callback faster.
	switch (mMessage.type) {
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 800168e:	3b80      	subs	r3, #128	@ 0x80
 8001690:	2b7f      	cmp	r3, #127	@ 0x7f
 8001692:	f200 8203 	bhi.w	8001a9c <_ZN13MidiInterface14launchCallbackEv+0x41c>
 8001696:	a201      	add	r2, pc, #4	@ (adr r2, 800169c <_ZN13MidiInterface14launchCallbackEv+0x1c>)
 8001698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800169c:	0800189d 	.word	0x0800189d
 80016a0:	08001a9d 	.word	0x08001a9d
 80016a4:	08001a9d 	.word	0x08001a9d
 80016a8:	08001a9d 	.word	0x08001a9d
 80016ac:	08001a9d 	.word	0x08001a9d
 80016b0:	08001a9d 	.word	0x08001a9d
 80016b4:	08001a9d 	.word	0x08001a9d
 80016b8:	08001a9d 	.word	0x08001a9d
 80016bc:	08001a9d 	.word	0x08001a9d
 80016c0:	08001a9d 	.word	0x08001a9d
 80016c4:	08001a9d 	.word	0x08001a9d
 80016c8:	08001a9d 	.word	0x08001a9d
 80016cc:	08001a9d 	.word	0x08001a9d
 80016d0:	08001a9d 	.word	0x08001a9d
 80016d4:	08001a9d 	.word	0x08001a9d
 80016d8:	08001a9d 	.word	0x08001a9d
 80016dc:	080018c1 	.word	0x080018c1
 80016e0:	08001a9d 	.word	0x08001a9d
 80016e4:	08001a9d 	.word	0x08001a9d
 80016e8:	08001a9d 	.word	0x08001a9d
 80016ec:	08001a9d 	.word	0x08001a9d
 80016f0:	08001a9d 	.word	0x08001a9d
 80016f4:	08001a9d 	.word	0x08001a9d
 80016f8:	08001a9d 	.word	0x08001a9d
 80016fc:	08001a9d 	.word	0x08001a9d
 8001700:	08001a9d 	.word	0x08001a9d
 8001704:	08001a9d 	.word	0x08001a9d
 8001708:	08001a9d 	.word	0x08001a9d
 800170c:	08001a9d 	.word	0x08001a9d
 8001710:	08001a9d 	.word	0x08001a9d
 8001714:	08001a9d 	.word	0x08001a9d
 8001718:	08001a9d 	.word	0x08001a9d
 800171c:	08001999 	.word	0x08001999
 8001720:	08001a9d 	.word	0x08001a9d
 8001724:	08001a9d 	.word	0x08001a9d
 8001728:	08001a9d 	.word	0x08001a9d
 800172c:	08001a9d 	.word	0x08001a9d
 8001730:	08001a9d 	.word	0x08001a9d
 8001734:	08001a9d 	.word	0x08001a9d
 8001738:	08001a9d 	.word	0x08001a9d
 800173c:	08001a9d 	.word	0x08001a9d
 8001740:	08001a9d 	.word	0x08001a9d
 8001744:	08001a9d 	.word	0x08001a9d
 8001748:	08001a9d 	.word	0x08001a9d
 800174c:	08001a9d 	.word	0x08001a9d
 8001750:	08001a9d 	.word	0x08001a9d
 8001754:	08001a9d 	.word	0x08001a9d
 8001758:	08001a9d 	.word	0x08001a9d
 800175c:	0800193f 	.word	0x0800193f
 8001760:	08001a9d 	.word	0x08001a9d
 8001764:	08001a9d 	.word	0x08001a9d
 8001768:	08001a9d 	.word	0x08001a9d
 800176c:	08001a9d 	.word	0x08001a9d
 8001770:	08001a9d 	.word	0x08001a9d
 8001774:	08001a9d 	.word	0x08001a9d
 8001778:	08001a9d 	.word	0x08001a9d
 800177c:	08001a9d 	.word	0x08001a9d
 8001780:	08001a9d 	.word	0x08001a9d
 8001784:	08001a9d 	.word	0x08001a9d
 8001788:	08001a9d 	.word	0x08001a9d
 800178c:	08001a9d 	.word	0x08001a9d
 8001790:	08001a9d 	.word	0x08001a9d
 8001794:	08001a9d 	.word	0x08001a9d
 8001798:	08001a9d 	.word	0x08001a9d
 800179c:	080019dd 	.word	0x080019dd
 80017a0:	08001a9d 	.word	0x08001a9d
 80017a4:	08001a9d 	.word	0x08001a9d
 80017a8:	08001a9d 	.word	0x08001a9d
 80017ac:	08001a9d 	.word	0x08001a9d
 80017b0:	08001a9d 	.word	0x08001a9d
 80017b4:	08001a9d 	.word	0x08001a9d
 80017b8:	08001a9d 	.word	0x08001a9d
 80017bc:	08001a9d 	.word	0x08001a9d
 80017c0:	08001a9d 	.word	0x08001a9d
 80017c4:	08001a9d 	.word	0x08001a9d
 80017c8:	08001a9d 	.word	0x08001a9d
 80017cc:	08001a9d 	.word	0x08001a9d
 80017d0:	08001a9d 	.word	0x08001a9d
 80017d4:	08001a9d 	.word	0x08001a9d
 80017d8:	08001a9d 	.word	0x08001a9d
 80017dc:	080019bd 	.word	0x080019bd
 80017e0:	08001a9d 	.word	0x08001a9d
 80017e4:	08001a9d 	.word	0x08001a9d
 80017e8:	08001a9d 	.word	0x08001a9d
 80017ec:	08001a9d 	.word	0x08001a9d
 80017f0:	08001a9d 	.word	0x08001a9d
 80017f4:	08001a9d 	.word	0x08001a9d
 80017f8:	08001a9d 	.word	0x08001a9d
 80017fc:	08001a9d 	.word	0x08001a9d
 8001800:	08001a9d 	.word	0x08001a9d
 8001804:	08001a9d 	.word	0x08001a9d
 8001808:	08001a9d 	.word	0x08001a9d
 800180c:	08001a9d 	.word	0x08001a9d
 8001810:	08001a9d 	.word	0x08001a9d
 8001814:	08001a9d 	.word	0x08001a9d
 8001818:	08001a9d 	.word	0x08001a9d
 800181c:	08001963 	.word	0x08001963
 8001820:	08001a9d 	.word	0x08001a9d
 8001824:	08001a9d 	.word	0x08001a9d
 8001828:	08001a9d 	.word	0x08001a9d
 800182c:	08001a9d 	.word	0x08001a9d
 8001830:	08001a9d 	.word	0x08001a9d
 8001834:	08001a9d 	.word	0x08001a9d
 8001838:	08001a9d 	.word	0x08001a9d
 800183c:	08001a9d 	.word	0x08001a9d
 8001840:	08001a9d 	.word	0x08001a9d
 8001844:	08001a9d 	.word	0x08001a9d
 8001848:	08001a9d 	.word	0x08001a9d
 800184c:	08001a9d 	.word	0x08001a9d
 8001850:	08001a9d 	.word	0x08001a9d
 8001854:	08001a9d 	.word	0x08001a9d
 8001858:	08001a9d 	.word	0x08001a9d
 800185c:	080019fb 	.word	0x080019fb
 8001860:	08001a23 	.word	0x08001a23
 8001864:	08001a3b 	.word	0x08001a3b
 8001868:	08001a65 	.word	0x08001a65
 800186c:	08001a9d 	.word	0x08001a9d
 8001870:	08001a9d 	.word	0x08001a9d
 8001874:	08001a7d 	.word	0x08001a7d
 8001878:	08001a9d 	.word	0x08001a9d
 800187c:	080018e5 	.word	0x080018e5
 8001880:	08001a9d 	.word	0x08001a9d
 8001884:	080018f7 	.word	0x080018f7
 8001888:	08001909 	.word	0x08001909
 800188c:	0800191b 	.word	0x0800191b
 8001890:	08001a9d 	.word	0x08001a9d
 8001894:	0800192d 	.word	0x0800192d
 8001898:	08001a8d 	.word	0x08001a8d
	// Notes
	case NoteOff:
		if (mNoteOffCallback != 0)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	f000 80fd 	beq.w	8001aa0 <_ZN13MidiInterface14launchCallbackEv+0x420>
			mNoteOffCallback(mMessage.channel, mMessage.data1, mMessage.data2);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	f892 016a 	ldrb.w	r0, [r2, #362]	@ 0x16a
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	f892 116b 	ldrb.w	r1, [r2, #363]	@ 0x16b
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	f892 216c 	ldrb.w	r2, [r2, #364]	@ 0x16c
 80018bc:	4798      	blx	r3
		break;
 80018be:	e0ef      	b.n	8001aa0 <_ZN13MidiInterface14launchCallbackEv+0x420>
	case NoteOn:
		if (mNoteOnCallback != 0)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	f000 80ed 	beq.w	8001aa4 <_ZN13MidiInterface14launchCallbackEv+0x424>
			mNoteOnCallback(mMessage.channel, mMessage.data1, mMessage.data2);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	f892 016a 	ldrb.w	r0, [r2, #362]	@ 0x16a
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	f892 116b 	ldrb.w	r1, [r2, #363]	@ 0x16b
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	f892 216c 	ldrb.w	r2, [r2, #364]	@ 0x16c
 80018e0:	4798      	blx	r3
		break;
 80018e2:	e0df      	b.n	8001aa4 <_ZN13MidiInterface14launchCallbackEv+0x424>

// Real-time messages
	case Clock:
		if (mClockCallback != 0)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	f000 80dd 	beq.w	8001aa8 <_ZN13MidiInterface14launchCallbackEv+0x428>
			mClockCallback();
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	4798      	blx	r3
		break;
 80018f4:	e0d8      	b.n	8001aa8 <_ZN13MidiInterface14launchCallbackEv+0x428>
	case Start:
		if (mStartCallback != 0)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 80d6 	beq.w	8001aac <_ZN13MidiInterface14launchCallbackEv+0x42c>
			mStartCallback();
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001904:	4798      	blx	r3
		break;
 8001906:	e0d1      	b.n	8001aac <_ZN13MidiInterface14launchCallbackEv+0x42c>
	case Continue:
		if (mContinueCallback != 0)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800190c:	2b00      	cmp	r3, #0
 800190e:	f000 80cf 	beq.w	8001ab0 <_ZN13MidiInterface14launchCallbackEv+0x430>
			mContinueCallback();
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001916:	4798      	blx	r3
		break;
 8001918:	e0ca      	b.n	8001ab0 <_ZN13MidiInterface14launchCallbackEv+0x430>
	case Stop:
		if (mStopCallback != 0)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800191e:	2b00      	cmp	r3, #0
 8001920:	f000 80c8 	beq.w	8001ab4 <_ZN13MidiInterface14launchCallbackEv+0x434>
			mStopCallback();
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001928:	4798      	blx	r3
		break;
 800192a:	e0c3      	b.n	8001ab4 <_ZN13MidiInterface14launchCallbackEv+0x434>
	case ActiveSensing:
		if (mActiveSensingCallback != 0)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001930:	2b00      	cmp	r3, #0
 8001932:	f000 80c1 	beq.w	8001ab8 <_ZN13MidiInterface14launchCallbackEv+0x438>
			mActiveSensingCallback();
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	4798      	blx	r3
		break;
 800193c:	e0bc      	b.n	8001ab8 <_ZN13MidiInterface14launchCallbackEv+0x438>

// Continuous controllers
	case ControlChange:
		if (mControlChangeCallback != 0)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 80ba 	beq.w	8001abc <_ZN13MidiInterface14launchCallbackEv+0x43c>
			mControlChangeCallback(mMessage.channel, mMessage.data1,
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	f892 016a 	ldrb.w	r0, [r2, #362]	@ 0x16a
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	f892 116b 	ldrb.w	r1, [r2, #363]	@ 0x16b
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	f892 216c 	ldrb.w	r2, [r2, #364]	@ 0x16c
 800195e:	4798      	blx	r3
					mMessage.data2);
		break;
 8001960:	e0ac      	b.n	8001abc <_ZN13MidiInterface14launchCallbackEv+0x43c>
	case PitchBend:
		if (mPitchBendCallback != 0)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	699b      	ldr	r3, [r3, #24]
 8001966:	2b00      	cmp	r3, #0
 8001968:	f000 80aa 	beq.w	8001ac0 <_ZN13MidiInterface14launchCallbackEv+0x440>
			mPitchBendCallback(mMessage.channel,
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	f892 016a 	ldrb.w	r0, [r2, #362]	@ 0x16a
					(int) ((mMessage.data1 & 0x7f)
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	f892 216b 	ldrb.w	r2, [r2, #363]	@ 0x16b
 800197c:	f002 017f 	and.w	r1, r2, #127	@ 0x7f
							| ((mMessage.data2 & 0x7f) << 7))
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	f892 216c 	ldrb.w	r2, [r2, #364]	@ 0x16c
 8001986:	01d2      	lsls	r2, r2, #7
 8001988:	f402 527e 	and.w	r2, r2, #16256	@ 0x3f80
 800198c:	430a      	orrs	r2, r1
			mPitchBendCallback(mMessage.channel,
 800198e:	f5a2 5200 	sub.w	r2, r2, #8192	@ 0x2000
 8001992:	4611      	mov	r1, r2
 8001994:	4798      	blx	r3
							+ MIDI_PITCHBEND_MIN);
		break;
 8001996:	e093      	b.n	8001ac0 <_ZN13MidiInterface14launchCallbackEv+0x440>
	case AfterTouchPoly:
		if (mAfterTouchPolyCallback != 0)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	2b00      	cmp	r3, #0
 800199e:	f000 8091 	beq.w	8001ac4 <_ZN13MidiInterface14launchCallbackEv+0x444>
			mAfterTouchPolyCallback(mMessage.channel, mMessage.data1,
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	f892 016a 	ldrb.w	r0, [r2, #362]	@ 0x16a
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	f892 116b 	ldrb.w	r1, [r2, #363]	@ 0x16b
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	f892 216c 	ldrb.w	r2, [r2, #364]	@ 0x16c
 80019b8:	4798      	blx	r3
					mMessage.data2);
		break;
 80019ba:	e083      	b.n	8001ac4 <_ZN13MidiInterface14launchCallbackEv+0x444>
	case AfterTouchChannel:
		if (mAfterTouchChannelCallback != 0)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	695b      	ldr	r3, [r3, #20]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	f000 8081 	beq.w	8001ac8 <_ZN13MidiInterface14launchCallbackEv+0x448>
			mAfterTouchChannelCallback(mMessage.channel, mMessage.data1);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	695b      	ldr	r3, [r3, #20]
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	f892 016a 	ldrb.w	r0, [r2, #362]	@ 0x16a
 80019d0:	687a      	ldr	r2, [r7, #4]
 80019d2:	f892 216b 	ldrb.w	r2, [r2, #363]	@ 0x16b
 80019d6:	4611      	mov	r1, r2
 80019d8:	4798      	blx	r3
		break;
 80019da:	e075      	b.n	8001ac8 <_ZN13MidiInterface14launchCallbackEv+0x448>

	case ProgramChange:
		if (mProgramChangeCallback != 0)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d073      	beq.n	8001acc <_ZN13MidiInterface14launchCallbackEv+0x44c>
			mProgramChangeCallback(mMessage.channel, mMessage.data1);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	f892 016a 	ldrb.w	r0, [r2, #362]	@ 0x16a
 80019ee:	687a      	ldr	r2, [r7, #4]
 80019f0:	f892 216b 	ldrb.w	r2, [r2, #363]	@ 0x16b
 80019f4:	4611      	mov	r1, r2
 80019f6:	4798      	blx	r3
		break;
 80019f8:	e068      	b.n	8001acc <_ZN13MidiInterface14launchCallbackEv+0x44c>
	case SystemExclusive:
		if (mSystemExclusiveCallback != 0)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	69db      	ldr	r3, [r3, #28]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d066      	beq.n	8001ad0 <_ZN13MidiInterface14launchCallbackEv+0x450>
			mSystemExclusiveCallback(mMessage.sysexArray,
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	69dc      	ldr	r4, [r3, #28]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f503 75b7 	add.w	r5, r3, #366	@ 0x16e
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe ffc6 	bl	80009a4 <_ZN8mMessage12getSysExSizeEv>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4628      	mov	r0, r5
 8001a1e:	47a0      	blx	r4
					mMessage.getSysExSize());
		break;
 8001a20:	e056      	b.n	8001ad0 <_ZN13MidiInterface14launchCallbackEv+0x450>

// Occasional messages
	case TimeCodeQuarterFrame:
		if (mTimeCodeQuarterFrameCallback != 0)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a1b      	ldr	r3, [r3, #32]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d054      	beq.n	8001ad4 <_ZN13MidiInterface14launchCallbackEv+0x454>
			mTimeCodeQuarterFrameCallback(mMessage.data1);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a1b      	ldr	r3, [r3, #32]
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	f892 216b 	ldrb.w	r2, [r2, #363]	@ 0x16b
 8001a34:	4610      	mov	r0, r2
 8001a36:	4798      	blx	r3
		break;
 8001a38:	e04c      	b.n	8001ad4 <_ZN13MidiInterface14launchCallbackEv+0x454>
	case SongPosition:
		if (mSongPositionCallback != 0)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d04a      	beq.n	8001ad8 <_ZN13MidiInterface14launchCallbackEv+0x458>
			mSongPositionCallback(
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
					(mMessage.data1 & 0x7f) | ((mMessage.data2 & 0x7f) << 7));
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	f892 216b 	ldrb.w	r2, [r2, #363]	@ 0x16b
 8001a4c:	f002 017f 	and.w	r1, r2, #127	@ 0x7f
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	f892 216c 	ldrb.w	r2, [r2, #364]	@ 0x16c
 8001a56:	01d2      	lsls	r2, r2, #7
 8001a58:	f402 527e 	and.w	r2, r2, #16256	@ 0x3f80
 8001a5c:	430a      	orrs	r2, r1
			mSongPositionCallback(
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4798      	blx	r3
		break;
 8001a62:	e039      	b.n	8001ad8 <_ZN13MidiInterface14launchCallbackEv+0x458>
	case SongSelect:
		if (mSongSelectCallback != 0)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d037      	beq.n	8001adc <_ZN13MidiInterface14launchCallbackEv+0x45c>
			mSongSelectCallback(mMessage.data1);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	f892 216b 	ldrb.w	r2, [r2, #363]	@ 0x16b
 8001a76:	4610      	mov	r0, r2
 8001a78:	4798      	blx	r3
		break;
 8001a7a:	e02f      	b.n	8001adc <_ZN13MidiInterface14launchCallbackEv+0x45c>
	case TuneRequest:
		if (mTuneRequestCallback != 0)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d02d      	beq.n	8001ae0 <_ZN13MidiInterface14launchCallbackEv+0x460>
			mTuneRequestCallback();
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a88:	4798      	blx	r3
		break;
 8001a8a:	e029      	b.n	8001ae0 <_ZN13MidiInterface14launchCallbackEv+0x460>

	case SystemReset:
		if (mSystemResetCallback != 0)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d027      	beq.n	8001ae4 <_ZN13MidiInterface14launchCallbackEv+0x464>
			mSystemResetCallback();
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a98:	4798      	blx	r3
		break;
 8001a9a:	e023      	b.n	8001ae4 <_ZN13MidiInterface14launchCallbackEv+0x464>

	case InvalidType:
	default:
		break; // LCOV_EXCL_LINE - Unreacheable code, but prevents unhandled case warning.
 8001a9c:	bf00      	nop
 8001a9e:	e022      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001aa0:	bf00      	nop
 8001aa2:	e020      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001aa4:	bf00      	nop
 8001aa6:	e01e      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001aa8:	bf00      	nop
 8001aaa:	e01c      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001aac:	bf00      	nop
 8001aae:	e01a      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ab0:	bf00      	nop
 8001ab2:	e018      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ab4:	bf00      	nop
 8001ab6:	e016      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ab8:	bf00      	nop
 8001aba:	e014      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001abc:	bf00      	nop
 8001abe:	e012      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ac0:	bf00      	nop
 8001ac2:	e010      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ac4:	bf00      	nop
 8001ac6:	e00e      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ac8:	bf00      	nop
 8001aca:	e00c      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001acc:	bf00      	nop
 8001ace:	e00a      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ad0:	bf00      	nop
 8001ad2:	e008      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ad4:	bf00      	nop
 8001ad6:	e006      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ad8:	bf00      	nop
 8001ada:	e004      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001adc:	bf00      	nop
 8001ade:	e002      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ae0:	bf00      	nop
 8001ae2:	e000      	b.n	8001ae6 <_ZN13MidiInterface14launchCallbackEv+0x466>
		break;
 8001ae4:	bf00      	nop
	}
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bdb0      	pop	{r4, r5, r7, pc}
 8001aee:	bf00      	nop

08001af0 <_ZN13MidiInterface10thruFilterEh>:

void MidiInterface::thruFilter(Channel inChannel) {
 8001af0:	b590      	push	{r4, r7, lr}
 8001af2:	b087      	sub	sp, #28
 8001af4:	af02      	add	r7, sp, #8
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	460b      	mov	r3, r1
 8001afa:	70fb      	strb	r3, [r7, #3]
	// If the feature is disabled, don't do anything.
	if (!mThruActivated || (mThruFilterMode == Thru::Off))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f893 3164 	ldrb.w	r3, [r3, #356]	@ 0x164
 8001b02:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	f083 0301 	eor.w	r3, r3, #1
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f040 80da 	bne.w	8001cc8 <_ZN13MidiInterface10thruFilterEh+0x1d8>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f893 3164 	ldrb.w	r3, [r3, #356]	@ 0x164
 8001b1a:	f023 0301 	bic.w	r3, r3, #1
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f000 80d1 	beq.w	8001cc8 <_ZN13MidiInterface10thruFilterEh+0x1d8>
		return;

	// First, check if the received message is Channel
	if (mMessage.type >= NoteOff && mMessage.type <= PitchBend) {
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8001b2c:	b25b      	sxtb	r3, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	da65      	bge.n	8001bfe <_ZN13MidiInterface10thruFilterEh+0x10e>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8001b38:	2be0      	cmp	r3, #224	@ 0xe0
 8001b3a:	d860      	bhi.n	8001bfe <_ZN13MidiInterface10thruFilterEh+0x10e>
		bool filter_condition = ((mMessage.channel == inChannel)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
				|| (inChannel == MIDI_CHANNEL_OMNI));
 8001b42:	78fa      	ldrb	r2, [r7, #3]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d002      	beq.n	8001b4e <_ZN13MidiInterface10thruFilterEh+0x5e>
 8001b48:	78fb      	ldrb	r3, [r7, #3]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d101      	bne.n	8001b52 <_ZN13MidiInterface10thruFilterEh+0x62>
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e000      	b.n	8001b54 <_ZN13MidiInterface10thruFilterEh+0x64>
 8001b52:	2300      	movs	r3, #0
		bool filter_condition = ((mMessage.channel == inChannel)
 8001b54:	73fb      	strb	r3, [r7, #15]

		// Now let's pass it to the output
		switch (mThruFilterMode) {
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f893 3164 	ldrb.w	r3, [r3, #356]	@ 0x164
 8001b5c:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b03      	cmp	r3, #3
 8001b64:	d02d      	beq.n	8001bc2 <_ZN13MidiInterface10thruFilterEh+0xd2>
 8001b66:	2b03      	cmp	r3, #3
 8001b68:	dc43      	bgt.n	8001bf2 <_ZN13MidiInterface10thruFilterEh+0x102>
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d002      	beq.n	8001b74 <_ZN13MidiInterface10thruFilterEh+0x84>
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d012      	beq.n	8001b98 <_ZN13MidiInterface10thruFilterEh+0xa8>
						mMessage.channel);
			}
			break;

		default:
			break;
 8001b72:	e03e      	b.n	8001bf2 <_ZN13MidiInterface10thruFilterEh+0x102>
			send(mMessage.type, mMessage.data1, mMessage.data2,
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f893 1169 	ldrb.w	r1, [r3, #361]	@ 0x169
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 016c 	ldrb.w	r0, [r3, #364]	@ 0x16c
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	4603      	mov	r3, r0
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f7ff f830 	bl	8000bf6 <_ZN13MidiInterface4sendE8MidiTypehhh>
			break;
 8001b96:	e031      	b.n	8001bfc <_ZN13MidiInterface10thruFilterEh+0x10c>
			if (filter_condition) {
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d02b      	beq.n	8001bf6 <_ZN13MidiInterface10thruFilterEh+0x106>
				send(mMessage.type, mMessage.data1, mMessage.data2,
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f893 1169 	ldrb.w	r1, [r3, #361]	@ 0x169
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f893 016c 	ldrb.w	r0, [r3, #364]	@ 0x16c
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	4603      	mov	r3, r0
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f7ff f81b 	bl	8000bf6 <_ZN13MidiInterface4sendE8MidiTypehhh>
			break;
 8001bc0:	e019      	b.n	8001bf6 <_ZN13MidiInterface10thruFilterEh+0x106>
			if (!filter_condition) {
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	f083 0301 	eor.w	r3, r3, #1
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d015      	beq.n	8001bfa <_ZN13MidiInterface10thruFilterEh+0x10a>
				send(mMessage.type, mMessage.data1, mMessage.data2,
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f893 1169 	ldrb.w	r1, [r3, #361]	@ 0x169
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f893 016c 	ldrb.w	r0, [r3, #364]	@ 0x16c
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	4603      	mov	r3, r0
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff f803 	bl	8000bf6 <_ZN13MidiInterface4sendE8MidiTypehhh>
			break;
 8001bf0:	e003      	b.n	8001bfa <_ZN13MidiInterface10thruFilterEh+0x10a>
			break;
 8001bf2:	bf00      	nop
 8001bf4:	e06b      	b.n	8001cce <_ZN13MidiInterface10thruFilterEh+0x1de>
			break;
 8001bf6:	bf00      	nop
 8001bf8:	e069      	b.n	8001cce <_ZN13MidiInterface10thruFilterEh+0x1de>
			break;
 8001bfa:	bf00      	nop
		}
	} else {
 8001bfc:	e067      	b.n	8001cce <_ZN13MidiInterface10thruFilterEh+0x1de>
		// Send the message to the output
		switch (mMessage.type) {
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8001c04:	2bff      	cmp	r3, #255	@ 0xff
 8001c06:	dc61      	bgt.n	8001ccc <_ZN13MidiInterface10thruFilterEh+0x1dc>
 8001c08:	2bf2      	cmp	r3, #242	@ 0xf2
 8001c0a:	da04      	bge.n	8001c16 <_ZN13MidiInterface10thruFilterEh+0x126>
 8001c0c:	2bf0      	cmp	r3, #240	@ 0xf0
 8001c0e:	d02b      	beq.n	8001c68 <_ZN13MidiInterface10thruFilterEh+0x178>
 8001c10:	2bf1      	cmp	r3, #241	@ 0xf1
 8001c12:	d04e      	beq.n	8001cb2 <_ZN13MidiInterface10thruFilterEh+0x1c2>
		case TimeCodeQuarterFrame:
			sendTimeCodeQuarterFrame(mMessage.data1, mMessage.data2);
			break;

		default:
			break; // LCOV_EXCL_LINE - Unreacheable code, but prevents unhandled case warning.
 8001c14:	e05a      	b.n	8001ccc <_ZN13MidiInterface10thruFilterEh+0x1dc>
		switch (mMessage.type) {
 8001c16:	3bf2      	subs	r3, #242	@ 0xf2
 8001c18:	2201      	movs	r2, #1
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	f243 7250 	movw	r2, #14160	@ 0x3750
 8001c22:	401a      	ands	r2, r3
 8001c24:	2a00      	cmp	r2, #0
 8001c26:	bf14      	ite	ne
 8001c28:	2201      	movne	r2, #1
 8001c2a:	2200      	moveq	r2, #0
 8001c2c:	b2d2      	uxtb	r2, r2
 8001c2e:	2a00      	cmp	r2, #0
 8001c30:	d112      	bne.n	8001c58 <_ZN13MidiInterface10thruFilterEh+0x168>
 8001c32:	f003 0201 	and.w	r2, r3, #1
 8001c36:	2a00      	cmp	r2, #0
 8001c38:	bf14      	ite	ne
 8001c3a:	2201      	movne	r2, #1
 8001c3c:	2200      	moveq	r2, #0
 8001c3e:	b2d2      	uxtb	r2, r2
 8001c40:	2a00      	cmp	r2, #0
 8001c42:	d128      	bne.n	8001c96 <_ZN13MidiInterface10thruFilterEh+0x1a6>
 8001c44:	f003 0302 	and.w	r3, r3, #2
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	bf14      	ite	ne
 8001c4c:	2301      	movne	r3, #1
 8001c4e:	2300      	moveq	r3, #0
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d117      	bne.n	8001c86 <_ZN13MidiInterface10thruFilterEh+0x196>
			break; // LCOV_EXCL_LINE - Unreacheable code, but prevents unhandled case warning.
 8001c56:	e039      	b.n	8001ccc <_ZN13MidiInterface10thruFilterEh+0x1dc>
			sendRealTime(mMessage.type);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8001c5e:	4619      	mov	r1, r3
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f7ff f911 	bl	8000e88 <_ZN13MidiInterface12sendRealTimeE8MidiType>
			break;
 8001c66:	e032      	b.n	8001cce <_ZN13MidiInterface10thruFilterEh+0x1de>
			sendSysEx(getSysExArrayLength(), getSysExArray(), true);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff fc59 	bl	8001520 <_ZN13MidiInterface19getSysExArrayLengthEv>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	b2dc      	uxtb	r4, r3
 8001c72:	6878      	ldr	r0, [r7, #4]
 8001c74:	f7ff fc47 	bl	8001506 <_ZN13MidiInterface13getSysExArrayEv>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	4621      	mov	r1, r4
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f7ff f82c 	bl	8000cdc <_ZN13MidiInterface9sendSysExEhPhb>
			break;
 8001c84:	e023      	b.n	8001cce <_ZN13MidiInterface10thruFilterEh+0x1de>
			sendSongSelect(mMessage.data1);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f893 316b 	ldrb.w	r3, [r3, #363]	@ 0x16b
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff f8d5 	bl	8000e3e <_ZN13MidiInterface14sendSongSelectEh>
			break;
 8001c94:	e01b      	b.n	8001cce <_ZN13MidiInterface10thruFilterEh+0x1de>
			sendSongPosition(mMessage.data1 | ((unsigned) mMessage.data2 << 7));
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f893 316b 	ldrb.w	r3, [r3, #363]	@ 0x16b
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8001ca4:	01db      	lsls	r3, r3, #7
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	4619      	mov	r1, r3
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7ff f896 	bl	8000ddc <_ZN13MidiInterface16sendSongPositionEj>
			break;
 8001cb0:	e00d      	b.n	8001cce <_ZN13MidiInterface10thruFilterEh+0x1de>
			sendTimeCodeQuarterFrame(mMessage.data1, mMessage.data2);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f893 116b 	ldrb.w	r1, [r3, #363]	@ 0x16b
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f7ff f84a 	bl	8000d5a <_ZN13MidiInterface24sendTimeCodeQuarterFrameEhh>
			break;
 8001cc6:	e002      	b.n	8001cce <_ZN13MidiInterface10thruFilterEh+0x1de>
		return;
 8001cc8:	bf00      	nop
 8001cca:	e000      	b.n	8001cce <_ZN13MidiInterface10thruFilterEh+0x1de>
			break; // LCOV_EXCL_LINE - Unreacheable code, but prevents unhandled case warning.
 8001ccc:	bf00      	nop
		}
	}
}
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd90      	pop	{r4, r7, pc}

08001cd4 <_Z12Handle_Clockv>:

#include "MidiHandlers.h"
#include "stm32f3xx_hal.h"
int i;
int u;
void Handle_Clock() {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	i++;
 8001cd8:	4b09      	ldr	r3, [pc, #36]	@ (8001d00 <_Z12Handle_Clockv+0x2c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	4a08      	ldr	r2, [pc, #32]	@ (8001d00 <_Z12Handle_Clockv+0x2c>)
 8001ce0:	6013      	str	r3, [r2, #0]
	if (i / 12 == 1) {
 8001ce2:	4b07      	ldr	r3, [pc, #28]	@ (8001d00 <_Z12Handle_Clockv+0x2c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	3b0c      	subs	r3, #12
 8001ce8:	2b0b      	cmp	r3, #11
 8001cea:	d807      	bhi.n	8001cfc <_Z12Handle_Clockv+0x28>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001cec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cf0:	4804      	ldr	r0, [pc, #16]	@ (8001d04 <_Z12Handle_Clockv+0x30>)
 8001cf2:	f001 fff3 	bl	8003cdc <HAL_GPIO_TogglePin>
		i = 0;
 8001cf6:	4b02      	ldr	r3, [pc, #8]	@ (8001d00 <_Z12Handle_Clockv+0x2c>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
	}
}
 8001cfc:	bf00      	nop
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	20000084 	.word	0x20000084
 8001d04:	48000800 	.word	0x48000800

08001d08 <_Z12Handle_Startv>:

void Handle_Start() {
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
	i = 0;
 8001d0c:	4b03      	ldr	r3, [pc, #12]	@ (8001d1c <_Z12Handle_Startv+0x14>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
//	HAL_GPIO_WritePin(GPIOB, gate1_Pin, GPIO_PinState::GPIO_PIN_SET);
//	HAL_GPIO_WritePin(GPIOB, gate2_Pin, GPIO_PinState::GPIO_PIN_SET);
}
 8001d12:	bf00      	nop
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	20000084 	.word	0x20000084

08001d20 <_Z11Handle_Stopv>:
void Handle_Stop() {
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOB, gate1_Pin, GPIO_PinState::GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(GPIOB, gate2_Pin, GPIO_PinState::GPIO_PIN_RESET);
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
	...

08001d30 <ADSR_Init>:

#include "adsr.h"
//#include "MIDI.h"

// Initializes an individual ADSR instance
void ADSR_Init(ADSR_t *adsr) {
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
    adsr->state = IDLE;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2204      	movs	r2, #4
 8001d3c:	761a      	strb	r2, [r3, #24]
    adsr->envelope_value = 0.0f;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f04f 0200 	mov.w	r2, #0
 8001d44:	615a      	str	r2, [r3, #20]
    adsr->attack_rate = 0.01f;  // Default rates, can be modified by MIDI or control signals
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a0b      	ldr	r2, [pc, #44]	@ (8001d78 <ADSR_Init+0x48>)
 8001d4a:	601a      	str	r2, [r3, #0]
    adsr->decay_rate = 0.001f;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d7c <ADSR_Init+0x4c>)
 8001d50:	605a      	str	r2, [r3, #4]
    adsr->sustain_level = 0.8f;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a0a      	ldr	r2, [pc, #40]	@ (8001d80 <ADSR_Init+0x50>)
 8001d56:	609a      	str	r2, [r3, #8]
    adsr->release_rate = 0.001f;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4a08      	ldr	r2, [pc, #32]	@ (8001d7c <ADSR_Init+0x4c>)
 8001d5c:	60da      	str	r2, [r3, #12]
    adsr->gate_signal = 0;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	765a      	strb	r2, [r3, #25]
    adsr->amplitude = 1.0f;      // Default amplitude is 1.0 (full volume)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001d6a:	611a      	str	r2, [r3, #16]
}
 8001d6c:	bf00      	nop
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr
 8001d78:	3c23d70a 	.word	0x3c23d70a
 8001d7c:	3a83126f 	.word	0x3a83126f
 8001d80:	3f4ccccd 	.word	0x3f4ccccd

08001d84 <ADSR_UpdateEnvelope>:

// Updates the envelope for a specific ADSR instance
void ADSR_UpdateEnvelope(ADSR_t *adsr) {
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
    switch (adsr->state) {
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	7e1b      	ldrb	r3, [r3, #24]
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b04      	cmp	r3, #4
 8001d94:	d871      	bhi.n	8001e7a <ADSR_UpdateEnvelope+0xf6>
 8001d96:	a201      	add	r2, pc, #4	@ (adr r2, 8001d9c <ADSR_UpdateEnvelope+0x18>)
 8001d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d9c:	08001db1 	.word	0x08001db1
 8001da0:	08001ded 	.word	0x08001ded
 8001da4:	08001e2b 	.word	0x08001e2b
 8001da8:	08001e3d 	.word	0x08001e3d
 8001dac:	08001e75 	.word	0x08001e75
        case ATTACK:
            adsr->envelope_value += adsr->attack_rate;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	ed93 7a05 	vldr	s14, [r3, #20]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	edd3 7a00 	vldr	s15, [r3]
 8001dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	edc3 7a05 	vstr	s15, [r3, #20]
            if (adsr->envelope_value >= 1.0f) {
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	edd3 7a05 	vldr	s15, [r3, #20]
 8001dcc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001dd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd8:	da00      	bge.n	8001ddc <ADSR_UpdateEnvelope+0x58>
                adsr->envelope_value = 1.0f;
                adsr->state = DECAY;
            }
            break;
 8001dda:	e04e      	b.n	8001e7a <ADSR_UpdateEnvelope+0xf6>
                adsr->envelope_value = 1.0f;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001de2:	615a      	str	r2, [r3, #20]
                adsr->state = DECAY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	761a      	strb	r2, [r3, #24]
            break;
 8001dea:	e046      	b.n	8001e7a <ADSR_UpdateEnvelope+0xf6>

        case DECAY:
            adsr->envelope_value -= adsr->decay_rate;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	ed93 7a05 	vldr	s14, [r3, #20]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	edd3 7a01 	vldr	s15, [r3, #4]
 8001df8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	edc3 7a05 	vstr	s15, [r3, #20]
            if (adsr->envelope_value <= adsr->sustain_level) {
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	ed93 7a05 	vldr	s14, [r3, #20]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e16:	d900      	bls.n	8001e1a <ADSR_UpdateEnvelope+0x96>
                adsr->envelope_value = adsr->sustain_level;
                adsr->state = SUSTAIN;
            }
            break;
 8001e18:	e02f      	b.n	8001e7a <ADSR_UpdateEnvelope+0xf6>
                adsr->envelope_value = adsr->sustain_level;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	689a      	ldr	r2, [r3, #8]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	615a      	str	r2, [r3, #20]
                adsr->state = SUSTAIN;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2202      	movs	r2, #2
 8001e26:	761a      	strb	r2, [r3, #24]
            break;
 8001e28:	e027      	b.n	8001e7a <ADSR_UpdateEnvelope+0xf6>

        case SUSTAIN:
            if (!adsr->gate_signal) {
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	7e5b      	ldrb	r3, [r3, #25]
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d121      	bne.n	8001e78 <ADSR_UpdateEnvelope+0xf4>
                adsr->state = RELEASE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2203      	movs	r2, #3
 8001e38:	761a      	strb	r2, [r3, #24]
            }
            break;
 8001e3a:	e01d      	b.n	8001e78 <ADSR_UpdateEnvelope+0xf4>

        case RELEASE:
            adsr->envelope_value -= adsr->release_rate;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	edc3 7a05 	vstr	s15, [r3, #20]
            if (adsr->envelope_value <= 0.0f) {
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e60:	d900      	bls.n	8001e64 <ADSR_UpdateEnvelope+0xe0>
                adsr->envelope_value = 0.0f;
                adsr->state = IDLE;
            }
            break;
 8001e62:	e00a      	b.n	8001e7a <ADSR_UpdateEnvelope+0xf6>
                adsr->envelope_value = 0.0f;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f04f 0200 	mov.w	r2, #0
 8001e6a:	615a      	str	r2, [r3, #20]
                adsr->state = IDLE;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2204      	movs	r2, #4
 8001e70:	761a      	strb	r2, [r3, #24]
            break;
 8001e72:	e002      	b.n	8001e7a <ADSR_UpdateEnvelope+0xf6>

        case IDLE:
            // Do nothing
            break;
 8001e74:	bf00      	nop
 8001e76:	e000      	b.n	8001e7a <ADSR_UpdateEnvelope+0xf6>
            break;
 8001e78:	bf00      	nop
    }
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop

08001e88 <ADSR_SetGateSignal>:

// Sets the gate signal for a specific ADSR instance
void ADSR_SetGateSignal(ADSR_t *adsr, uint8_t gate_signal_value) {
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	460b      	mov	r3, r1
 8001e92:	70fb      	strb	r3, [r7, #3]
    adsr->gate_signal = gate_signal_value;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	78fa      	ldrb	r2, [r7, #3]
 8001e98:	765a      	strb	r2, [r3, #25]
    if (adsr->gate_signal) {
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	7e5b      	ldrb	r3, [r3, #25]
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d003      	beq.n	8001eac <ADSR_SetGateSignal+0x24>
        adsr->state = ATTACK;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	761a      	strb	r2, [r3, #24]
    } else {
        adsr->state = RELEASE;
    }
}
 8001eaa:	e002      	b.n	8001eb2 <ADSR_SetGateSignal+0x2a>
        adsr->state = RELEASE;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2203      	movs	r2, #3
 8001eb0:	761a      	strb	r2, [r3, #24]
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <ADSR_GetEnvelopeValue>:
    }
    adsr->amplitude = amplitude;
}

// Returns the envelope value (scaled by the amplitude) for a specific ADSR instance
float ADSR_GetEnvelopeValue(const ADSR_t *adsr) {
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
    return adsr->envelope_value * adsr->amplitude;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	ed93 7a05 	vldr	s14, [r3, #20]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001ed6:	eeb0 0a67 	vmov.f32	s0, s15
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <_Z21envelope_to_dac_valuef>:
//void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
//    if (htim->Instance == TIM13) {
//        update_adsr_flag = true;  // Set the flag to update ADSR parameters
//    }
//}
uint32_t envelope_to_dac_value(float envelope_value) {
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	ed87 0a01 	vstr	s0, [r7, #4]
    return (uint32_t)(envelope_value * 4095.0f);
 8001eee:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ef2:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001f10 <_Z21envelope_to_dac_valuef+0x2c>
 8001ef6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001efa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001efe:	ee17 3a90 	vmov	r3, s15
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	457ff000 	.word	0x457ff000

08001f14 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7) {
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a1e      	ldr	r2, [pc, #120]	@ (8001f9c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d136      	bne.n	8001f94 <HAL_TIM_PeriodElapsedCallback+0x80>
        // Update each ADSR envelope
        for (int i = 0; i < NUM_ENVELOPES; i++) {
 8001f26:	2300      	movs	r3, #0
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	e030      	b.n	8001f8e <HAL_TIM_PeriodElapsedCallback+0x7a>
            ADSR_UpdateEnvelope(&envelopes[i]);
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	1a9b      	subs	r3, r3, r2
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4a1a      	ldr	r2, [pc, #104]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001f38:	4413      	add	r3, r2
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ff22 	bl	8001d84 <ADSR_UpdateEnvelope>

            // Output each envelope value to a DAC channel

            uint32_t dac_value = envelope_to_dac_value(ADSR_GetEnvelopeValue(&envelopes[i]));
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	4613      	mov	r3, r2
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	1a9b      	subs	r3, r3, r2
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	4a15      	ldr	r2, [pc, #84]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001f4c:	4413      	add	r3, r2
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff ffb5 	bl	8001ebe <ADSR_GetEnvelopeValue>
 8001f54:	eef0 7a40 	vmov.f32	s15, s0
 8001f58:	eeb0 0a67 	vmov.f32	s0, s15
 8001f5c:	f7ff ffc2 	bl	8001ee4 <_Z21envelope_to_dac_valuef>
 8001f60:	60b8      	str	r0, [r7, #8]
            if (i == 0) {
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d106      	bne.n	8001f76 <HAL_TIM_PeriodElapsedCallback+0x62>
                // Output to DAC Channel 1
                HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	480d      	ldr	r0, [pc, #52]	@ (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001f70:	f001 fbe9 	bl	8003746 <HAL_DAC_SetValue>
 8001f74:	e008      	b.n	8001f88 <HAL_TIM_PeriodElapsedCallback+0x74>
            } else if (i == 1) {
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d105      	bne.n	8001f88 <HAL_TIM_PeriodElapsedCallback+0x74>
                // Output to DAC Channel 2 (if available)
                HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, dac_value);
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	2110      	movs	r1, #16
 8001f82:	4808      	ldr	r0, [pc, #32]	@ (8001fa4 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001f84:	f001 fbdf 	bl	8003746 <HAL_DAC_SetValue>
        for (int i = 0; i < NUM_ENVELOPES; i++) {
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	ddcb      	ble.n	8001f2c <HAL_TIM_PeriodElapsedCallback+0x18>
            }
        }
    }
}
 8001f94:	bf00      	nop
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40001400 	.word	0x40001400
 8001fa0:	20000088 	.word	0x20000088
 8001fa4:	200000c0 	.word	0x200000c0

08001fa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fa8:	b590      	push	{r4, r7, lr}
 8001faa:	b08f      	sub	sp, #60	@ 0x3c
 8001fac:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	char tekstas[] = "LOST MY SHIT";
 8001fae:	4b3e      	ldr	r3, [pc, #248]	@ (80020a8 <main+0x100>)
 8001fb0:	f107 041c 	add.w	r4, r7, #28
 8001fb4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fb6:	c407      	stmia	r4!, {r0, r1, r2}
 8001fb8:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fba:	f001 fa07 	bl	80033cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fbe:	f000 f893 	bl	80020e8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fc2:	f000 faf3 	bl	80025ac <_ZL12MX_GPIO_Initv>
  MX_USART1_UART_Init();
 8001fc6:	f000 fabd 	bl	8002544 <_ZL19MX_USART1_UART_Initv>
  MX_DAC1_Init();
 8001fca:	f000 f8fd 	bl	80021c8 <_ZL12MX_DAC1_Initv>
  MX_DAC2_Init();
 8001fce:	f000 f93f 	bl	8002250 <_ZL12MX_DAC2_Initv>
  MX_SPI2_Init();
 8001fd2:	f000 fa0d 	bl	80023f0 <_ZL12MX_SPI2_Initv>
  MX_I2C1_Init();
 8001fd6:	f000 f96f 	bl	80022b8 <_ZL12MX_I2C1_Initv>
  MX_I2C2_Init();
 8001fda:	f000 f9bb 	bl	8002354 <_ZL12MX_I2C2_Initv>
  MX_TIM7_Init();
 8001fde:	f000 fa49 	bl	8002474 <_ZL12MX_TIM7_Initv>
  MX_TIM13_Init();
 8001fe2:	f000 fa87 	bl	80024f4 <_ZL13MX_TIM13_Initv>
  /* USER CODE BEGIN 2 */
	Port.begin(1, &huart1, &huart1);
 8001fe6:	4b31      	ldr	r3, [pc, #196]	@ (80020ac <main+0x104>)
 8001fe8:	4a30      	ldr	r2, [pc, #192]	@ (80020ac <main+0x104>)
 8001fea:	2101      	movs	r1, #1
 8001fec:	4830      	ldr	r0, [pc, #192]	@ (80020b0 <main+0x108>)
 8001fee:	f7fe fde2 	bl	8000bb6 <_ZN13MidiInterface5beginEhP20__UART_HandleTypeDefS1_>

	Port.setHandleClock(Handle_Clock);
 8001ff2:	4930      	ldr	r1, [pc, #192]	@ (80020b4 <main+0x10c>)
 8001ff4:	482e      	ldr	r0, [pc, #184]	@ (80020b0 <main+0x108>)
 8001ff6:	f7ff fb18 	bl	800162a <_ZN13MidiInterface14setHandleClockEPFvvE>
	Port.setHandleStart(Handle_Start);
 8001ffa:	492f      	ldr	r1, [pc, #188]	@ (80020b8 <main+0x110>)
 8001ffc:	482c      	ldr	r0, [pc, #176]	@ (80020b0 <main+0x108>)
 8001ffe:	f7ff fb22 	bl	8001646 <_ZN13MidiInterface14setHandleStartEPFvvE>
	Port.setHandleStop(Handle_Stop);
 8002002:	492e      	ldr	r1, [pc, #184]	@ (80020bc <main+0x114>)
 8002004:	482a      	ldr	r0, [pc, #168]	@ (80020b0 <main+0x108>)
 8002006:	f7ff fb2c 	bl	8001662 <_ZN13MidiInterface13setHandleStopEPFvvE>
	Port.setHandleNoteOn(Handle_NoteOn);
 800200a:	492d      	ldr	r1, [pc, #180]	@ (80020c0 <main+0x118>)
 800200c:	4828      	ldr	r0, [pc, #160]	@ (80020b0 <main+0x108>)
 800200e:	f7ff fafe 	bl	800160e <_ZN13MidiInterface15setHandleNoteOnEPFvhhhE>
	Port.setHandleNoteOff(Handle_NoteOff);
 8002012:	492c      	ldr	r1, [pc, #176]	@ (80020c4 <main+0x11c>)
 8002014:	4826      	ldr	r0, [pc, #152]	@ (80020b0 <main+0x108>)
 8002016:	f7ff faec 	bl	80015f2 <_ZN13MidiInterface16setHandleNoteOffEPFvhhhE>
//	Port.setHandleControlChange(Handle_CC16);
//	Port.setHandleControlChange(ADSR_HandleCC);

//	 printf("Great Succes!\n\r");

	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800201a:	2100      	movs	r1, #0
 800201c:	482a      	ldr	r0, [pc, #168]	@ (80020c8 <main+0x120>)
 800201e:	f001 fbb7 	bl	8003790 <HAL_DAC_Start>
    HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8002022:	2110      	movs	r1, #16
 8002024:	4828      	ldr	r0, [pc, #160]	@ (80020c8 <main+0x120>)
 8002026:	f001 fbb3 	bl	8003790 <HAL_DAC_Start>
    HAL_DAC_Start(&hdac2, DAC_CHANNEL_1);
 800202a:	2100      	movs	r1, #0
 800202c:	4827      	ldr	r0, [pc, #156]	@ (80020cc <main+0x124>)
 800202e:	f001 fbaf 	bl	8003790 <HAL_DAC_Start>
    HAL_SPI_Init(&hspi2);
 8002032:	4827      	ldr	r0, [pc, #156]	@ (80020d0 <main+0x128>)
 8002034:	f003 fef4 	bl	8005e20 <HAL_SPI_Init>

    ChannelConfig config;
    ChannelConfig_2 config2;
    dac_init(&config, &config2);
 8002038:	1d3a      	adds	r2, r7, #4
 800203a:	f107 0310 	add.w	r3, r7, #16
 800203e:	4611      	mov	r1, r2
 8002040:	4618      	mov	r0, r3
 8002042:	f000 fc25 	bl	8002890 <dac_init>

    ssd1306_Init();
 8002046:	f000 fc8b 	bl	8002960 <ssd1306_Init>
    ssd1306_SetCursor(5, 50);
 800204a:	2132      	movs	r1, #50	@ 0x32
 800204c:	2005      	movs	r0, #5
 800204e:	f000 fe3b 	bl	8002cc8 <ssd1306_SetCursor>
    ssd1306_WriteString(tekstas, Font_7x10, White);
 8002052:	4b20      	ldr	r3, [pc, #128]	@ (80020d4 <main+0x12c>)
 8002054:	f107 001c 	add.w	r0, r7, #28
 8002058:	2201      	movs	r2, #1
 800205a:	9200      	str	r2, [sp, #0]
 800205c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800205e:	f000 fe0d 	bl	8002c7c <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8002062:	f000 fcff 	bl	8002a64 <ssd1306_UpdateScreen>

    for (int i = 0; i < NUM_ENVELOPES; i++) {
 8002066:	2300      	movs	r3, #0
 8002068:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800206a:	e00c      	b.n	8002086 <main+0xde>
        ADSR_Init(&envelopes[i]);
 800206c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800206e:	4613      	mov	r3, r2
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	1a9b      	subs	r3, r3, r2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	4a18      	ldr	r2, [pc, #96]	@ (80020d8 <main+0x130>)
 8002078:	4413      	add	r3, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fe58 	bl	8001d30 <ADSR_Init>
    for (int i = 0; i < NUM_ENVELOPES; i++) {
 8002080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002082:	3301      	adds	r3, #1
 8002084:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002088:	2b01      	cmp	r3, #1
 800208a:	ddef      	ble.n	800206c <main+0xc4>
    }

    HAL_TIM_Base_Start_IT(&htim7);
 800208c:	4813      	ldr	r0, [pc, #76]	@ (80020dc <main+0x134>)
 800208e:	f004 f8d5 	bl	800623c <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim13);
 8002092:	4813      	ldr	r0, [pc, #76]	@ (80020e0 <main+0x138>)
 8002094:	f004 f8d2 	bl	800623c <HAL_TIM_Base_Start_IT>
    printf("INIT done \n");
 8002098:	4812      	ldr	r0, [pc, #72]	@ (80020e4 <main+0x13c>)
 800209a:	f005 fd09 	bl	8007ab0 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		Port.read();
 800209e:	4804      	ldr	r0, [pc, #16]	@ (80020b0 <main+0x108>)
 80020a0:	f7fe ff36 	bl	8000f10 <_ZN13MidiInterface4readEv>
 80020a4:	e7fb      	b.n	800209e <main+0xf6>
 80020a6:	bf00      	nop
 80020a8:	08008218 	.word	0x08008218
 80020ac:	2000028c 	.word	0x2000028c
 80020b0:	20000320 	.word	0x20000320
 80020b4:	08001cd5 	.word	0x08001cd5
 80020b8:	08001d09 	.word	0x08001d09
 80020bc:	08001d21 	.word	0x08001d21
 80020c0:	080026a1 	.word	0x080026a1
 80020c4:	080027bd 	.word	0x080027bd
 80020c8:	200000c0 	.word	0x200000c0
 80020cc:	200000d4 	.word	0x200000d4
 80020d0:	20000190 	.word	0x20000190
 80020d4:	080089a8 	.word	0x080089a8
 80020d8:	20000088 	.word	0x20000088
 80020dc:	200001f4 	.word	0x200001f4
 80020e0:	20000240 	.word	0x20000240
 80020e4:	0800820c 	.word	0x0800820c

080020e8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b09a      	sub	sp, #104	@ 0x68
 80020ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020ee:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80020f2:	2228      	movs	r2, #40	@ 0x28
 80020f4:	2100      	movs	r1, #0
 80020f6:	4618      	mov	r0, r3
 80020f8:	f005 fdba 	bl	8007c70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800210c:	463b      	mov	r3, r7
 800210e:	222c      	movs	r2, #44	@ 0x2c
 8002110:	2100      	movs	r1, #0
 8002112:	4618      	mov	r0, r3
 8002114:	f005 fdac 	bl	8007c70 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8002118:	2303      	movs	r3, #3
 800211a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800211c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002120:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002122:	2300      	movs	r3, #0
 8002124:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002126:	2301      	movs	r3, #1
 8002128:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800212a:	2310      	movs	r3, #16
 800212c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800212e:	2302      	movs	r3, #2
 8002130:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002132:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002136:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002138:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800213c:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800213e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002142:	4618      	mov	r0, r3
 8002144:	f002 fa9a 	bl	800467c <HAL_RCC_OscConfig>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	bf14      	ite	ne
 800214e:	2301      	movne	r3, #1
 8002150:	2300      	moveq	r3, #0
 8002152:	b2db      	uxtb	r3, r3
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8002158:	f000 fb62 	bl	8002820 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800215c:	230f      	movs	r3, #15
 800215e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002160:	2302      	movs	r3, #2
 8002162:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002164:	2300      	movs	r3, #0
 8002166:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002168:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800216c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800216e:	2300      	movs	r3, #0
 8002170:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002172:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002176:	2102      	movs	r1, #2
 8002178:	4618      	mov	r0, r3
 800217a:	f003 fabd 	bl	80056f8 <HAL_RCC_ClockConfig>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf14      	ite	ne
 8002184:	2301      	movne	r3, #1
 8002186:	2300      	moveq	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 800218e:	f000 fb47 	bl	8002820 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8002192:	2361      	movs	r3, #97	@ 0x61
 8002194:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 8002196:	2301      	movs	r3, #1
 8002198:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021a2:	463b      	mov	r3, r7
 80021a4:	4618      	mov	r0, r3
 80021a6:	f003 fcc7 	bl	8005b38 <HAL_RCCEx_PeriphCLKConfig>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	bf14      	ite	ne
 80021b0:	2301      	movne	r3, #1
 80021b2:	2300      	moveq	r3, #0
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <_Z18SystemClock_Configv+0xd6>
  {
    Error_Handler();
 80021ba:	f000 fb31 	bl	8002820 <Error_Handler>
  }
}
 80021be:	bf00      	nop
 80021c0:	3768      	adds	r7, #104	@ 0x68
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
	...

080021c8 <_ZL12MX_DAC1_Initv>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80021ce:	1d3b      	adds	r3, r7, #4
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80021d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002248 <_ZL12MX_DAC1_Initv+0x80>)
 80021da:	4a1c      	ldr	r2, [pc, #112]	@ (800224c <_ZL12MX_DAC1_Initv+0x84>)
 80021dc:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80021de:	481a      	ldr	r0, [pc, #104]	@ (8002248 <_ZL12MX_DAC1_Initv+0x80>)
 80021e0:	f001 fa8f 	bl	8003702 <HAL_DAC_Init>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	bf14      	ite	ne
 80021ea:	2301      	movne	r3, #1
 80021ec:	2300      	moveq	r3, #0
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <_ZL12MX_DAC1_Initv+0x30>
  {
    Error_Handler();
 80021f4:	f000 fb14 	bl	8002820 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80021fc:	2300      	movs	r3, #0
 80021fe:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002200:	1d3b      	adds	r3, r7, #4
 8002202:	2200      	movs	r2, #0
 8002204:	4619      	mov	r1, r3
 8002206:	4810      	ldr	r0, [pc, #64]	@ (8002248 <_ZL12MX_DAC1_Initv+0x80>)
 8002208:	f001 fb0d 	bl	8003826 <HAL_DAC_ConfigChannel>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	bf14      	ite	ne
 8002212:	2301      	movne	r3, #1
 8002214:	2300      	moveq	r3, #0
 8002216:	b2db      	uxtb	r3, r3
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <_ZL12MX_DAC1_Initv+0x58>
  {
    Error_Handler();
 800221c:	f000 fb00 	bl	8002820 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002220:	1d3b      	adds	r3, r7, #4
 8002222:	2210      	movs	r2, #16
 8002224:	4619      	mov	r1, r3
 8002226:	4808      	ldr	r0, [pc, #32]	@ (8002248 <_ZL12MX_DAC1_Initv+0x80>)
 8002228:	f001 fafd 	bl	8003826 <HAL_DAC_ConfigChannel>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	bf14      	ite	ne
 8002232:	2301      	movne	r3, #1
 8002234:	2300      	moveq	r3, #0
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <_ZL12MX_DAC1_Initv+0x78>
  {
    Error_Handler();
 800223c:	f000 faf0 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002240:	bf00      	nop
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	200000c0 	.word	0x200000c0
 800224c:	40007400 	.word	0x40007400

08002250 <_ZL12MX_DAC2_Initv>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8002260:	4b13      	ldr	r3, [pc, #76]	@ (80022b0 <_ZL12MX_DAC2_Initv+0x60>)
 8002262:	4a14      	ldr	r2, [pc, #80]	@ (80022b4 <_ZL12MX_DAC2_Initv+0x64>)
 8002264:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8002266:	4812      	ldr	r0, [pc, #72]	@ (80022b0 <_ZL12MX_DAC2_Initv+0x60>)
 8002268:	f001 fa4b 	bl	8003702 <HAL_DAC_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	bf14      	ite	ne
 8002272:	2301      	movne	r3, #1
 8002274:	2300      	moveq	r3, #0
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <_ZL12MX_DAC2_Initv+0x30>
  {
    Error_Handler();
 800227c:	f000 fad0 	bl	8002820 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002280:	2300      	movs	r3, #0
 8002282:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002284:	2300      	movs	r3, #0
 8002286:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002288:	1d3b      	adds	r3, r7, #4
 800228a:	2200      	movs	r2, #0
 800228c:	4619      	mov	r1, r3
 800228e:	4808      	ldr	r0, [pc, #32]	@ (80022b0 <_ZL12MX_DAC2_Initv+0x60>)
 8002290:	f001 fac9 	bl	8003826 <HAL_DAC_ConfigChannel>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	bf14      	ite	ne
 800229a:	2301      	movne	r3, #1
 800229c:	2300      	moveq	r3, #0
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <_ZL12MX_DAC2_Initv+0x58>
  {
    Error_Handler();
 80022a4:	f000 fabc 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 80022a8:	bf00      	nop
 80022aa:	3710      	adds	r7, #16
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	200000d4 	.word	0x200000d4
 80022b4:	40009800 	.word	0x40009800

080022b8 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80022bc:	4b22      	ldr	r3, [pc, #136]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 80022be:	4a23      	ldr	r2, [pc, #140]	@ (800234c <_ZL12MX_I2C1_Initv+0x94>)
 80022c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 80022c2:	4b21      	ldr	r3, [pc, #132]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 80022c4:	4a22      	ldr	r2, [pc, #136]	@ (8002350 <_ZL12MX_I2C1_Initv+0x98>)
 80022c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80022c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 80022d0:	2201      	movs	r2, #1
 80022d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80022da:	4b1b      	ldr	r3, [pc, #108]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 80022dc:	2200      	movs	r2, #0
 80022de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022e0:	4b19      	ldr	r3, [pc, #100]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022e6:	4b18      	ldr	r3, [pc, #96]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022ec:	4b16      	ldr	r3, [pc, #88]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022f2:	4815      	ldr	r0, [pc, #84]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 80022f4:	f001 fd0c 	bl	8003d10 <HAL_I2C_Init>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	bf14      	ite	ne
 80022fe:	2301      	movne	r3, #1
 8002300:	2300      	moveq	r3, #0
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8002308:	f000 fa8a 	bl	8002820 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800230c:	2100      	movs	r1, #0
 800230e:	480e      	ldr	r0, [pc, #56]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 8002310:	f002 f91c 	bl	800454c <HAL_I2CEx_ConfigAnalogFilter>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	bf14      	ite	ne
 800231a:	2301      	movne	r3, #1
 800231c:	2300      	moveq	r3, #0
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8002324:	f000 fa7c 	bl	8002820 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002328:	2100      	movs	r1, #0
 800232a:	4807      	ldr	r0, [pc, #28]	@ (8002348 <_ZL12MX_I2C1_Initv+0x90>)
 800232c:	f002 f959 	bl	80045e2 <HAL_I2CEx_ConfigDigitalFilter>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	bf14      	ite	ne
 8002336:	2301      	movne	r3, #1
 8002338:	2300      	moveq	r3, #0
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8002340:	f000 fa6e 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002344:	bf00      	nop
 8002346:	bd80      	pop	{r7, pc}
 8002348:	200000e8 	.word	0x200000e8
 800234c:	40005400 	.word	0x40005400
 8002350:	00201d2b 	.word	0x00201d2b

08002354 <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002358:	4b22      	ldr	r3, [pc, #136]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 800235a:	4a23      	ldr	r2, [pc, #140]	@ (80023e8 <_ZL12MX_I2C2_Initv+0x94>)
 800235c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0010020A;
 800235e:	4b21      	ldr	r3, [pc, #132]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 8002360:	4a22      	ldr	r2, [pc, #136]	@ (80023ec <_ZL12MX_I2C2_Initv+0x98>)
 8002362:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002364:	4b1f      	ldr	r3, [pc, #124]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 8002366:	2200      	movs	r2, #0
 8002368:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800236a:	4b1e      	ldr	r3, [pc, #120]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 800236c:	2201      	movs	r2, #1
 800236e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002370:	4b1c      	ldr	r3, [pc, #112]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 8002372:	2200      	movs	r2, #0
 8002374:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002376:	4b1b      	ldr	r3, [pc, #108]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 8002378:	2200      	movs	r2, #0
 800237a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800237c:	4b19      	ldr	r3, [pc, #100]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 800237e:	2200      	movs	r2, #0
 8002380:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002382:	4b18      	ldr	r3, [pc, #96]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 8002384:	2200      	movs	r2, #0
 8002386:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002388:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 800238a:	2200      	movs	r2, #0
 800238c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800238e:	4815      	ldr	r0, [pc, #84]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 8002390:	f001 fcbe 	bl	8003d10 <HAL_I2C_Init>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	bf14      	ite	ne
 800239a:	2301      	movne	r3, #1
 800239c:	2300      	moveq	r3, #0
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <_ZL12MX_I2C2_Initv+0x54>
  {
    Error_Handler();
 80023a4:	f000 fa3c 	bl	8002820 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80023a8:	2100      	movs	r1, #0
 80023aa:	480e      	ldr	r0, [pc, #56]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 80023ac:	f002 f8ce 	bl	800454c <HAL_I2CEx_ConfigAnalogFilter>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	bf14      	ite	ne
 80023b6:	2301      	movne	r3, #1
 80023b8:	2300      	moveq	r3, #0
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <_ZL12MX_I2C2_Initv+0x70>
  {
    Error_Handler();
 80023c0:	f000 fa2e 	bl	8002820 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80023c4:	2100      	movs	r1, #0
 80023c6:	4807      	ldr	r0, [pc, #28]	@ (80023e4 <_ZL12MX_I2C2_Initv+0x90>)
 80023c8:	f002 f90b 	bl	80045e2 <HAL_I2CEx_ConfigDigitalFilter>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	bf14      	ite	ne
 80023d2:	2301      	movne	r3, #1
 80023d4:	2300      	moveq	r3, #0
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <_ZL12MX_I2C2_Initv+0x8c>
  {
    Error_Handler();
 80023dc:	f000 fa20 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80023e0:	bf00      	nop
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	2000013c 	.word	0x2000013c
 80023e8:	40005800 	.word	0x40005800
 80023ec:	0010020a 	.word	0x0010020a

080023f0 <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80023f4:	4b1d      	ldr	r3, [pc, #116]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 80023f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002470 <_ZL12MX_SPI2_Initv+0x80>)
 80023f8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80023fa:	4b1c      	ldr	r3, [pc, #112]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 80023fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002400:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002402:	4b1a      	ldr	r3, [pc, #104]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 8002404:	2200      	movs	r2, #0
 8002406:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8002408:	4b18      	ldr	r3, [pc, #96]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 800240a:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 800240e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002410:	4b16      	ldr	r3, [pc, #88]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 8002412:	2202      	movs	r2, #2
 8002414:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002416:	4b15      	ldr	r3, [pc, #84]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 8002418:	2200      	movs	r2, #0
 800241a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800241c:	4b13      	ldr	r3, [pc, #76]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 800241e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002422:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002424:	4b11      	ldr	r3, [pc, #68]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 8002426:	2200      	movs	r2, #0
 8002428:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800242a:	4b10      	ldr	r3, [pc, #64]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 800242c:	2200      	movs	r2, #0
 800242e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002430:	4b0e      	ldr	r3, [pc, #56]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 8002432:	2200      	movs	r2, #0
 8002434:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002436:	4b0d      	ldr	r3, [pc, #52]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 8002438:	2200      	movs	r2, #0
 800243a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800243c:	4b0b      	ldr	r3, [pc, #44]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 800243e:	2207      	movs	r2, #7
 8002440:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002442:	4b0a      	ldr	r3, [pc, #40]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 8002444:	2200      	movs	r2, #0
 8002446:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002448:	4b08      	ldr	r3, [pc, #32]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 800244a:	2208      	movs	r2, #8
 800244c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800244e:	4807      	ldr	r0, [pc, #28]	@ (800246c <_ZL12MX_SPI2_Initv+0x7c>)
 8002450:	f003 fce6 	bl	8005e20 <HAL_SPI_Init>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	bf14      	ite	ne
 800245a:	2301      	movne	r3, #1
 800245c:	2300      	moveq	r3, #0
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <_ZL12MX_SPI2_Initv+0x78>
  {
    Error_Handler();
 8002464:	f000 f9dc 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002468:	bf00      	nop
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000190 	.word	0x20000190
 8002470:	40003800 	.word	0x40003800

08002474 <_ZL12MX_TIM7_Initv>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800247a:	463b      	mov	r3, r7
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002482:	4b1a      	ldr	r3, [pc, #104]	@ (80024ec <_ZL12MX_TIM7_Initv+0x78>)
 8002484:	4a1a      	ldr	r2, [pc, #104]	@ (80024f0 <_ZL12MX_TIM7_Initv+0x7c>)
 8002486:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7199;
 8002488:	4b18      	ldr	r3, [pc, #96]	@ (80024ec <_ZL12MX_TIM7_Initv+0x78>)
 800248a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800248e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002490:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <_ZL12MX_TIM7_Initv+0x78>)
 8002492:	2200      	movs	r2, #0
 8002494:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1;
 8002496:	4b15      	ldr	r3, [pc, #84]	@ (80024ec <_ZL12MX_TIM7_Initv+0x78>)
 8002498:	2201      	movs	r2, #1
 800249a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800249c:	4b13      	ldr	r3, [pc, #76]	@ (80024ec <_ZL12MX_TIM7_Initv+0x78>)
 800249e:	2200      	movs	r2, #0
 80024a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80024a2:	4812      	ldr	r0, [pc, #72]	@ (80024ec <_ZL12MX_TIM7_Initv+0x78>)
 80024a4:	f003 fe7b 	bl	800619e <HAL_TIM_Base_Init>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	bf14      	ite	ne
 80024ae:	2301      	movne	r3, #1
 80024b0:	2300      	moveq	r3, #0
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <_ZL12MX_TIM7_Initv+0x48>
  {
    Error_Handler();
 80024b8:	f000 f9b2 	bl	8002820 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024bc:	2300      	movs	r3, #0
 80024be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024c0:	2300      	movs	r3, #0
 80024c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80024c4:	463b      	mov	r3, r7
 80024c6:	4619      	mov	r1, r3
 80024c8:	4808      	ldr	r0, [pc, #32]	@ (80024ec <_ZL12MX_TIM7_Initv+0x78>)
 80024ca:	f004 f8dd 	bl	8006688 <HAL_TIMEx_MasterConfigSynchronization>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	bf14      	ite	ne
 80024d4:	2301      	movne	r3, #1
 80024d6:	2300      	moveq	r3, #0
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <_ZL12MX_TIM7_Initv+0x6e>
  {
    Error_Handler();
 80024de:	f000 f99f 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	200001f4 	.word	0x200001f4
 80024f0:	40001400 	.word	0x40001400

080024f4 <_ZL13MX_TIM13_Initv>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80024f8:	4b10      	ldr	r3, [pc, #64]	@ (800253c <_ZL13MX_TIM13_Initv+0x48>)
 80024fa:	4a11      	ldr	r2, [pc, #68]	@ (8002540 <_ZL13MX_TIM13_Initv+0x4c>)
 80024fc:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 7199;
 80024fe:	4b0f      	ldr	r3, [pc, #60]	@ (800253c <_ZL13MX_TIM13_Initv+0x48>)
 8002500:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002504:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002506:	4b0d      	ldr	r3, [pc, #52]	@ (800253c <_ZL13MX_TIM13_Initv+0x48>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100;
 800250c:	4b0b      	ldr	r3, [pc, #44]	@ (800253c <_ZL13MX_TIM13_Initv+0x48>)
 800250e:	2264      	movs	r2, #100	@ 0x64
 8002510:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002512:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <_ZL13MX_TIM13_Initv+0x48>)
 8002514:	2200      	movs	r2, #0
 8002516:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002518:	4b08      	ldr	r3, [pc, #32]	@ (800253c <_ZL13MX_TIM13_Initv+0x48>)
 800251a:	2200      	movs	r2, #0
 800251c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800251e:	4807      	ldr	r0, [pc, #28]	@ (800253c <_ZL13MX_TIM13_Initv+0x48>)
 8002520:	f003 fe3d 	bl	800619e <HAL_TIM_Base_Init>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	bf14      	ite	ne
 800252a:	2301      	movne	r3, #1
 800252c:	2300      	moveq	r3, #0
 800252e:	b2db      	uxtb	r3, r3
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <_ZL13MX_TIM13_Initv+0x44>
  {
    Error_Handler();
 8002534:	f000 f974 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002538:	bf00      	nop
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20000240 	.word	0x20000240
 8002540:	40001c00 	.word	0x40001c00

08002544 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002548:	4b16      	ldr	r3, [pc, #88]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 800254a:	4a17      	ldr	r2, [pc, #92]	@ (80025a8 <_ZL19MX_USART1_UART_Initv+0x64>)
 800254c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 31250;
 800254e:	4b15      	ldr	r3, [pc, #84]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002550:	f647 2212 	movw	r2, #31250	@ 0x7a12
 8002554:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002556:	4b13      	ldr	r3, [pc, #76]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800255c:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 800255e:	2200      	movs	r2, #0
 8002560:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002562:	4b10      	ldr	r3, [pc, #64]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002564:	2200      	movs	r2, #0
 8002566:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8002568:	4b0e      	ldr	r3, [pc, #56]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 800256a:	2204      	movs	r2, #4
 800256c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800256e:	4b0d      	ldr	r3, [pc, #52]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002570:	2200      	movs	r2, #0
 8002572:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002574:	4b0b      	ldr	r3, [pc, #44]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002576:	2200      	movs	r2, #0
 8002578:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800257a:	4b0a      	ldr	r3, [pc, #40]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 800257c:	2200      	movs	r2, #0
 800257e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002580:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002582:	2200      	movs	r2, #0
 8002584:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002586:	4807      	ldr	r0, [pc, #28]	@ (80025a4 <_ZL19MX_USART1_UART_Initv+0x60>)
 8002588:	f004 f906 	bl	8006798 <HAL_UART_Init>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	bf14      	ite	ne
 8002592:	2301      	movne	r3, #1
 8002594:	2300      	moveq	r3, #0
 8002596:	b2db      	uxtb	r3, r3
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <_ZL19MX_USART1_UART_Initv+0x5c>
  {
    Error_Handler();
 800259c:	f000 f940 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	2000028c 	.word	0x2000028c
 80025a8:	40013800 	.word	0x40013800

080025ac <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08a      	sub	sp, #40	@ 0x28
 80025b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b2:	f107 0314 	add.w	r3, r7, #20
 80025b6:	2200      	movs	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	605a      	str	r2, [r3, #4]
 80025bc:	609a      	str	r2, [r3, #8]
 80025be:	60da      	str	r2, [r3, #12]
 80025c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025c2:	4b34      	ldr	r3, [pc, #208]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	4a33      	ldr	r2, [pc, #204]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 80025c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80025cc:	6153      	str	r3, [r2, #20]
 80025ce:	4b31      	ldr	r3, [pc, #196]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025d6:	613b      	str	r3, [r7, #16]
 80025d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025da:	4b2e      	ldr	r3, [pc, #184]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 80025dc:	695b      	ldr	r3, [r3, #20]
 80025de:	4a2d      	ldr	r2, [pc, #180]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 80025e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80025e4:	6153      	str	r3, [r2, #20]
 80025e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 80025e8:	695b      	ldr	r3, [r3, #20]
 80025ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f2:	4b28      	ldr	r3, [pc, #160]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 80025f4:	695b      	ldr	r3, [r3, #20]
 80025f6:	4a27      	ldr	r2, [pc, #156]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 80025f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025fc:	6153      	str	r3, [r2, #20]
 80025fe:	4b25      	ldr	r3, [pc, #148]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002606:	60bb      	str	r3, [r7, #8]
 8002608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800260a:	4b22      	ldr	r3, [pc, #136]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	4a21      	ldr	r2, [pc, #132]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 8002610:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002614:	6153      	str	r3, [r2, #20]
 8002616:	4b1f      	ldr	r3, [pc, #124]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800261e:	607b      	str	r3, [r7, #4]
 8002620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002622:	4b1c      	ldr	r3, [pc, #112]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	4a1b      	ldr	r2, [pc, #108]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 8002628:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800262c:	6153      	str	r3, [r2, #20]
 800262e:	4b19      	ldr	r3, [pc, #100]	@ (8002694 <_ZL12MX_GPIO_Initv+0xe8>)
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002636:	603b      	str	r3, [r7, #0]
 8002638:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800263a:	2200      	movs	r2, #0
 800263c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002640:	4815      	ldr	r0, [pc, #84]	@ (8002698 <_ZL12MX_GPIO_Initv+0xec>)
 8002642:	f001 fb33 	bl	8003cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, gate1_Pin|gate2_Pin|gate3_Pin, GPIO_PIN_RESET);
 8002646:	2200      	movs	r2, #0
 8002648:	2107      	movs	r1, #7
 800264a:	4814      	ldr	r0, [pc, #80]	@ (800269c <_ZL12MX_GPIO_Initv+0xf0>)
 800264c:	f001 fb2e 	bl	8003cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002650:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002656:	2301      	movs	r3, #1
 8002658:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265e:	2300      	movs	r3, #0
 8002660:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002662:	f107 0314 	add.w	r3, r7, #20
 8002666:	4619      	mov	r1, r3
 8002668:	480b      	ldr	r0, [pc, #44]	@ (8002698 <_ZL12MX_GPIO_Initv+0xec>)
 800266a:	f001 f9a5 	bl	80039b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : gate1_Pin gate2_Pin gate3_Pin */
  GPIO_InitStruct.Pin = gate1_Pin|gate2_Pin|gate3_Pin;
 800266e:	2307      	movs	r3, #7
 8002670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002672:	2301      	movs	r3, #1
 8002674:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002676:	2300      	movs	r3, #0
 8002678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267a:	2300      	movs	r3, #0
 800267c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800267e:	f107 0314 	add.w	r3, r7, #20
 8002682:	4619      	mov	r1, r3
 8002684:	4805      	ldr	r0, [pc, #20]	@ (800269c <_ZL12MX_GPIO_Initv+0xf0>)
 8002686:	f001 f997 	bl	80039b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800268a:	bf00      	nop
 800268c:	3728      	adds	r7, #40	@ 0x28
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40021000 	.word	0x40021000
 8002698:	48000800 	.word	0x48000800
 800269c:	48000400 	.word	0x48000400

080026a0 <_Z13Handle_NoteOnhhh>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
	__NOP();
}


void Handle_NoteOn(uint8_t channel, uint8_t note, uint8_t velocity) {
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b088      	sub	sp, #32
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	71fb      	strb	r3, [r7, #7]
 80026aa:	460b      	mov	r3, r1
 80026ac:	71bb      	strb	r3, [r7, #6]
 80026ae:	4613      	mov	r3, r2
 80026b0:	717b      	strb	r3, [r7, #5]
    uint32_t pitch_CV = (uint32_t)((note * 0.0833333333 * X) / (3.3 / 4096));  // Calculate pitch CV from MIDI note
 80026b2:	79bb      	ldrb	r3, [r7, #6]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7fd fed9 	bl	800046c <__aeabi_i2d>
 80026ba:	a33e      	add	r3, pc, #248	@ (adr r3, 80027b4 <_Z13Handle_NoteOnhhh+0x114>)
 80026bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c0:	f7fd ff3e 	bl	8000540 <__aeabi_dmul>
 80026c4:	4602      	mov	r2, r0
 80026c6:	460b      	mov	r3, r1
 80026c8:	4610      	mov	r0, r2
 80026ca:	4619      	mov	r1, r3
 80026cc:	f04f 0200 	mov.w	r2, #0
 80026d0:	4b31      	ldr	r3, [pc, #196]	@ (8002798 <_Z13Handle_NoteOnhhh+0xf8>)
 80026d2:	f7fd ff35 	bl	8000540 <__aeabi_dmul>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	4610      	mov	r0, r2
 80026dc:	4619      	mov	r1, r3
 80026de:	a328      	add	r3, pc, #160	@ (adr r3, 8002780 <_Z13Handle_NoteOnhhh+0xe0>)
 80026e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026e4:	f7fe f856 	bl	8000794 <__aeabi_ddiv>
 80026e8:	4602      	mov	r2, r0
 80026ea:	460b      	mov	r3, r1
 80026ec:	4610      	mov	r0, r2
 80026ee:	4619      	mov	r1, r3
 80026f0:	f7fe f938 	bl	8000964 <__aeabi_d2uiz>
 80026f4:	4603      	mov	r3, r0
 80026f6:	61fb      	str	r3, [r7, #28]
    uint32_t velo_CV = (uint32_t)((velocity / 127.0) * 65535);
 80026f8:	797b      	ldrb	r3, [r7, #5]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fd feb6 	bl	800046c <__aeabi_i2d>
 8002700:	a321      	add	r3, pc, #132	@ (adr r3, 8002788 <_Z13Handle_NoteOnhhh+0xe8>)
 8002702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002706:	f7fe f845 	bl	8000794 <__aeabi_ddiv>
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	4610      	mov	r0, r2
 8002710:	4619      	mov	r1, r3
 8002712:	a31f      	add	r3, pc, #124	@ (adr r3, 8002790 <_Z13Handle_NoteOnhhh+0xf0>)
 8002714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002718:	f7fd ff12 	bl	8000540 <__aeabi_dmul>
 800271c:	4602      	mov	r2, r0
 800271e:	460b      	mov	r3, r1
 8002720:	4610      	mov	r0, r2
 8002722:	4619      	mov	r1, r3
 8002724:	f7fe f91e 	bl	8000964 <__aeabi_d2uiz>
 8002728:	4603      	mov	r3, r0
 800272a:	61bb      	str	r3, [r7, #24]




    // If no notes are currently active, send the first note to DAC_CHANNEL_1
    if (!first_note_active) {
 800272c:	4b1b      	ldr	r3, [pc, #108]	@ (800279c <_Z13Handle_NoteOnhhh+0xfc>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	f083 0301 	eor.w	r3, r3, #1
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00a      	beq.n	8002750 <_Z13Handle_NoteOnhhh+0xb0>
        pitch1_CV = pitch_CV;
 800273a:	4a19      	ldr	r2, [pc, #100]	@ (80027a0 <_Z13Handle_NoteOnhhh+0x100>)
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	6013      	str	r3, [r2, #0]

        ADSR_SetGateSignal(&envelopes[0], 1);
 8002740:	2101      	movs	r1, #1
 8002742:	4818      	ldr	r0, [pc, #96]	@ (80027a4 <_Z13Handle_NoteOnhhh+0x104>)
 8002744:	f7ff fba0 	bl	8001e88 <ADSR_SetGateSignal>
//        if (dac.ready()) {
//         dac.Write((uint16_t)pitch1_CV, 30000);
        // Also output the same value to DAC_CHANNEL_2 as default
//        HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, pitch1_CV);
//        HAL_GPIO_WritePin(GPIOB, gate3_Pin, GPIO_PIN_SET);  // Indicate first note is on via gate3_Pin
        first_note_active = true;  // First note is now active
 8002748:	4b14      	ldr	r3, [pc, #80]	@ (800279c <_Z13Handle_NoteOnhhh+0xfc>)
 800274a:	2201      	movs	r2, #1
 800274c:	701a      	strb	r2, [r3, #0]
        pitch2_CV = pitch_CV;
//        HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, pitch2_CV);
        HAL_GPIO_WritePin(GPIOB, gate2_Pin, GPIO_PIN_SET);  // Indicate second note is on via gate2_Pin
        second_note_active = true;  // Second note is now active
    }
	}
 800274e:	e011      	b.n	8002774 <_Z13Handle_NoteOnhhh+0xd4>
    else if (!second_note_active) {
 8002750:	4b15      	ldr	r3, [pc, #84]	@ (80027a8 <_Z13Handle_NoteOnhhh+0x108>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	f083 0301 	eor.w	r3, r3, #1
 8002758:	b2db      	uxtb	r3, r3
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00a      	beq.n	8002774 <_Z13Handle_NoteOnhhh+0xd4>
        pitch2_CV = pitch_CV;
 800275e:	4a13      	ldr	r2, [pc, #76]	@ (80027ac <_Z13Handle_NoteOnhhh+0x10c>)
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	6013      	str	r3, [r2, #0]
        HAL_GPIO_WritePin(GPIOB, gate2_Pin, GPIO_PIN_SET);  // Indicate second note is on via gate2_Pin
 8002764:	2201      	movs	r2, #1
 8002766:	2102      	movs	r1, #2
 8002768:	4811      	ldr	r0, [pc, #68]	@ (80027b0 <_Z13Handle_NoteOnhhh+0x110>)
 800276a:	f001 fa9f 	bl	8003cac <HAL_GPIO_WritePin>
        second_note_active = true;  // Second note is now active
 800276e:	4b0e      	ldr	r3, [pc, #56]	@ (80027a8 <_Z13Handle_NoteOnhhh+0x108>)
 8002770:	2201      	movs	r2, #1
 8002772:	701a      	strb	r2, [r3, #0]
	}
 8002774:	bf00      	nop
 8002776:	3720      	adds	r7, #32
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	f3af 8000 	nop.w
 8002780:	66666666 	.word	0x66666666
 8002784:	3f4a6666 	.word	0x3f4a6666
 8002788:	00000000 	.word	0x00000000
 800278c:	405fc000 	.word	0x405fc000
 8002790:	00000000 	.word	0x00000000
 8002794:	40efffe0 	.word	0x40efffe0
 8002798:	3fd00000 	.word	0x3fd00000
 800279c:	20000314 	.word	0x20000314
 80027a0:	20000318 	.word	0x20000318
 80027a4:	20000088 	.word	0x20000088
 80027a8:	20000315 	.word	0x20000315
 80027ac:	2000031c 	.word	0x2000031c
 80027b0:	48000400 	.word	0x48000400
 80027b4:	5530aed6 	.word	0x5530aed6
 80027b8:	3fb55555 	.word	0x3fb55555

080027bc <_Z14Handle_NoteOffhhh>:

void Handle_NoteOff(uint8_t channel, uint8_t note, uint8_t velocity) {
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	4603      	mov	r3, r0
 80027c4:	71fb      	strb	r3, [r7, #7]
 80027c6:	460b      	mov	r3, r1
 80027c8:	71bb      	strb	r3, [r7, #6]
 80027ca:	4613      	mov	r3, r2
 80027cc:	717b      	strb	r3, [r7, #5]
//    env1 = ADSR_computeSample(&adsr);


   // If the first note is off

    if (first_note_active) {
 80027ce:	4b10      	ldr	r3, [pc, #64]	@ (8002810 <_Z14Handle_NoteOffhhh+0x54>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00c      	beq.n	80027f0 <_Z14Handle_NoteOffhhh+0x34>
    	ADSR_SetGateSignal(&envelopes[0], 0);
 80027d6:	2100      	movs	r1, #0
 80027d8:	480e      	ldr	r0, [pc, #56]	@ (8002814 <_Z14Handle_NoteOffhhh+0x58>)
 80027da:	f7ff fb55 	bl	8001e88 <ADSR_SetGateSignal>

        HAL_GPIO_WritePin(GPIOB, gate3_Pin, GPIO_PIN_RESET);  // Turn off gate for first note
 80027de:	2200      	movs	r2, #0
 80027e0:	2104      	movs	r1, #4
 80027e2:	480d      	ldr	r0, [pc, #52]	@ (8002818 <_Z14Handle_NoteOffhhh+0x5c>)
 80027e4:	f001 fa62 	bl	8003cac <HAL_GPIO_WritePin>
        first_note_active = false;  // First note is no longer active
 80027e8:	4b09      	ldr	r3, [pc, #36]	@ (8002810 <_Z14Handle_NoteOffhhh+0x54>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	701a      	strb	r2, [r3, #0]
    else if (second_note_active) {

        HAL_GPIO_WritePin(GPIOB, gate2_Pin, GPIO_PIN_RESET);  // Turn off gate for second note
        second_note_active = false;  // Second note is no longer active
    }
}
 80027ee:	e00b      	b.n	8002808 <_Z14Handle_NoteOffhhh+0x4c>
    else if (second_note_active) {
 80027f0:	4b0a      	ldr	r3, [pc, #40]	@ (800281c <_Z14Handle_NoteOffhhh+0x60>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d007      	beq.n	8002808 <_Z14Handle_NoteOffhhh+0x4c>
        HAL_GPIO_WritePin(GPIOB, gate2_Pin, GPIO_PIN_RESET);  // Turn off gate for second note
 80027f8:	2200      	movs	r2, #0
 80027fa:	2102      	movs	r1, #2
 80027fc:	4806      	ldr	r0, [pc, #24]	@ (8002818 <_Z14Handle_NoteOffhhh+0x5c>)
 80027fe:	f001 fa55 	bl	8003cac <HAL_GPIO_WritePin>
        second_note_active = false;  // Second note is no longer active
 8002802:	4b06      	ldr	r3, [pc, #24]	@ (800281c <_Z14Handle_NoteOffhhh+0x60>)
 8002804:	2200      	movs	r2, #0
 8002806:	701a      	strb	r2, [r3, #0]
}
 8002808:	bf00      	nop
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	20000314 	.word	0x20000314
 8002814:	20000088 	.word	0x20000088
 8002818:	48000400 	.word	0x48000400
 800281c:	20000315 	.word	0x20000315

08002820 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002824:	b672      	cpsid	i
}
 8002826:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002828:	bf00      	nop
 800282a:	e7fd      	b.n	8002828 <Error_Handler+0x8>

0800282c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d107      	bne.n	800284c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002842:	4293      	cmp	r3, r2
 8002844:	d102      	bne.n	800284c <_Z41__static_initialization_and_destruction_0ii+0x20>
MidiInterface Port;
 8002846:	4809      	ldr	r0, [pc, #36]	@ (800286c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002848:	f7fe f8f2 	bl	8000a30 <_ZN13MidiInterfaceC1Ev>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d107      	bne.n	8002862 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002858:	4293      	cmp	r3, r2
 800285a:	d102      	bne.n	8002862 <_Z41__static_initialization_and_destruction_0ii+0x36>
 800285c:	4803      	ldr	r0, [pc, #12]	@ (800286c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800285e:	f7fe f99f 	bl	8000ba0 <_ZN13MidiInterfaceD1Ev>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	20000320 	.word	0x20000320

08002870 <_GLOBAL__sub_I_envelopes>:
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
 8002874:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002878:	2001      	movs	r0, #1
 800287a:	f7ff ffd7 	bl	800282c <_Z41__static_initialization_and_destruction_0ii>
 800287e:	bd80      	pop	{r7, pc}

08002880 <_GLOBAL__sub_D_envelopes>:
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
 8002884:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002888:	2000      	movs	r0, #0
 800288a:	f7ff ffcf 	bl	800282c <_Z41__static_initialization_and_destruction_0ii>
 800288e:	bd80      	pop	{r7, pc}

08002890 <dac_init>:
 */

#include <mcp4728_mod.h>


void dac_init(ChannelConfig *config ,ChannelConfig_2 *config2) {
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
    config->vref = 0x0;  // Use VDD as reference voltage
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]
    config->gain = 0x1;  // Gain of 1x
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	705a      	strb	r2, [r3, #1]
    config->val[0] = 0;  // 12-bit DAC value for channel A
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	805a      	strh	r2, [r3, #2]
    config->val[1] = 0;  // 12-bit DAC value for channel B
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	809a      	strh	r2, [r3, #4]
    config->val[2] = 0;  // 12-bit DAC value for channel C
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	80da      	strh	r2, [r3, #6]
    config->val[3] = 0;  // 12-bit DAC value for channel D
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	811a      	strh	r2, [r3, #8]


    config2->vref = 0x0;  // Use VDD as reference voltage
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	2200      	movs	r2, #0
 80028c2:	701a      	strb	r2, [r3, #0]
    config2->gain = 0x1;  // Gain of 1x
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	2201      	movs	r2, #1
 80028c8:	705a      	strb	r2, [r3, #1]
    config2->val[0] = 0;  // 12-bit DAC value for channel A
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	2200      	movs	r2, #0
 80028ce:	805a      	strh	r2, [r3, #2]
    config2->val[1] = 0;  // 12-bit DAC value for channel B
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	2200      	movs	r2, #0
 80028d4:	809a      	strh	r2, [r3, #4]
    config2->val[2] = 0;  // 12-bit DAC value for channel C
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	2200      	movs	r2, #0
 80028da:	80da      	strh	r2, [r3, #6]
    config2->val[3] = 0;  // 12-bit DAC value for channel D
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	2200      	movs	r2, #0
 80028e0:	811a      	strh	r2, [r3, #8]

}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <ssd1306_Reset>:
#include "ssd1306_fonts.h"


#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80028ee:	b480      	push	{r7}
 80028f0:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80028f2:	bf00      	nop
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af04      	add	r7, sp, #16
 8002902:	4603      	mov	r3, r0
 8002904:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002906:	f04f 33ff 	mov.w	r3, #4294967295
 800290a:	9302      	str	r3, [sp, #8]
 800290c:	2301      	movs	r3, #1
 800290e:	9301      	str	r3, [sp, #4]
 8002910:	1dfb      	adds	r3, r7, #7
 8002912:	9300      	str	r3, [sp, #0]
 8002914:	2301      	movs	r3, #1
 8002916:	2200      	movs	r2, #0
 8002918:	2178      	movs	r1, #120	@ 0x78
 800291a:	4803      	ldr	r0, [pc, #12]	@ (8002928 <ssd1306_WriteCommand+0x2c>)
 800291c:	f001 fa94 	bl	8003e48 <HAL_I2C_Mem_Write>
}
 8002920:	bf00      	nop
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	2000013c 	.word	0x2000013c

0800292c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af04      	add	r7, sp, #16
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	b29b      	uxth	r3, r3
 800293a:	f04f 32ff 	mov.w	r2, #4294967295
 800293e:	9202      	str	r2, [sp, #8]
 8002940:	9301      	str	r3, [sp, #4]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	2301      	movs	r3, #1
 8002948:	2240      	movs	r2, #64	@ 0x40
 800294a:	2178      	movs	r1, #120	@ 0x78
 800294c:	4803      	ldr	r0, [pc, #12]	@ (800295c <ssd1306_WriteData+0x30>)
 800294e:	f001 fa7b 	bl	8003e48 <HAL_I2C_Mem_Write>
}
 8002952:	bf00      	nop
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	2000013c 	.word	0x2000013c

08002960 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002964:	f7ff ffc3 	bl	80028ee <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002968:	2064      	movs	r0, #100	@ 0x64
 800296a:	f000 fd95 	bl	8003498 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800296e:	2000      	movs	r0, #0
 8002970:	f000 f9d6 	bl	8002d20 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002974:	2020      	movs	r0, #32
 8002976:	f7ff ffc1 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800297a:	2000      	movs	r0, #0
 800297c:	f7ff ffbe 	bl	80028fc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002980:	20b0      	movs	r0, #176	@ 0xb0
 8002982:	f7ff ffbb 	bl	80028fc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002986:	20c8      	movs	r0, #200	@ 0xc8
 8002988:	f7ff ffb8 	bl	80028fc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800298c:	2000      	movs	r0, #0
 800298e:	f7ff ffb5 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002992:	2010      	movs	r0, #16
 8002994:	f7ff ffb2 	bl	80028fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002998:	2040      	movs	r0, #64	@ 0x40
 800299a:	f7ff ffaf 	bl	80028fc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800299e:	20ff      	movs	r0, #255	@ 0xff
 80029a0:	f000 f9aa 	bl	8002cf8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80029a4:	20a1      	movs	r0, #161	@ 0xa1
 80029a6:	f7ff ffa9 	bl	80028fc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80029aa:	20a6      	movs	r0, #166	@ 0xa6
 80029ac:	f7ff ffa6 	bl	80028fc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80029b0:	20a8      	movs	r0, #168	@ 0xa8
 80029b2:	f7ff ffa3 	bl	80028fc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80029b6:	203f      	movs	r0, #63	@ 0x3f
 80029b8:	f7ff ffa0 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80029bc:	20a4      	movs	r0, #164	@ 0xa4
 80029be:	f7ff ff9d 	bl	80028fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80029c2:	20d3      	movs	r0, #211	@ 0xd3
 80029c4:	f7ff ff9a 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80029c8:	2000      	movs	r0, #0
 80029ca:	f7ff ff97 	bl	80028fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80029ce:	20d5      	movs	r0, #213	@ 0xd5
 80029d0:	f7ff ff94 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80029d4:	20f0      	movs	r0, #240	@ 0xf0
 80029d6:	f7ff ff91 	bl	80028fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80029da:	20d9      	movs	r0, #217	@ 0xd9
 80029dc:	f7ff ff8e 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80029e0:	2022      	movs	r0, #34	@ 0x22
 80029e2:	f7ff ff8b 	bl	80028fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80029e6:	20da      	movs	r0, #218	@ 0xda
 80029e8:	f7ff ff88 	bl	80028fc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80029ec:	2012      	movs	r0, #18
 80029ee:	f7ff ff85 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80029f2:	20db      	movs	r0, #219	@ 0xdb
 80029f4:	f7ff ff82 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80029f8:	2020      	movs	r0, #32
 80029fa:	f7ff ff7f 	bl	80028fc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80029fe:	208d      	movs	r0, #141	@ 0x8d
 8002a00:	f7ff ff7c 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002a04:	2014      	movs	r0, #20
 8002a06:	f7ff ff79 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002a0a:	2001      	movs	r0, #1
 8002a0c:	f000 f988 	bl	8002d20 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002a10:	2000      	movs	r0, #0
 8002a12:	f000 f80f 	bl	8002a34 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002a16:	f000 f825 	bl	8002a64 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002a1a:	4b05      	ldr	r3, [pc, #20]	@ (8002a30 <ssd1306_Init+0xd0>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002a20:	4b03      	ldr	r3, [pc, #12]	@ (8002a30 <ssd1306_Init+0xd0>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002a26:	4b02      	ldr	r3, [pc, #8]	@ (8002a30 <ssd1306_Init+0xd0>)
 8002a28:	2201      	movs	r2, #1
 8002a2a:	711a      	strb	r2, [r3, #4]
}
 8002a2c:	bf00      	nop
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	20000890 	.word	0x20000890

08002a34 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d101      	bne.n	8002a48 <ssd1306_Fill+0x14>
 8002a44:	2300      	movs	r3, #0
 8002a46:	e000      	b.n	8002a4a <ssd1306_Fill+0x16>
 8002a48:	23ff      	movs	r3, #255	@ 0xff
 8002a4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a4e:	4619      	mov	r1, r3
 8002a50:	4803      	ldr	r0, [pc, #12]	@ (8002a60 <ssd1306_Fill+0x2c>)
 8002a52:	f005 f90d 	bl	8007c70 <memset>
}
 8002a56:	bf00      	nop
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20000490 	.word	0x20000490

08002a64 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	71fb      	strb	r3, [r7, #7]
 8002a6e:	e016      	b.n	8002a9e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002a70:	79fb      	ldrb	r3, [r7, #7]
 8002a72:	3b50      	subs	r3, #80	@ 0x50
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff ff40 	bl	80028fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	f7ff ff3d 	bl	80028fc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002a82:	2010      	movs	r0, #16
 8002a84:	f7ff ff3a 	bl	80028fc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002a88:	79fb      	ldrb	r3, [r7, #7]
 8002a8a:	01db      	lsls	r3, r3, #7
 8002a8c:	4a08      	ldr	r2, [pc, #32]	@ (8002ab0 <ssd1306_UpdateScreen+0x4c>)
 8002a8e:	4413      	add	r3, r2
 8002a90:	2180      	movs	r1, #128	@ 0x80
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff ff4a 	bl	800292c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	71fb      	strb	r3, [r7, #7]
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	2b07      	cmp	r3, #7
 8002aa2:	d9e5      	bls.n	8002a70 <ssd1306_UpdateScreen+0xc>
    }
}
 8002aa4:	bf00      	nop
 8002aa6:	bf00      	nop
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	20000490 	.word	0x20000490

08002ab4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	71fb      	strb	r3, [r7, #7]
 8002abe:	460b      	mov	r3, r1
 8002ac0:	71bb      	strb	r3, [r7, #6]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	db3d      	blt.n	8002b4a <ssd1306_DrawPixel+0x96>
 8002ace:	79bb      	ldrb	r3, [r7, #6]
 8002ad0:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ad2:	d83a      	bhi.n	8002b4a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002ad4:	797b      	ldrb	r3, [r7, #5]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d11a      	bne.n	8002b10 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002ada:	79fa      	ldrb	r2, [r7, #7]
 8002adc:	79bb      	ldrb	r3, [r7, #6]
 8002ade:	08db      	lsrs	r3, r3, #3
 8002ae0:	b2d8      	uxtb	r0, r3
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	01db      	lsls	r3, r3, #7
 8002ae6:	4413      	add	r3, r2
 8002ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8002b58 <ssd1306_DrawPixel+0xa4>)
 8002aea:	5cd3      	ldrb	r3, [r2, r3]
 8002aec:	b25a      	sxtb	r2, r3
 8002aee:	79bb      	ldrb	r3, [r7, #6]
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	2101      	movs	r1, #1
 8002af6:	fa01 f303 	lsl.w	r3, r1, r3
 8002afa:	b25b      	sxtb	r3, r3
 8002afc:	4313      	orrs	r3, r2
 8002afe:	b259      	sxtb	r1, r3
 8002b00:	79fa      	ldrb	r2, [r7, #7]
 8002b02:	4603      	mov	r3, r0
 8002b04:	01db      	lsls	r3, r3, #7
 8002b06:	4413      	add	r3, r2
 8002b08:	b2c9      	uxtb	r1, r1
 8002b0a:	4a13      	ldr	r2, [pc, #76]	@ (8002b58 <ssd1306_DrawPixel+0xa4>)
 8002b0c:	54d1      	strb	r1, [r2, r3]
 8002b0e:	e01d      	b.n	8002b4c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002b10:	79fa      	ldrb	r2, [r7, #7]
 8002b12:	79bb      	ldrb	r3, [r7, #6]
 8002b14:	08db      	lsrs	r3, r3, #3
 8002b16:	b2d8      	uxtb	r0, r3
 8002b18:	4603      	mov	r3, r0
 8002b1a:	01db      	lsls	r3, r3, #7
 8002b1c:	4413      	add	r3, r2
 8002b1e:	4a0e      	ldr	r2, [pc, #56]	@ (8002b58 <ssd1306_DrawPixel+0xa4>)
 8002b20:	5cd3      	ldrb	r3, [r2, r3]
 8002b22:	b25a      	sxtb	r2, r3
 8002b24:	79bb      	ldrb	r3, [r7, #6]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b30:	b25b      	sxtb	r3, r3
 8002b32:	43db      	mvns	r3, r3
 8002b34:	b25b      	sxtb	r3, r3
 8002b36:	4013      	ands	r3, r2
 8002b38:	b259      	sxtb	r1, r3
 8002b3a:	79fa      	ldrb	r2, [r7, #7]
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	01db      	lsls	r3, r3, #7
 8002b40:	4413      	add	r3, r2
 8002b42:	b2c9      	uxtb	r1, r1
 8002b44:	4a04      	ldr	r2, [pc, #16]	@ (8002b58 <ssd1306_DrawPixel+0xa4>)
 8002b46:	54d1      	strb	r1, [r2, r3]
 8002b48:	e000      	b.n	8002b4c <ssd1306_DrawPixel+0x98>
        return;
 8002b4a:	bf00      	nop
    }
}
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	20000490 	.word	0x20000490

08002b5c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002b5c:	b590      	push	{r4, r7, lr}
 8002b5e:	b089      	sub	sp, #36	@ 0x24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	4604      	mov	r4, r0
 8002b64:	4638      	mov	r0, r7
 8002b66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002b6a:	4623      	mov	r3, r4
 8002b6c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002b6e:	7bfb      	ldrb	r3, [r7, #15]
 8002b70:	2b1f      	cmp	r3, #31
 8002b72:	d902      	bls.n	8002b7a <ssd1306_WriteChar+0x1e>
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
 8002b76:	2b7e      	cmp	r3, #126	@ 0x7e
 8002b78:	d901      	bls.n	8002b7e <ssd1306_WriteChar+0x22>
        return 0;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e077      	b.n	8002c6e <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8002b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c78 <ssd1306_WriteChar+0x11c>)
 8002b80:	881b      	ldrh	r3, [r3, #0]
 8002b82:	461a      	mov	r2, r3
 8002b84:	783b      	ldrb	r3, [r7, #0]
 8002b86:	4413      	add	r3, r2
 8002b88:	2b80      	cmp	r3, #128	@ 0x80
 8002b8a:	dc06      	bgt.n	8002b9a <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002b8c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c78 <ssd1306_WriteChar+0x11c>)
 8002b8e:	885b      	ldrh	r3, [r3, #2]
 8002b90:	461a      	mov	r2, r3
 8002b92:	787b      	ldrb	r3, [r7, #1]
 8002b94:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8002b96:	2b40      	cmp	r3, #64	@ 0x40
 8002b98:	dd01      	ble.n	8002b9e <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	e067      	b.n	8002c6e <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	61fb      	str	r3, [r7, #28]
 8002ba2:	e04e      	b.n	8002c42 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	7bfb      	ldrb	r3, [r7, #15]
 8002ba8:	3b20      	subs	r3, #32
 8002baa:	7879      	ldrb	r1, [r7, #1]
 8002bac:	fb01 f303 	mul.w	r3, r1, r3
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	440b      	add	r3, r1
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	4413      	add	r3, r2
 8002bba:	881b      	ldrh	r3, [r3, #0]
 8002bbc:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	e036      	b.n	8002c32 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d013      	beq.n	8002bfc <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002bd4:	4b28      	ldr	r3, [pc, #160]	@ (8002c78 <ssd1306_WriteChar+0x11c>)
 8002bd6:	881b      	ldrh	r3, [r3, #0]
 8002bd8:	b2da      	uxtb	r2, r3
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	4413      	add	r3, r2
 8002be0:	b2d8      	uxtb	r0, r3
 8002be2:	4b25      	ldr	r3, [pc, #148]	@ (8002c78 <ssd1306_WriteChar+0x11c>)
 8002be4:	885b      	ldrh	r3, [r3, #2]
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	4413      	add	r3, r2
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	f7ff ff5d 	bl	8002ab4 <ssd1306_DrawPixel>
 8002bfa:	e017      	b.n	8002c2c <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002bfc:	4b1e      	ldr	r3, [pc, #120]	@ (8002c78 <ssd1306_WriteChar+0x11c>)
 8002bfe:	881b      	ldrh	r3, [r3, #0]
 8002c00:	b2da      	uxtb	r2, r3
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	4413      	add	r3, r2
 8002c08:	b2d8      	uxtb	r0, r3
 8002c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002c78 <ssd1306_WriteChar+0x11c>)
 8002c0c:	885b      	ldrh	r3, [r3, #2]
 8002c0e:	b2da      	uxtb	r2, r3
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	4413      	add	r3, r2
 8002c16:	b2d9      	uxtb	r1, r3
 8002c18:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	bf0c      	ite	eq
 8002c20:	2301      	moveq	r3, #1
 8002c22:	2300      	movne	r3, #0
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	461a      	mov	r2, r3
 8002c28:	f7ff ff44 	bl	8002ab4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	3301      	adds	r3, #1
 8002c30:	61bb      	str	r3, [r7, #24]
 8002c32:	783b      	ldrb	r3, [r7, #0]
 8002c34:	461a      	mov	r2, r3
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d3c3      	bcc.n	8002bc4 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	3301      	adds	r3, #1
 8002c40:	61fb      	str	r3, [r7, #28]
 8002c42:	787b      	ldrb	r3, [r7, #1]
 8002c44:	461a      	mov	r2, r3
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d3ab      	bcc.n	8002ba4 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8002c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c78 <ssd1306_WriteChar+0x11c>)
 8002c4e:	881b      	ldrh	r3, [r3, #0]
 8002c50:	68ba      	ldr	r2, [r7, #8]
 8002c52:	2a00      	cmp	r2, #0
 8002c54:	d005      	beq.n	8002c62 <ssd1306_WriteChar+0x106>
 8002c56:	68b9      	ldr	r1, [r7, #8]
 8002c58:	7bfa      	ldrb	r2, [r7, #15]
 8002c5a:	3a20      	subs	r2, #32
 8002c5c:	440a      	add	r2, r1
 8002c5e:	7812      	ldrb	r2, [r2, #0]
 8002c60:	e000      	b.n	8002c64 <ssd1306_WriteChar+0x108>
 8002c62:	783a      	ldrb	r2, [r7, #0]
 8002c64:	4413      	add	r3, r2
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	4b03      	ldr	r3, [pc, #12]	@ (8002c78 <ssd1306_WriteChar+0x11c>)
 8002c6a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3724      	adds	r7, #36	@ 0x24
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd90      	pop	{r4, r7, pc}
 8002c76:	bf00      	nop
 8002c78:	20000890 	.word	0x20000890

08002c7c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af02      	add	r7, sp, #8
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	4638      	mov	r0, r7
 8002c86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002c8a:	e013      	b.n	8002cb4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	7818      	ldrb	r0, [r3, #0]
 8002c90:	7e3b      	ldrb	r3, [r7, #24]
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	463b      	mov	r3, r7
 8002c96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c98:	f7ff ff60 	bl	8002b5c <ssd1306_WriteChar>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d002      	beq.n	8002cae <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	e008      	b.n	8002cc0 <ssd1306_WriteString+0x44>
        }
        str++;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1e7      	bne.n	8002c8c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	781b      	ldrb	r3, [r3, #0]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3710      	adds	r7, #16
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	460a      	mov	r2, r1
 8002cd2:	71fb      	strb	r3, [r7, #7]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <ssd1306_SetCursor+0x2c>)
 8002cde:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002ce0:	79bb      	ldrb	r3, [r7, #6]
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	4b03      	ldr	r3, [pc, #12]	@ (8002cf4 <ssd1306_SetCursor+0x2c>)
 8002ce6:	805a      	strh	r2, [r3, #2]
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	20000890 	.word	0x20000890

08002cf8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002d02:	2381      	movs	r3, #129	@ 0x81
 8002d04:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff fdf7 	bl	80028fc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff fdf3 	bl	80028fc <ssd1306_WriteCommand>
}
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
	...

08002d20 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	4603      	mov	r3, r0
 8002d28:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002d30:	23af      	movs	r3, #175	@ 0xaf
 8002d32:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002d34:	4b08      	ldr	r3, [pc, #32]	@ (8002d58 <ssd1306_SetDisplayOn+0x38>)
 8002d36:	2201      	movs	r2, #1
 8002d38:	715a      	strb	r2, [r3, #5]
 8002d3a:	e004      	b.n	8002d46 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002d3c:	23ae      	movs	r3, #174	@ 0xae
 8002d3e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002d40:	4b05      	ldr	r3, [pc, #20]	@ (8002d58 <ssd1306_SetDisplayOn+0x38>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff fdd7 	bl	80028fc <ssd1306_WriteCommand>
}
 8002d4e:	bf00      	nop
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	20000890 	.word	0x20000890

08002d5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d62:	4b0f      	ldr	r3, [pc, #60]	@ (8002da0 <HAL_MspInit+0x44>)
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	4a0e      	ldr	r2, [pc, #56]	@ (8002da0 <HAL_MspInit+0x44>)
 8002d68:	f043 0301 	orr.w	r3, r3, #1
 8002d6c:	6193      	str	r3, [r2, #24]
 8002d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002da0 <HAL_MspInit+0x44>)
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	607b      	str	r3, [r7, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d7a:	4b09      	ldr	r3, [pc, #36]	@ (8002da0 <HAL_MspInit+0x44>)
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	4a08      	ldr	r2, [pc, #32]	@ (8002da0 <HAL_MspInit+0x44>)
 8002d80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d84:	61d3      	str	r3, [r2, #28]
 8002d86:	4b06      	ldr	r3, [pc, #24]	@ (8002da0 <HAL_MspInit+0x44>)
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d8e:	603b      	str	r3, [r7, #0]
 8002d90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d92:	bf00      	nop
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	40021000 	.word	0x40021000

08002da4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b08c      	sub	sp, #48	@ 0x30
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dac:	f107 031c 	add.w	r3, r7, #28
 8002db0:	2200      	movs	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	60da      	str	r2, [r3, #12]
 8002dba:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a2b      	ldr	r2, [pc, #172]	@ (8002e70 <HAL_DAC_MspInit+0xcc>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d125      	bne.n	8002e12 <HAL_DAC_MspInit+0x6e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002dc6:	4b2b      	ldr	r3, [pc, #172]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	4a2a      	ldr	r2, [pc, #168]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002dcc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002dd0:	61d3      	str	r3, [r2, #28]
 8002dd2:	4b28      	ldr	r3, [pc, #160]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002dd4:	69db      	ldr	r3, [r3, #28]
 8002dd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002dda:	61bb      	str	r3, [r7, #24]
 8002ddc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dde:	4b25      	ldr	r3, [pc, #148]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	4a24      	ldr	r2, [pc, #144]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002de8:	6153      	str	r3, [r2, #20]
 8002dea:	4b22      	ldr	r3, [pc, #136]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df2:	617b      	str	r3, [r7, #20]
 8002df4:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002df6:	2330      	movs	r3, #48	@ 0x30
 8002df8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e02:	f107 031c 	add.w	r3, r7, #28
 8002e06:	4619      	mov	r1, r3
 8002e08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e0c:	f000 fdd4 	bl	80039b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }

}
 8002e10:	e029      	b.n	8002e66 <HAL_DAC_MspInit+0xc2>
  else if(hdac->Instance==DAC2)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a18      	ldr	r2, [pc, #96]	@ (8002e78 <HAL_DAC_MspInit+0xd4>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d124      	bne.n	8002e66 <HAL_DAC_MspInit+0xc2>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8002e1c:	4b15      	ldr	r3, [pc, #84]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002e1e:	69db      	ldr	r3, [r3, #28]
 8002e20:	4a14      	ldr	r2, [pc, #80]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002e22:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e26:	61d3      	str	r3, [r2, #28]
 8002e28:	4b12      	ldr	r3, [pc, #72]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002e2a:	69db      	ldr	r3, [r3, #28]
 8002e2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e34:	4b0f      	ldr	r3, [pc, #60]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	4a0e      	ldr	r2, [pc, #56]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002e3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e3e:	6153      	str	r3, [r2, #20]
 8002e40:	4b0c      	ldr	r3, [pc, #48]	@ (8002e74 <HAL_DAC_MspInit+0xd0>)
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e48:	60fb      	str	r3, [r7, #12]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e4c:	2340      	movs	r3, #64	@ 0x40
 8002e4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e50:	2303      	movs	r3, #3
 8002e52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e54:	2300      	movs	r3, #0
 8002e56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e58:	f107 031c 	add.w	r3, r7, #28
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e62:	f000 fda9 	bl	80039b8 <HAL_GPIO_Init>
}
 8002e66:	bf00      	nop
 8002e68:	3730      	adds	r7, #48	@ 0x30
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40007400 	.word	0x40007400
 8002e74:	40021000 	.word	0x40021000
 8002e78:	40009800 	.word	0x40009800

08002e7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b08c      	sub	sp, #48	@ 0x30
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e84:	f107 031c 	add.w	r3, r7, #28
 8002e88:	2200      	movs	r2, #0
 8002e8a:	601a      	str	r2, [r3, #0]
 8002e8c:	605a      	str	r2, [r3, #4]
 8002e8e:	609a      	str	r2, [r3, #8]
 8002e90:	60da      	str	r2, [r3, #12]
 8002e92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a2e      	ldr	r2, [pc, #184]	@ (8002f54 <HAL_I2C_MspInit+0xd8>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d128      	bne.n	8002ef0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e9e:	4b2e      	ldr	r3, [pc, #184]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	4a2d      	ldr	r2, [pc, #180]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002ea4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ea8:	6153      	str	r3, [r2, #20]
 8002eaa:	4b2b      	ldr	r3, [pc, #172]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002eb2:	61bb      	str	r3, [r7, #24]
 8002eb4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002eb6:	23c0      	movs	r3, #192	@ 0xc0
 8002eb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002eba:	2312      	movs	r3, #18
 8002ebc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ec6:	2304      	movs	r3, #4
 8002ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eca:	f107 031c 	add.w	r3, r7, #28
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4822      	ldr	r0, [pc, #136]	@ (8002f5c <HAL_I2C_MspInit+0xe0>)
 8002ed2:	f000 fd71 	bl	80039b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ed6:	4b20      	ldr	r3, [pc, #128]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	4a1f      	ldr	r2, [pc, #124]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002edc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ee0:	61d3      	str	r3, [r2, #28]
 8002ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eea:	617b      	str	r3, [r7, #20]
 8002eec:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002eee:	e02c      	b.n	8002f4a <HAL_I2C_MspInit+0xce>
  else if(hi2c->Instance==I2C2)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a1a      	ldr	r2, [pc, #104]	@ (8002f60 <HAL_I2C_MspInit+0xe4>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d127      	bne.n	8002f4a <HAL_I2C_MspInit+0xce>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002efa:	4b17      	ldr	r3, [pc, #92]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	4a16      	ldr	r2, [pc, #88]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002f00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f04:	6153      	str	r3, [r2, #20]
 8002f06:	4b14      	ldr	r3, [pc, #80]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f0e:	613b      	str	r3, [r7, #16]
 8002f10:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f12:	23c0      	movs	r3, #192	@ 0xc0
 8002f14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f16:	2312      	movs	r3, #18
 8002f18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002f22:	2304      	movs	r3, #4
 8002f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002f26:	f107 031c 	add.w	r3, r7, #28
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	480d      	ldr	r0, [pc, #52]	@ (8002f64 <HAL_I2C_MspInit+0xe8>)
 8002f2e:	f000 fd43 	bl	80039b8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002f32:	4b09      	ldr	r3, [pc, #36]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	4a08      	ldr	r2, [pc, #32]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002f38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f3c:	61d3      	str	r3, [r2, #28]
 8002f3e:	4b06      	ldr	r3, [pc, #24]	@ (8002f58 <HAL_I2C_MspInit+0xdc>)
 8002f40:	69db      	ldr	r3, [r3, #28]
 8002f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f46:	60fb      	str	r3, [r7, #12]
 8002f48:	68fb      	ldr	r3, [r7, #12]
}
 8002f4a:	bf00      	nop
 8002f4c:	3730      	adds	r7, #48	@ 0x30
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	40005400 	.word	0x40005400
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	48000400 	.word	0x48000400
 8002f60:	40005800 	.word	0x40005800
 8002f64:	48001400 	.word	0x48001400

08002f68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08a      	sub	sp, #40	@ 0x28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f70:	f107 0314 	add.w	r3, r7, #20
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	605a      	str	r2, [r3, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
 8002f7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a2a      	ldr	r2, [pc, #168]	@ (8003030 <HAL_SPI_MspInit+0xc8>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d14d      	bne.n	8003026 <HAL_SPI_MspInit+0xbe>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f8a:	4b2a      	ldr	r3, [pc, #168]	@ (8003034 <HAL_SPI_MspInit+0xcc>)
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	4a29      	ldr	r2, [pc, #164]	@ (8003034 <HAL_SPI_MspInit+0xcc>)
 8002f90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f94:	61d3      	str	r3, [r2, #28]
 8002f96:	4b27      	ldr	r3, [pc, #156]	@ (8003034 <HAL_SPI_MspInit+0xcc>)
 8002f98:	69db      	ldr	r3, [r3, #28]
 8002f9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f9e:	613b      	str	r3, [r7, #16]
 8002fa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa2:	4b24      	ldr	r3, [pc, #144]	@ (8003034 <HAL_SPI_MspInit+0xcc>)
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	4a23      	ldr	r2, [pc, #140]	@ (8003034 <HAL_SPI_MspInit+0xcc>)
 8002fa8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fac:	6153      	str	r3, [r2, #20]
 8002fae:	4b21      	ldr	r3, [pc, #132]	@ (8003034 <HAL_SPI_MspInit+0xcc>)
 8002fb0:	695b      	ldr	r3, [r3, #20]
 8002fb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fb6:	60fb      	str	r3, [r7, #12]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fba:	4b1e      	ldr	r3, [pc, #120]	@ (8003034 <HAL_SPI_MspInit+0xcc>)
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	4a1d      	ldr	r2, [pc, #116]	@ (8003034 <HAL_SPI_MspInit+0xcc>)
 8002fc0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fc4:	6153      	str	r3, [r2, #20]
 8002fc6:	4b1b      	ldr	r3, [pc, #108]	@ (8003034 <HAL_SPI_MspInit+0xcc>)
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fce:	60bb      	str	r3, [r7, #8]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    PD8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002fd2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002fd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd8:	2302      	movs	r3, #2
 8002fda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002fe4:	2305      	movs	r3, #5
 8002fe6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fe8:	f107 0314 	add.w	r3, r7, #20
 8002fec:	4619      	mov	r1, r3
 8002fee:	4812      	ldr	r0, [pc, #72]	@ (8003038 <HAL_SPI_MspInit+0xd0>)
 8002ff0:	f000 fce2 	bl	80039b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ff4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffe:	2300      	movs	r3, #0
 8003000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003002:	2303      	movs	r3, #3
 8003004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003006:	2305      	movs	r3, #5
 8003008:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800300a:	f107 0314 	add.w	r3, r7, #20
 800300e:	4619      	mov	r1, r3
 8003010:	480a      	ldr	r0, [pc, #40]	@ (800303c <HAL_SPI_MspInit+0xd4>)
 8003012:	f000 fcd1 	bl	80039b8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003016:	2200      	movs	r2, #0
 8003018:	2100      	movs	r1, #0
 800301a:	2024      	movs	r0, #36	@ 0x24
 800301c:	f000 fb3b 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003020:	2024      	movs	r0, #36	@ 0x24
 8003022:	f000 fb54 	bl	80036ce <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003026:	bf00      	nop
 8003028:	3728      	adds	r7, #40	@ 0x28
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	40003800 	.word	0x40003800
 8003034:	40021000 	.word	0x40021000
 8003038:	48000400 	.word	0x48000400
 800303c:	48000c00 	.word	0x48000c00

08003040 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a1a      	ldr	r2, [pc, #104]	@ (80030b8 <HAL_TIM_Base_MspInit+0x78>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d114      	bne.n	800307c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003052:	4b1a      	ldr	r3, [pc, #104]	@ (80030bc <HAL_TIM_Base_MspInit+0x7c>)
 8003054:	69db      	ldr	r3, [r3, #28]
 8003056:	4a19      	ldr	r2, [pc, #100]	@ (80030bc <HAL_TIM_Base_MspInit+0x7c>)
 8003058:	f043 0320 	orr.w	r3, r3, #32
 800305c:	61d3      	str	r3, [r2, #28]
 800305e:	4b17      	ldr	r3, [pc, #92]	@ (80030bc <HAL_TIM_Base_MspInit+0x7c>)
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	f003 0320 	and.w	r3, r3, #32
 8003066:	60fb      	str	r3, [r7, #12]
 8003068:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800306a:	2200      	movs	r2, #0
 800306c:	2100      	movs	r1, #0
 800306e:	2037      	movs	r0, #55	@ 0x37
 8003070:	f000 fb11 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003074:	2037      	movs	r0, #55	@ 0x37
 8003076:	f000 fb2a 	bl	80036ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800307a:	e018      	b.n	80030ae <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM13)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a0f      	ldr	r2, [pc, #60]	@ (80030c0 <HAL_TIM_Base_MspInit+0x80>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d113      	bne.n	80030ae <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003086:	4b0d      	ldr	r3, [pc, #52]	@ (80030bc <HAL_TIM_Base_MspInit+0x7c>)
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	4a0c      	ldr	r2, [pc, #48]	@ (80030bc <HAL_TIM_Base_MspInit+0x7c>)
 800308c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003090:	61d3      	str	r3, [r2, #28]
 8003092:	4b0a      	ldr	r3, [pc, #40]	@ (80030bc <HAL_TIM_Base_MspInit+0x7c>)
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800309a:	60bb      	str	r3, [r7, #8]
 800309c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM13_IRQn, 0, 0);
 800309e:	2200      	movs	r2, #0
 80030a0:	2100      	movs	r1, #0
 80030a2:	202c      	movs	r0, #44	@ 0x2c
 80030a4:	f000 faf7 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM13_IRQn);
 80030a8:	202c      	movs	r0, #44	@ 0x2c
 80030aa:	f000 fb10 	bl	80036ce <HAL_NVIC_EnableIRQ>
}
 80030ae:	bf00      	nop
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	40001400 	.word	0x40001400
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40001c00 	.word	0x40001c00

080030c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b08a      	sub	sp, #40	@ 0x28
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030cc:	f107 0314 	add.w	r3, r7, #20
 80030d0:	2200      	movs	r2, #0
 80030d2:	601a      	str	r2, [r3, #0]
 80030d4:	605a      	str	r2, [r3, #4]
 80030d6:	609a      	str	r2, [r3, #8]
 80030d8:	60da      	str	r2, [r3, #12]
 80030da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a1c      	ldr	r2, [pc, #112]	@ (8003154 <HAL_UART_MspInit+0x90>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d131      	bne.n	800314a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003158 <HAL_UART_MspInit+0x94>)
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003158 <HAL_UART_MspInit+0x94>)
 80030ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030f0:	6193      	str	r3, [r2, #24]
 80030f2:	4b19      	ldr	r3, [pc, #100]	@ (8003158 <HAL_UART_MspInit+0x94>)
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030fa:	613b      	str	r3, [r7, #16]
 80030fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030fe:	4b16      	ldr	r3, [pc, #88]	@ (8003158 <HAL_UART_MspInit+0x94>)
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	4a15      	ldr	r2, [pc, #84]	@ (8003158 <HAL_UART_MspInit+0x94>)
 8003104:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003108:	6153      	str	r3, [r2, #20]
 800310a:	4b13      	ldr	r3, [pc, #76]	@ (8003158 <HAL_UART_MspInit+0x94>)
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003112:	60fb      	str	r3, [r7, #12]
 8003114:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003116:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800311a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800311c:	2302      	movs	r3, #2
 800311e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003120:	2300      	movs	r3, #0
 8003122:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003124:	2303      	movs	r3, #3
 8003126:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003128:	2307      	movs	r3, #7
 800312a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800312c:	f107 0314 	add.w	r3, r7, #20
 8003130:	4619      	mov	r1, r3
 8003132:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003136:	f000 fc3f 	bl	80039b8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800313a:	2200      	movs	r2, #0
 800313c:	2100      	movs	r1, #0
 800313e:	2025      	movs	r0, #37	@ 0x25
 8003140:	f000 faa9 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003144:	2025      	movs	r0, #37	@ 0x25
 8003146:	f000 fac2 	bl	80036ce <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800314a:	bf00      	nop
 800314c:	3728      	adds	r7, #40	@ 0x28
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40013800 	.word	0x40013800
 8003158:	40021000 	.word	0x40021000

0800315c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003160:	bf00      	nop
 8003162:	e7fd      	b.n	8003160 <NMI_Handler+0x4>

08003164 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003168:	bf00      	nop
 800316a:	e7fd      	b.n	8003168 <HardFault_Handler+0x4>

0800316c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003170:	bf00      	nop
 8003172:	e7fd      	b.n	8003170 <MemManage_Handler+0x4>

08003174 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003178:	bf00      	nop
 800317a:	e7fd      	b.n	8003178 <BusFault_Handler+0x4>

0800317c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003180:	bf00      	nop
 8003182:	e7fd      	b.n	8003180 <UsageFault_Handler+0x4>

08003184 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003188:	bf00      	nop
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr

08003192 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003192:	b480      	push	{r7}
 8003194:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003196:	bf00      	nop
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031a4:	bf00      	nop
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr

080031ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031ae:	b580      	push	{r7, lr}
 80031b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031b2:	f000 f951 	bl	8003458 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
	...

080031bc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80031c0:	4802      	ldr	r0, [pc, #8]	@ (80031cc <SPI2_IRQHandler+0x10>)
 80031c2:	f002 fed9 	bl	8005f78 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80031c6:	bf00      	nop
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	20000190 	.word	0x20000190

080031d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031d4:	4802      	ldr	r0, [pc, #8]	@ (80031e0 <USART1_IRQHandler+0x10>)
 80031d6:	f003 fc6d 	bl	8006ab4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80031da:	bf00      	nop
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	2000028c 	.word	0x2000028c

080031e4 <TIM13_IRQHandler>:

/**
  * @brief This function handles TIM13 global interrupt.
  */
void TIM13_IRQHandler(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM13_IRQn 0 */

  /* USER CODE END TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 80031e8:	4802      	ldr	r0, [pc, #8]	@ (80031f4 <TIM13_IRQHandler+0x10>)
 80031ea:	f003 f88f 	bl	800630c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM13_IRQn 1 */

  /* USER CODE END TIM13_IRQn 1 */
}
 80031ee:	bf00      	nop
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	20000240 	.word	0x20000240

080031f8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80031fc:	4802      	ldr	r0, [pc, #8]	@ (8003208 <TIM7_IRQHandler+0x10>)
 80031fe:	f003 f885 	bl	800630c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003202:	bf00      	nop
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	200001f4 	.word	0x200001f4

0800320c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]
 800321c:	e00a      	b.n	8003234 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800321e:	f3af 8000 	nop.w
 8003222:	4601      	mov	r1, r0
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	60ba      	str	r2, [r7, #8]
 800322a:	b2ca      	uxtb	r2, r1
 800322c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	3301      	adds	r3, #1
 8003232:	617b      	str	r3, [r7, #20]
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	429a      	cmp	r2, r3
 800323a:	dbf0      	blt.n	800321e <_read+0x12>
  }

  return len;
 800323c:	687b      	ldr	r3, [r7, #4]
}
 800323e:	4618      	mov	r0, r3
 8003240:	3718      	adds	r7, #24
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b086      	sub	sp, #24
 800324a:	af00      	add	r7, sp, #0
 800324c:	60f8      	str	r0, [r7, #12]
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]
 8003256:	e009      	b.n	800326c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	1c5a      	adds	r2, r3, #1
 800325c:	60ba      	str	r2, [r7, #8]
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	3301      	adds	r3, #1
 800326a:	617b      	str	r3, [r7, #20]
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	429a      	cmp	r2, r3
 8003272:	dbf1      	blt.n	8003258 <_write+0x12>
  }
  return len;
 8003274:	687b      	ldr	r3, [r7, #4]
}
 8003276:	4618      	mov	r0, r3
 8003278:	3718      	adds	r7, #24
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <_close>:

int _close(int file)
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003286:	f04f 33ff 	mov.w	r3, #4294967295
}
 800328a:	4618      	mov	r0, r3
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr

08003296 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003296:	b480      	push	{r7}
 8003298:	b083      	sub	sp, #12
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
 800329e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032a6:	605a      	str	r2, [r3, #4]
  return 0;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <_isatty>:

int _isatty(int file)
{
 80032b6:	b480      	push	{r7}
 80032b8:	b083      	sub	sp, #12
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80032be:	2301      	movs	r3, #1
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
	...

080032e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032f0:	4a14      	ldr	r2, [pc, #80]	@ (8003344 <_sbrk+0x5c>)
 80032f2:	4b15      	ldr	r3, [pc, #84]	@ (8003348 <_sbrk+0x60>)
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032fc:	4b13      	ldr	r3, [pc, #76]	@ (800334c <_sbrk+0x64>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d102      	bne.n	800330a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003304:	4b11      	ldr	r3, [pc, #68]	@ (800334c <_sbrk+0x64>)
 8003306:	4a12      	ldr	r2, [pc, #72]	@ (8003350 <_sbrk+0x68>)
 8003308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800330a:	4b10      	ldr	r3, [pc, #64]	@ (800334c <_sbrk+0x64>)
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4413      	add	r3, r2
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	429a      	cmp	r2, r3
 8003316:	d207      	bcs.n	8003328 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003318:	f004 fcf8 	bl	8007d0c <__errno>
 800331c:	4603      	mov	r3, r0
 800331e:	220c      	movs	r2, #12
 8003320:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003322:	f04f 33ff 	mov.w	r3, #4294967295
 8003326:	e009      	b.n	800333c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003328:	4b08      	ldr	r3, [pc, #32]	@ (800334c <_sbrk+0x64>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800332e:	4b07      	ldr	r3, [pc, #28]	@ (800334c <_sbrk+0x64>)
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4413      	add	r3, r2
 8003336:	4a05      	ldr	r2, [pc, #20]	@ (800334c <_sbrk+0x64>)
 8003338:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800333a:	68fb      	ldr	r3, [r7, #12]
}
 800333c:	4618      	mov	r0, r3
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20008000 	.word	0x20008000
 8003348:	00000400 	.word	0x00000400
 800334c:	20000898 	.word	0x20000898
 8003350:	200009f0 	.word	0x200009f0

08003354 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003358:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <SystemInit+0x20>)
 800335a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335e:	4a05      	ldr	r2, [pc, #20]	@ (8003374 <SystemInit+0x20>)
 8003360:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003364:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003368:	bf00      	nop
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	e000ed00 	.word	0xe000ed00

08003378 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003378:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033b0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800337c:	f7ff ffea 	bl	8003354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003380:	480c      	ldr	r0, [pc, #48]	@ (80033b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003382:	490d      	ldr	r1, [pc, #52]	@ (80033b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003384:	4a0d      	ldr	r2, [pc, #52]	@ (80033bc <LoopForever+0xe>)
  movs r3, #0
 8003386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003388:	e002      	b.n	8003390 <LoopCopyDataInit>

0800338a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800338a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800338c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800338e:	3304      	adds	r3, #4

08003390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003394:	d3f9      	bcc.n	800338a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003396:	4a0a      	ldr	r2, [pc, #40]	@ (80033c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003398:	4c0a      	ldr	r4, [pc, #40]	@ (80033c4 <LoopForever+0x16>)
  movs r3, #0
 800339a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800339c:	e001      	b.n	80033a2 <LoopFillZerobss>

0800339e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800339e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033a0:	3204      	adds	r2, #4

080033a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033a4:	d3fb      	bcc.n	800339e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033a6:	f004 fcb7 	bl	8007d18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80033aa:	f7fe fdfd 	bl	8001fa8 <main>

080033ae <LoopForever>:

LoopForever:
    b LoopForever
 80033ae:	e7fe      	b.n	80033ae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80033b0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80033b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033b8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80033bc:	080089fc 	.word	0x080089fc
  ldr r2, =_sbss
 80033c0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80033c4:	200009ec 	.word	0x200009ec

080033c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80033c8:	e7fe      	b.n	80033c8 <ADC1_IRQHandler>
	...

080033cc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033d0:	4b08      	ldr	r3, [pc, #32]	@ (80033f4 <HAL_Init+0x28>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a07      	ldr	r2, [pc, #28]	@ (80033f4 <HAL_Init+0x28>)
 80033d6:	f043 0310 	orr.w	r3, r3, #16
 80033da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033dc:	2003      	movs	r0, #3
 80033de:	f000 f94f 	bl	8003680 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033e2:	200f      	movs	r0, #15
 80033e4:	f000 f808 	bl	80033f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033e8:	f7ff fcb8 	bl	8002d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	40022000 	.word	0x40022000

080033f8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003400:	4b12      	ldr	r3, [pc, #72]	@ (800344c <HAL_InitTick+0x54>)
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	4b12      	ldr	r3, [pc, #72]	@ (8003450 <HAL_InitTick+0x58>)
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	4619      	mov	r1, r3
 800340a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800340e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003412:	fbb2 f3f3 	udiv	r3, r2, r3
 8003416:	4618      	mov	r0, r3
 8003418:	f000 f967 	bl	80036ea <HAL_SYSTICK_Config>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e00e      	b.n	8003444 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b0f      	cmp	r3, #15
 800342a:	d80a      	bhi.n	8003442 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800342c:	2200      	movs	r2, #0
 800342e:	6879      	ldr	r1, [r7, #4]
 8003430:	f04f 30ff 	mov.w	r0, #4294967295
 8003434:	f000 f92f 	bl	8003696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003438:	4a06      	ldr	r2, [pc, #24]	@ (8003454 <HAL_InitTick+0x5c>)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800343e:	2300      	movs	r3, #0
 8003440:	e000      	b.n	8003444 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
}
 8003444:	4618      	mov	r0, r3
 8003446:	3708      	adds	r7, #8
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}
 800344c:	20000000 	.word	0x20000000
 8003450:	20000008 	.word	0x20000008
 8003454:	20000004 	.word	0x20000004

08003458 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800345c:	4b06      	ldr	r3, [pc, #24]	@ (8003478 <HAL_IncTick+0x20>)
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	461a      	mov	r2, r3
 8003462:	4b06      	ldr	r3, [pc, #24]	@ (800347c <HAL_IncTick+0x24>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4413      	add	r3, r2
 8003468:	4a04      	ldr	r2, [pc, #16]	@ (800347c <HAL_IncTick+0x24>)
 800346a:	6013      	str	r3, [r2, #0]
}
 800346c:	bf00      	nop
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	20000008 	.word	0x20000008
 800347c:	2000089c 	.word	0x2000089c

08003480 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
  return uwTick;  
 8003484:	4b03      	ldr	r3, [pc, #12]	@ (8003494 <HAL_GetTick+0x14>)
 8003486:	681b      	ldr	r3, [r3, #0]
}
 8003488:	4618      	mov	r0, r3
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	2000089c 	.word	0x2000089c

08003498 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034a0:	f7ff ffee 	bl	8003480 <HAL_GetTick>
 80034a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b0:	d005      	beq.n	80034be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034b2:	4b0a      	ldr	r3, [pc, #40]	@ (80034dc <HAL_Delay+0x44>)
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	461a      	mov	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	4413      	add	r3, r2
 80034bc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80034be:	bf00      	nop
 80034c0:	f7ff ffde 	bl	8003480 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d8f7      	bhi.n	80034c0 <HAL_Delay+0x28>
  {
  }
}
 80034d0:	bf00      	nop
 80034d2:	bf00      	nop
 80034d4:	3710      	adds	r7, #16
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	20000008 	.word	0x20000008

080034e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003524 <__NVIC_SetPriorityGrouping+0x44>)
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034f6:	68ba      	ldr	r2, [r7, #8]
 80034f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034fc:	4013      	ands	r3, r2
 80034fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003508:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800350c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003512:	4a04      	ldr	r2, [pc, #16]	@ (8003524 <__NVIC_SetPriorityGrouping+0x44>)
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	60d3      	str	r3, [r2, #12]
}
 8003518:	bf00      	nop
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr
 8003524:	e000ed00 	.word	0xe000ed00

08003528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800352c:	4b04      	ldr	r3, [pc, #16]	@ (8003540 <__NVIC_GetPriorityGrouping+0x18>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	0a1b      	lsrs	r3, r3, #8
 8003532:	f003 0307 	and.w	r3, r3, #7
}
 8003536:	4618      	mov	r0, r3
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	4603      	mov	r3, r0
 800354c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800354e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003552:	2b00      	cmp	r3, #0
 8003554:	db0b      	blt.n	800356e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003556:	79fb      	ldrb	r3, [r7, #7]
 8003558:	f003 021f 	and.w	r2, r3, #31
 800355c:	4907      	ldr	r1, [pc, #28]	@ (800357c <__NVIC_EnableIRQ+0x38>)
 800355e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003562:	095b      	lsrs	r3, r3, #5
 8003564:	2001      	movs	r0, #1
 8003566:	fa00 f202 	lsl.w	r2, r0, r2
 800356a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800356e:	bf00      	nop
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	e000e100 	.word	0xe000e100

08003580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	6039      	str	r1, [r7, #0]
 800358a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800358c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003590:	2b00      	cmp	r3, #0
 8003592:	db0a      	blt.n	80035aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	b2da      	uxtb	r2, r3
 8003598:	490c      	ldr	r1, [pc, #48]	@ (80035cc <__NVIC_SetPriority+0x4c>)
 800359a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359e:	0112      	lsls	r2, r2, #4
 80035a0:	b2d2      	uxtb	r2, r2
 80035a2:	440b      	add	r3, r1
 80035a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035a8:	e00a      	b.n	80035c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	4908      	ldr	r1, [pc, #32]	@ (80035d0 <__NVIC_SetPriority+0x50>)
 80035b0:	79fb      	ldrb	r3, [r7, #7]
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	3b04      	subs	r3, #4
 80035b8:	0112      	lsls	r2, r2, #4
 80035ba:	b2d2      	uxtb	r2, r2
 80035bc:	440b      	add	r3, r1
 80035be:	761a      	strb	r2, [r3, #24]
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr
 80035cc:	e000e100 	.word	0xe000e100
 80035d0:	e000ed00 	.word	0xe000ed00

080035d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b089      	sub	sp, #36	@ 0x24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f003 0307 	and.w	r3, r3, #7
 80035e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	f1c3 0307 	rsb	r3, r3, #7
 80035ee:	2b04      	cmp	r3, #4
 80035f0:	bf28      	it	cs
 80035f2:	2304      	movcs	r3, #4
 80035f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	3304      	adds	r3, #4
 80035fa:	2b06      	cmp	r3, #6
 80035fc:	d902      	bls.n	8003604 <NVIC_EncodePriority+0x30>
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3b03      	subs	r3, #3
 8003602:	e000      	b.n	8003606 <NVIC_EncodePriority+0x32>
 8003604:	2300      	movs	r3, #0
 8003606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003608:	f04f 32ff 	mov.w	r2, #4294967295
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43da      	mvns	r2, r3
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	401a      	ands	r2, r3
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800361c:	f04f 31ff 	mov.w	r1, #4294967295
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	fa01 f303 	lsl.w	r3, r1, r3
 8003626:	43d9      	mvns	r1, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800362c:	4313      	orrs	r3, r2
         );
}
 800362e:	4618      	mov	r0, r3
 8003630:	3724      	adds	r7, #36	@ 0x24
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
	...

0800363c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3b01      	subs	r3, #1
 8003648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800364c:	d301      	bcc.n	8003652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800364e:	2301      	movs	r3, #1
 8003650:	e00f      	b.n	8003672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003652:	4a0a      	ldr	r2, [pc, #40]	@ (800367c <SysTick_Config+0x40>)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	3b01      	subs	r3, #1
 8003658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800365a:	210f      	movs	r1, #15
 800365c:	f04f 30ff 	mov.w	r0, #4294967295
 8003660:	f7ff ff8e 	bl	8003580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003664:	4b05      	ldr	r3, [pc, #20]	@ (800367c <SysTick_Config+0x40>)
 8003666:	2200      	movs	r2, #0
 8003668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800366a:	4b04      	ldr	r3, [pc, #16]	@ (800367c <SysTick_Config+0x40>)
 800366c:	2207      	movs	r2, #7
 800366e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	e000e010 	.word	0xe000e010

08003680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f7ff ff29 	bl	80034e0 <__NVIC_SetPriorityGrouping>
}
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b086      	sub	sp, #24
 800369a:	af00      	add	r7, sp, #0
 800369c:	4603      	mov	r3, r0
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
 80036a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036a8:	f7ff ff3e 	bl	8003528 <__NVIC_GetPriorityGrouping>
 80036ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	68b9      	ldr	r1, [r7, #8]
 80036b2:	6978      	ldr	r0, [r7, #20]
 80036b4:	f7ff ff8e 	bl	80035d4 <NVIC_EncodePriority>
 80036b8:	4602      	mov	r2, r0
 80036ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036be:	4611      	mov	r1, r2
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff ff5d 	bl	8003580 <__NVIC_SetPriority>
}
 80036c6:	bf00      	nop
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b082      	sub	sp, #8
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	4603      	mov	r3, r0
 80036d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff ff31 	bl	8003544 <__NVIC_EnableIRQ>
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b082      	sub	sp, #8
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7ff ffa2 	bl	800363c <SysTick_Config>
 80036f8:	4603      	mov	r3, r0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3708      	adds	r7, #8
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b082      	sub	sp, #8
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e014      	b.n	800373e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	791b      	ldrb	r3, [r3, #4]
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d105      	bne.n	800372a <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7ff fb3d 	bl	8002da4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2202      	movs	r2, #2
 800372e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2201      	movs	r2, #1
 800373a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8003746:	b480      	push	{r7}
 8003748:	b087      	sub	sp, #28
 800374a:	af00      	add	r7, sp, #0
 800374c:	60f8      	str	r0, [r7, #12]
 800374e:	60b9      	str	r1, [r7, #8]
 8003750:	607a      	str	r2, [r7, #4]
 8003752:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8003754:	2300      	movs	r3, #0
 8003756:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d105      	bne.n	8003770 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003764:	697a      	ldr	r2, [r7, #20]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4413      	add	r3, r2
 800376a:	3308      	adds	r3, #8
 800376c:	617b      	str	r3, [r7, #20]
 800376e:	e004      	b.n	800377a <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003770:	697a      	ldr	r2, [r7, #20]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4413      	add	r3, r2
 8003776:	3314      	adds	r3, #20
 8003778:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	461a      	mov	r2, r3
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8003782:	2300      	movs	r3, #0
}
 8003784:	4618      	mov	r0, r3
 8003786:	371c      	adds	r7, #28
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	795b      	ldrb	r3, [r3, #5]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d101      	bne.n	80037a6 <HAL_DAC_Start+0x16>
 80037a2:	2302      	movs	r3, #2
 80037a4:	e039      	b.n	800381a <HAL_DAC_Start+0x8a>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6819      	ldr	r1, [r3, #0]
 80037b8:	2201      	movs	r2, #1
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	409a      	lsls	r2, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	430a      	orrs	r2, r1
 80037c4:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10f      	bne.n	80037ec <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80037d6:	2b3c      	cmp	r3, #60	@ 0x3c
 80037d8:	d118      	bne.n	800380c <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685a      	ldr	r2, [r3, #4]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f042 0201 	orr.w	r2, r2, #1
 80037e8:	605a      	str	r2, [r3, #4]
 80037ea:	e00f      	b.n	800380c <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 80037f6:	f5b3 1f70 	cmp.w	r3, #3932160	@ 0x3c0000
 80037fa:	d107      	bne.n	800380c <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0202 	orr.w	r2, r2, #2
 800380a:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003826:	b480      	push	{r7}
 8003828:	b087      	sub	sp, #28
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003832:	2300      	movs	r3, #0
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	2300      	movs	r3, #0
 8003838:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	795b      	ldrb	r3, [r3, #5]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d101      	bne.n	8003846 <HAL_DAC_ConfigChannel+0x20>
 8003842:	2302      	movs	r3, #2
 8003844:	e036      	b.n	80038b4 <HAL_DAC_ConfigChannel+0x8e>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2201      	movs	r2, #1
 800384a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2202      	movs	r2, #2
 8003850:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800385a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	43db      	mvns	r3, r3
 8003866:	697a      	ldr	r2, [r7, #20]
 8003868:	4013      	ands	r3, r2
 800386a:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	4313      	orrs	r3, r2
 8003876:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	fa02 f303 	lsl.w	r3, r2, r3
 8003880:	697a      	ldr	r2, [r7, #20]
 8003882:	4313      	orrs	r3, r2
 8003884:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	697a      	ldr	r2, [r7, #20]
 800388c:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	6819      	ldr	r1, [r3, #0]
 8003894:	22c0      	movs	r2, #192	@ 0xc0
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	43da      	mvns	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	400a      	ands	r2, r1
 80038a4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2201      	movs	r2, #1
 80038aa:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80038b2:	2300      	movs	r3, #0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	371c      	adds	r7, #28
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e02e      	b.n	8003930 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d008      	beq.n	80038ee <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2204      	movs	r2, #4
 80038e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e020      	b.n	8003930 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f022 020e 	bic.w	r2, r2, #14
 80038fc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 0201 	bic.w	r2, r2, #1
 800390c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003916:	2101      	movs	r1, #1
 8003918:	fa01 f202 	lsl.w	r2, r1, r2
 800391c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003944:	2300      	movs	r3, #0
 8003946:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800394e:	2b02      	cmp	r3, #2
 8003950:	d005      	beq.n	800395e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2204      	movs	r2, #4
 8003956:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	73fb      	strb	r3, [r7, #15]
 800395c:	e027      	b.n	80039ae <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f022 020e 	bic.w	r2, r2, #14
 800396c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f022 0201 	bic.w	r2, r2, #1
 800397c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003986:	2101      	movs	r1, #1
 8003988:	fa01 f202 	lsl.w	r2, r1, r2
 800398c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	4798      	blx	r3
    }
  }
  return status;
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b087      	sub	sp, #28
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80039c2:	2300      	movs	r3, #0
 80039c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039c6:	e154      	b.n	8003c72 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	2101      	movs	r1, #1
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	fa01 f303 	lsl.w	r3, r1, r3
 80039d4:	4013      	ands	r3, r2
 80039d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	f000 8146 	beq.w	8003c6c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f003 0303 	and.w	r3, r3, #3
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d005      	beq.n	80039f8 <HAL_GPIO_Init+0x40>
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f003 0303 	and.w	r3, r3, #3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d130      	bne.n	8003a5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	2203      	movs	r2, #3
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	43db      	mvns	r3, r3
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	68da      	ldr	r2, [r3, #12]
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a2e:	2201      	movs	r2, #1
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	fa02 f303 	lsl.w	r3, r2, r3
 8003a36:	43db      	mvns	r3, r3
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	091b      	lsrs	r3, r3, #4
 8003a44:	f003 0201 	and.w	r2, r3, #1
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f003 0303 	and.w	r3, r3, #3
 8003a62:	2b03      	cmp	r3, #3
 8003a64:	d017      	beq.n	8003a96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	2203      	movs	r2, #3
 8003a72:	fa02 f303 	lsl.w	r3, r2, r3
 8003a76:	43db      	mvns	r3, r3
 8003a78:	693a      	ldr	r2, [r7, #16]
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	689a      	ldr	r2, [r3, #8]
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	005b      	lsls	r3, r3, #1
 8003a86:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f003 0303 	and.w	r3, r3, #3
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d123      	bne.n	8003aea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	08da      	lsrs	r2, r3, #3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3208      	adds	r2, #8
 8003aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	f003 0307 	and.w	r3, r3, #7
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	220f      	movs	r2, #15
 8003aba:	fa02 f303 	lsl.w	r3, r2, r3
 8003abe:	43db      	mvns	r3, r3
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	691a      	ldr	r2, [r3, #16]
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	f003 0307 	and.w	r3, r3, #7
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	08da      	lsrs	r2, r3, #3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3208      	adds	r2, #8
 8003ae4:	6939      	ldr	r1, [r7, #16]
 8003ae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	2203      	movs	r2, #3
 8003af6:	fa02 f303 	lsl.w	r3, r2, r3
 8003afa:	43db      	mvns	r3, r3
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	4013      	ands	r3, r2
 8003b00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f003 0203 	and.w	r2, r3, #3
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	005b      	lsls	r3, r3, #1
 8003b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f000 80a0 	beq.w	8003c6c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b2c:	4b58      	ldr	r3, [pc, #352]	@ (8003c90 <HAL_GPIO_Init+0x2d8>)
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	4a57      	ldr	r2, [pc, #348]	@ (8003c90 <HAL_GPIO_Init+0x2d8>)
 8003b32:	f043 0301 	orr.w	r3, r3, #1
 8003b36:	6193      	str	r3, [r2, #24]
 8003b38:	4b55      	ldr	r3, [pc, #340]	@ (8003c90 <HAL_GPIO_Init+0x2d8>)
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	60bb      	str	r3, [r7, #8]
 8003b42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b44:	4a53      	ldr	r2, [pc, #332]	@ (8003c94 <HAL_GPIO_Init+0x2dc>)
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	089b      	lsrs	r3, r3, #2
 8003b4a:	3302      	adds	r3, #2
 8003b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f003 0303 	and.w	r3, r3, #3
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	220f      	movs	r2, #15
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	43db      	mvns	r3, r3
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4013      	ands	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003b6e:	d019      	beq.n	8003ba4 <HAL_GPIO_Init+0x1ec>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a49      	ldr	r2, [pc, #292]	@ (8003c98 <HAL_GPIO_Init+0x2e0>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d013      	beq.n	8003ba0 <HAL_GPIO_Init+0x1e8>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a48      	ldr	r2, [pc, #288]	@ (8003c9c <HAL_GPIO_Init+0x2e4>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d00d      	beq.n	8003b9c <HAL_GPIO_Init+0x1e4>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a47      	ldr	r2, [pc, #284]	@ (8003ca0 <HAL_GPIO_Init+0x2e8>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d007      	beq.n	8003b98 <HAL_GPIO_Init+0x1e0>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a46      	ldr	r2, [pc, #280]	@ (8003ca4 <HAL_GPIO_Init+0x2ec>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d101      	bne.n	8003b94 <HAL_GPIO_Init+0x1dc>
 8003b90:	2304      	movs	r3, #4
 8003b92:	e008      	b.n	8003ba6 <HAL_GPIO_Init+0x1ee>
 8003b94:	2305      	movs	r3, #5
 8003b96:	e006      	b.n	8003ba6 <HAL_GPIO_Init+0x1ee>
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e004      	b.n	8003ba6 <HAL_GPIO_Init+0x1ee>
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	e002      	b.n	8003ba6 <HAL_GPIO_Init+0x1ee>
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e000      	b.n	8003ba6 <HAL_GPIO_Init+0x1ee>
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	f002 0203 	and.w	r2, r2, #3
 8003bac:	0092      	lsls	r2, r2, #2
 8003bae:	4093      	lsls	r3, r2
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003bb6:	4937      	ldr	r1, [pc, #220]	@ (8003c94 <HAL_GPIO_Init+0x2dc>)
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	089b      	lsrs	r3, r3, #2
 8003bbc:	3302      	adds	r3, #2
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bc4:	4b38      	ldr	r3, [pc, #224]	@ (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	43db      	mvns	r3, r3
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d003      	beq.n	8003be8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003be8:	4a2f      	ldr	r2, [pc, #188]	@ (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bee:	4b2e      	ldr	r3, [pc, #184]	@ (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	43db      	mvns	r3, r3
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003c12:	4a25      	ldr	r2, [pc, #148]	@ (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c18:	4b23      	ldr	r3, [pc, #140]	@ (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	43db      	mvns	r3, r3
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	4013      	ands	r3, r2
 8003c26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003c3c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c42:	4b19      	ldr	r3, [pc, #100]	@ (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	43db      	mvns	r3, r3
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d003      	beq.n	8003c66 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003c66:	4a10      	ldr	r2, [pc, #64]	@ (8003ca8 <HAL_GPIO_Init+0x2f0>)
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	fa22 f303 	lsr.w	r3, r2, r3
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f47f aea3 	bne.w	80039c8 <HAL_GPIO_Init+0x10>
  }
}
 8003c82:	bf00      	nop
 8003c84:	bf00      	nop
 8003c86:	371c      	adds	r7, #28
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	40021000 	.word	0x40021000
 8003c94:	40010000 	.word	0x40010000
 8003c98:	48000400 	.word	0x48000400
 8003c9c:	48000800 	.word	0x48000800
 8003ca0:	48000c00 	.word	0x48000c00
 8003ca4:	48001000 	.word	0x48001000
 8003ca8:	40010400 	.word	0x40010400

08003cac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	807b      	strh	r3, [r7, #2]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cbc:	787b      	ldrb	r3, [r7, #1]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003cc2:	887a      	ldrh	r2, [r7, #2]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003cc8:	e002      	b.n	8003cd0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003cca:	887a      	ldrh	r2, [r7, #2]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003cee:	887a      	ldrh	r2, [r7, #2]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	041a      	lsls	r2, r3, #16
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	43d9      	mvns	r1, r3
 8003cfa:	887b      	ldrh	r3, [r7, #2]
 8003cfc:	400b      	ands	r3, r1
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	619a      	str	r2, [r3, #24]
}
 8003d04:	bf00      	nop
 8003d06:	3714      	adds	r7, #20
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e08d      	b.n	8003e3e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d106      	bne.n	8003d3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f7ff f8a0 	bl	8002e7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2224      	movs	r2, #36	@ 0x24
 8003d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 0201 	bic.w	r2, r2, #1
 8003d52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685a      	ldr	r2, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003d60:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689a      	ldr	r2, [r3, #8]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d70:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d107      	bne.n	8003d8a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	689a      	ldr	r2, [r3, #8]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d86:	609a      	str	r2, [r3, #8]
 8003d88:	e006      	b.n	8003d98 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	689a      	ldr	r2, [r3, #8]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003d96:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d108      	bne.n	8003db2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003dae:	605a      	str	r2, [r3, #4]
 8003db0:	e007      	b.n	8003dc2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	685a      	ldr	r2, [r3, #4]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dc0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6812      	ldr	r2, [r2, #0]
 8003dcc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003dd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dd4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68da      	ldr	r2, [r3, #12]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003de4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	691a      	ldr	r2, [r3, #16]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	69d9      	ldr	r1, [r3, #28]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a1a      	ldr	r2, [r3, #32]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0201 	orr.w	r2, r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3708      	adds	r7, #8
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
	...

08003e48 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b088      	sub	sp, #32
 8003e4c:	af02      	add	r7, sp, #8
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	4608      	mov	r0, r1
 8003e52:	4611      	mov	r1, r2
 8003e54:	461a      	mov	r2, r3
 8003e56:	4603      	mov	r3, r0
 8003e58:	817b      	strh	r3, [r7, #10]
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	813b      	strh	r3, [r7, #8]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	2b20      	cmp	r3, #32
 8003e6c:	f040 80f9 	bne.w	8004062 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e70:	6a3b      	ldr	r3, [r7, #32]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <HAL_I2C_Mem_Write+0x34>
 8003e76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d105      	bne.n	8003e88 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e82:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e0ed      	b.n	8004064 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d101      	bne.n	8003e96 <HAL_I2C_Mem_Write+0x4e>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e0e6      	b.n	8004064 <HAL_I2C_Mem_Write+0x21c>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e9e:	f7ff faef 	bl	8003480 <HAL_GetTick>
 8003ea2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	2319      	movs	r3, #25
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f000 f955 	bl	8004160 <I2C_WaitOnFlagUntilTimeout>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e0d1      	b.n	8004064 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2221      	movs	r2, #33	@ 0x21
 8003ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2240      	movs	r2, #64	@ 0x40
 8003ecc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6a3a      	ldr	r2, [r7, #32]
 8003eda:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003ee0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ee8:	88f8      	ldrh	r0, [r7, #6]
 8003eea:	893a      	ldrh	r2, [r7, #8]
 8003eec:	8979      	ldrh	r1, [r7, #10]
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	9301      	str	r3, [sp, #4]
 8003ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef4:	9300      	str	r3, [sp, #0]
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f000 f8b9 	bl	8004070 <I2C_RequestMemoryWrite>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d005      	beq.n	8003f10 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e0a9      	b.n	8004064 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	2bff      	cmp	r3, #255	@ 0xff
 8003f18:	d90e      	bls.n	8003f38 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	22ff      	movs	r2, #255	@ 0xff
 8003f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	8979      	ldrh	r1, [r7, #10]
 8003f28:	2300      	movs	r3, #0
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f000 fad9 	bl	80044e8 <I2C_TransferConfig>
 8003f36:	e00f      	b.n	8003f58 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	8979      	ldrh	r1, [r7, #10]
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	9300      	str	r3, [sp, #0]
 8003f4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f000 fac8 	bl	80044e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f58:	697a      	ldr	r2, [r7, #20]
 8003f5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f5c:	68f8      	ldr	r0, [r7, #12]
 8003f5e:	f000 f958 	bl	8004212 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d001      	beq.n	8003f6c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e07b      	b.n	8004064 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f70:	781a      	ldrb	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f94:	3b01      	subs	r3, #1
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d034      	beq.n	8004010 <HAL_I2C_Mem_Write+0x1c8>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d130      	bne.n	8004010 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	9300      	str	r3, [sp, #0]
 8003fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	2180      	movs	r1, #128	@ 0x80
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f000 f8d1 	bl	8004160 <I2C_WaitOnFlagUntilTimeout>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d001      	beq.n	8003fc8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e04d      	b.n	8004064 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	2bff      	cmp	r3, #255	@ 0xff
 8003fd0:	d90e      	bls.n	8003ff0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	22ff      	movs	r2, #255	@ 0xff
 8003fd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fdc:	b2da      	uxtb	r2, r3
 8003fde:	8979      	ldrh	r1, [r7, #10]
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	9300      	str	r3, [sp, #0]
 8003fe4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 fa7d 	bl	80044e8 <I2C_TransferConfig>
 8003fee:	e00f      	b.n	8004010 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff4:	b29a      	uxth	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ffe:	b2da      	uxtb	r2, r3
 8004000:	8979      	ldrh	r1, [r7, #10]
 8004002:	2300      	movs	r3, #0
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 fa6c 	bl	80044e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004014:	b29b      	uxth	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d19e      	bne.n	8003f58 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 f93e 	bl	80042a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e01a      	b.n	8004064 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2220      	movs	r2, #32
 8004034:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	6859      	ldr	r1, [r3, #4]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	4b0a      	ldr	r3, [pc, #40]	@ (800406c <HAL_I2C_Mem_Write+0x224>)
 8004042:	400b      	ands	r3, r1
 8004044:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2220      	movs	r2, #32
 800404a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800405e:	2300      	movs	r3, #0
 8004060:	e000      	b.n	8004064 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004062:	2302      	movs	r3, #2
  }
}
 8004064:	4618      	mov	r0, r3
 8004066:	3718      	adds	r7, #24
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	fe00e800 	.word	0xfe00e800

08004070 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b086      	sub	sp, #24
 8004074:	af02      	add	r7, sp, #8
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	4608      	mov	r0, r1
 800407a:	4611      	mov	r1, r2
 800407c:	461a      	mov	r2, r3
 800407e:	4603      	mov	r3, r0
 8004080:	817b      	strh	r3, [r7, #10]
 8004082:	460b      	mov	r3, r1
 8004084:	813b      	strh	r3, [r7, #8]
 8004086:	4613      	mov	r3, r2
 8004088:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800408a:	88fb      	ldrh	r3, [r7, #6]
 800408c:	b2da      	uxtb	r2, r3
 800408e:	8979      	ldrh	r1, [r7, #10]
 8004090:	4b20      	ldr	r3, [pc, #128]	@ (8004114 <I2C_RequestMemoryWrite+0xa4>)
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f000 fa25 	bl	80044e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800409e:	69fa      	ldr	r2, [r7, #28]
 80040a0:	69b9      	ldr	r1, [r7, #24]
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f000 f8b5 	bl	8004212 <I2C_WaitOnTXISFlagUntilTimeout>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d001      	beq.n	80040b2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e02c      	b.n	800410c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040b2:	88fb      	ldrh	r3, [r7, #6]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d105      	bne.n	80040c4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040b8:	893b      	ldrh	r3, [r7, #8]
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80040c2:	e015      	b.n	80040f0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040c4:	893b      	ldrh	r3, [r7, #8]
 80040c6:	0a1b      	lsrs	r3, r3, #8
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040d2:	69fa      	ldr	r2, [r7, #28]
 80040d4:	69b9      	ldr	r1, [r7, #24]
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 f89b 	bl	8004212 <I2C_WaitOnTXISFlagUntilTimeout>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e012      	b.n	800410c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040e6:	893b      	ldrh	r3, [r7, #8]
 80040e8:	b2da      	uxtb	r2, r3
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	9300      	str	r3, [sp, #0]
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	2200      	movs	r2, #0
 80040f8:	2180      	movs	r1, #128	@ 0x80
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f000 f830 	bl	8004160 <I2C_WaitOnFlagUntilTimeout>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d001      	beq.n	800410a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e000      	b.n	800410c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3710      	adds	r7, #16
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	80002000 	.word	0x80002000

08004118 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b02      	cmp	r3, #2
 800412c:	d103      	bne.n	8004136 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2200      	movs	r2, #0
 8004134:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	699b      	ldr	r3, [r3, #24]
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	2b01      	cmp	r3, #1
 8004142:	d007      	beq.n	8004154 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	699a      	ldr	r2, [r3, #24]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f042 0201 	orr.w	r2, r2, #1
 8004152:	619a      	str	r2, [r3, #24]
  }
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	603b      	str	r3, [r7, #0]
 800416c:	4613      	mov	r3, r2
 800416e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004170:	e03b      	b.n	80041ea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004172:	69ba      	ldr	r2, [r7, #24]
 8004174:	6839      	ldr	r1, [r7, #0]
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f000 f8d6 	bl	8004328 <I2C_IsErrorOccurred>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e041      	b.n	800420a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800418c:	d02d      	beq.n	80041ea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800418e:	f7ff f977 	bl	8003480 <HAL_GetTick>
 8004192:	4602      	mov	r2, r0
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	1ad3      	subs	r3, r2, r3
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	429a      	cmp	r2, r3
 800419c:	d302      	bcc.n	80041a4 <I2C_WaitOnFlagUntilTimeout+0x44>
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d122      	bne.n	80041ea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	699a      	ldr	r2, [r3, #24]
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	4013      	ands	r3, r2
 80041ae:	68ba      	ldr	r2, [r7, #8]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	bf0c      	ite	eq
 80041b4:	2301      	moveq	r3, #1
 80041b6:	2300      	movne	r3, #0
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	461a      	mov	r2, r3
 80041bc:	79fb      	ldrb	r3, [r7, #7]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d113      	bne.n	80041ea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c6:	f043 0220 	orr.w	r2, r3, #32
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2220      	movs	r2, #32
 80041d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e00f      	b.n	800420a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	699a      	ldr	r2, [r3, #24]
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	4013      	ands	r3, r2
 80041f4:	68ba      	ldr	r2, [r7, #8]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	bf0c      	ite	eq
 80041fa:	2301      	moveq	r3, #1
 80041fc:	2300      	movne	r3, #0
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	461a      	mov	r2, r3
 8004202:	79fb      	ldrb	r3, [r7, #7]
 8004204:	429a      	cmp	r2, r3
 8004206:	d0b4      	beq.n	8004172 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}

08004212 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004212:	b580      	push	{r7, lr}
 8004214:	b084      	sub	sp, #16
 8004216:	af00      	add	r7, sp, #0
 8004218:	60f8      	str	r0, [r7, #12]
 800421a:	60b9      	str	r1, [r7, #8]
 800421c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800421e:	e033      	b.n	8004288 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	68b9      	ldr	r1, [r7, #8]
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f000 f87f 	bl	8004328 <I2C_IsErrorOccurred>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e031      	b.n	8004298 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800423a:	d025      	beq.n	8004288 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800423c:	f7ff f920 	bl	8003480 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	429a      	cmp	r2, r3
 800424a:	d302      	bcc.n	8004252 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d11a      	bne.n	8004288 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b02      	cmp	r3, #2
 800425e:	d013      	beq.n	8004288 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004264:	f043 0220 	orr.w	r2, r3, #32
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2220      	movs	r2, #32
 8004270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e007      	b.n	8004298 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b02      	cmp	r3, #2
 8004294:	d1c4      	bne.n	8004220 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042ac:	e02f      	b.n	800430e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	68b9      	ldr	r1, [r7, #8]
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f000 f838 	bl	8004328 <I2C_IsErrorOccurred>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d001      	beq.n	80042c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e02d      	b.n	800431e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042c2:	f7ff f8dd 	bl	8003480 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d302      	bcc.n	80042d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d11a      	bne.n	800430e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	699b      	ldr	r3, [r3, #24]
 80042de:	f003 0320 	and.w	r3, r3, #32
 80042e2:	2b20      	cmp	r3, #32
 80042e4:	d013      	beq.n	800430e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ea:	f043 0220 	orr.w	r2, r3, #32
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2220      	movs	r2, #32
 80042f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e007      	b.n	800431e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	f003 0320 	and.w	r3, r3, #32
 8004318:	2b20      	cmp	r3, #32
 800431a:	d1c8      	bne.n	80042ae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
	...

08004328 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b08a      	sub	sp, #40	@ 0x28
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004334:	2300      	movs	r3, #0
 8004336:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004342:	2300      	movs	r3, #0
 8004344:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	f003 0310 	and.w	r3, r3, #16
 8004350:	2b00      	cmp	r3, #0
 8004352:	d068      	beq.n	8004426 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2210      	movs	r2, #16
 800435a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800435c:	e049      	b.n	80043f2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004364:	d045      	beq.n	80043f2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004366:	f7ff f88b 	bl	8003480 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	68ba      	ldr	r2, [r7, #8]
 8004372:	429a      	cmp	r2, r3
 8004374:	d302      	bcc.n	800437c <I2C_IsErrorOccurred+0x54>
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d13a      	bne.n	80043f2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004386:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800438e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800439a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800439e:	d121      	bne.n	80043e4 <I2C_IsErrorOccurred+0xbc>
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80043a6:	d01d      	beq.n	80043e4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80043a8:	7cfb      	ldrb	r3, [r7, #19]
 80043aa:	2b20      	cmp	r3, #32
 80043ac:	d01a      	beq.n	80043e4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685a      	ldr	r2, [r3, #4]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043bc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80043be:	f7ff f85f 	bl	8003480 <HAL_GetTick>
 80043c2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043c4:	e00e      	b.n	80043e4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80043c6:	f7ff f85b 	bl	8003480 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	2b19      	cmp	r3, #25
 80043d2:	d907      	bls.n	80043e4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80043d4:	6a3b      	ldr	r3, [r7, #32]
 80043d6:	f043 0320 	orr.w	r3, r3, #32
 80043da:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80043e2:	e006      	b.n	80043f2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	699b      	ldr	r3, [r3, #24]
 80043ea:	f003 0320 	and.w	r3, r3, #32
 80043ee:	2b20      	cmp	r3, #32
 80043f0:	d1e9      	bne.n	80043c6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	f003 0320 	and.w	r3, r3, #32
 80043fc:	2b20      	cmp	r3, #32
 80043fe:	d003      	beq.n	8004408 <I2C_IsErrorOccurred+0xe0>
 8004400:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004404:	2b00      	cmp	r3, #0
 8004406:	d0aa      	beq.n	800435e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004408:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800440c:	2b00      	cmp	r3, #0
 800440e:	d103      	bne.n	8004418 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2220      	movs	r2, #32
 8004416:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	f043 0304 	orr.w	r3, r3, #4
 800441e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	699b      	ldr	r3, [r3, #24]
 800442c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00b      	beq.n	8004450 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	f043 0301 	orr.w	r3, r3, #1
 800443e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004448:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00b      	beq.n	8004472 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800445a:	6a3b      	ldr	r3, [r7, #32]
 800445c:	f043 0308 	orr.w	r3, r3, #8
 8004460:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800446a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00b      	beq.n	8004494 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800447c:	6a3b      	ldr	r3, [r7, #32]
 800447e:	f043 0302 	orr.w	r3, r3, #2
 8004482:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800448c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004494:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004498:	2b00      	cmp	r3, #0
 800449a:	d01c      	beq.n	80044d6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f7ff fe3b 	bl	8004118 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	6859      	ldr	r1, [r3, #4]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	4b0d      	ldr	r3, [pc, #52]	@ (80044e4 <I2C_IsErrorOccurred+0x1bc>)
 80044ae:	400b      	ands	r3, r1
 80044b0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044b6:	6a3b      	ldr	r3, [r7, #32]
 80044b8:	431a      	orrs	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2220      	movs	r2, #32
 80044c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80044d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3728      	adds	r7, #40	@ 0x28
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	fe00e800 	.word	0xfe00e800

080044e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b087      	sub	sp, #28
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	607b      	str	r3, [r7, #4]
 80044f2:	460b      	mov	r3, r1
 80044f4:	817b      	strh	r3, [r7, #10]
 80044f6:	4613      	mov	r3, r2
 80044f8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80044fa:	897b      	ldrh	r3, [r7, #10]
 80044fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004500:	7a7b      	ldrb	r3, [r7, #9]
 8004502:	041b      	lsls	r3, r3, #16
 8004504:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004508:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800450e:	6a3b      	ldr	r3, [r7, #32]
 8004510:	4313      	orrs	r3, r2
 8004512:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004516:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	6a3b      	ldr	r3, [r7, #32]
 8004520:	0d5b      	lsrs	r3, r3, #21
 8004522:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004526:	4b08      	ldr	r3, [pc, #32]	@ (8004548 <I2C_TransferConfig+0x60>)
 8004528:	430b      	orrs	r3, r1
 800452a:	43db      	mvns	r3, r3
 800452c:	ea02 0103 	and.w	r1, r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	697a      	ldr	r2, [r7, #20]
 8004536:	430a      	orrs	r2, r1
 8004538:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800453a:	bf00      	nop
 800453c:	371c      	adds	r7, #28
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	03ff63ff 	.word	0x03ff63ff

0800454c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b20      	cmp	r3, #32
 8004560:	d138      	bne.n	80045d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004568:	2b01      	cmp	r3, #1
 800456a:	d101      	bne.n	8004570 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800456c:	2302      	movs	r3, #2
 800456e:	e032      	b.n	80045d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2224      	movs	r2, #36	@ 0x24
 800457c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 0201 	bic.w	r2, r2, #1
 800458e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800459e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6819      	ldr	r1, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	683a      	ldr	r2, [r7, #0]
 80045ac:	430a      	orrs	r2, r1
 80045ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f042 0201 	orr.w	r2, r2, #1
 80045be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2220      	movs	r2, #32
 80045c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80045d0:	2300      	movs	r3, #0
 80045d2:	e000      	b.n	80045d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80045d4:	2302      	movs	r3, #2
  }
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	370c      	adds	r7, #12
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr

080045e2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80045e2:	b480      	push	{r7}
 80045e4:	b085      	sub	sp, #20
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
 80045ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b20      	cmp	r3, #32
 80045f6:	d139      	bne.n	800466c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d101      	bne.n	8004606 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004602:	2302      	movs	r3, #2
 8004604:	e033      	b.n	800466e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2224      	movs	r2, #36	@ 0x24
 8004612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0201 	bic.w	r2, r2, #1
 8004624:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004634:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	021b      	lsls	r3, r3, #8
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	4313      	orrs	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f042 0201 	orr.w	r2, r2, #1
 8004656:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2220      	movs	r2, #32
 800465c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004668:	2300      	movs	r3, #0
 800466a:	e000      	b.n	800466e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800466c:	2302      	movs	r3, #2
  }
}
 800466e:	4618      	mov	r0, r3
 8004670:	3714      	adds	r7, #20
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
	...

0800467c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8004682:	af00      	add	r7, sp, #0
 8004684:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004688:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800468c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800468e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004692:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d102      	bne.n	80046a2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	f001 b823 	b.w	80056e8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f000 817d 	beq.w	80049b2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80046b8:	4bbc      	ldr	r3, [pc, #752]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 030c 	and.w	r3, r3, #12
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d00c      	beq.n	80046de <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80046c4:	4bb9      	ldr	r3, [pc, #740]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f003 030c 	and.w	r3, r3, #12
 80046cc:	2b08      	cmp	r3, #8
 80046ce:	d15c      	bne.n	800478a <HAL_RCC_OscConfig+0x10e>
 80046d0:	4bb6      	ldr	r3, [pc, #728]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046dc:	d155      	bne.n	800478a <HAL_RCC_OscConfig+0x10e>
 80046de:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046e2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80046ea:	fa93 f3a3 	rbit	r3, r3
 80046ee:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80046f2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046f6:	fab3 f383 	clz	r3, r3
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	095b      	lsrs	r3, r3, #5
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	f043 0301 	orr.w	r3, r3, #1
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b01      	cmp	r3, #1
 8004708:	d102      	bne.n	8004710 <HAL_RCC_OscConfig+0x94>
 800470a:	4ba8      	ldr	r3, [pc, #672]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	e015      	b.n	800473c <HAL_RCC_OscConfig+0xc0>
 8004710:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004714:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004718:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800471c:	fa93 f3a3 	rbit	r3, r3
 8004720:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8004724:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004728:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800472c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8004730:	fa93 f3a3 	rbit	r3, r3
 8004734:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8004738:	4b9c      	ldr	r3, [pc, #624]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 800473a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800473c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004740:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8004744:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8004748:	fa92 f2a2 	rbit	r2, r2
 800474c:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8004750:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8004754:	fab2 f282 	clz	r2, r2
 8004758:	b2d2      	uxtb	r2, r2
 800475a:	f042 0220 	orr.w	r2, r2, #32
 800475e:	b2d2      	uxtb	r2, r2
 8004760:	f002 021f 	and.w	r2, r2, #31
 8004764:	2101      	movs	r1, #1
 8004766:	fa01 f202 	lsl.w	r2, r1, r2
 800476a:	4013      	ands	r3, r2
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 811f 	beq.w	80049b0 <HAL_RCC_OscConfig+0x334>
 8004772:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004776:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	f040 8116 	bne.w	80049b0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	f000 bfaf 	b.w	80056e8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800478a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800478e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800479a:	d106      	bne.n	80047aa <HAL_RCC_OscConfig+0x12e>
 800479c:	4b83      	ldr	r3, [pc, #524]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a82      	ldr	r2, [pc, #520]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80047a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047a6:	6013      	str	r3, [r2, #0]
 80047a8:	e036      	b.n	8004818 <HAL_RCC_OscConfig+0x19c>
 80047aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d10c      	bne.n	80047d4 <HAL_RCC_OscConfig+0x158>
 80047ba:	4b7c      	ldr	r3, [pc, #496]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a7b      	ldr	r2, [pc, #492]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80047c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047c4:	6013      	str	r3, [r2, #0]
 80047c6:	4b79      	ldr	r3, [pc, #484]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a78      	ldr	r2, [pc, #480]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80047cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047d0:	6013      	str	r3, [r2, #0]
 80047d2:	e021      	b.n	8004818 <HAL_RCC_OscConfig+0x19c>
 80047d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047d8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047e4:	d10c      	bne.n	8004800 <HAL_RCC_OscConfig+0x184>
 80047e6:	4b71      	ldr	r3, [pc, #452]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a70      	ldr	r2, [pc, #448]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80047ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047f0:	6013      	str	r3, [r2, #0]
 80047f2:	4b6e      	ldr	r3, [pc, #440]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a6d      	ldr	r2, [pc, #436]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80047f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	e00b      	b.n	8004818 <HAL_RCC_OscConfig+0x19c>
 8004800:	4b6a      	ldr	r3, [pc, #424]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a69      	ldr	r2, [pc, #420]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 8004806:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800480a:	6013      	str	r3, [r2, #0]
 800480c:	4b67      	ldr	r3, [pc, #412]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a66      	ldr	r2, [pc, #408]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 8004812:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004816:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004818:	4b64      	ldr	r3, [pc, #400]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 800481a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800481c:	f023 020f 	bic.w	r2, r3, #15
 8004820:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004824:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	495f      	ldr	r1, [pc, #380]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 800482e:	4313      	orrs	r3, r2
 8004830:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004832:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004836:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d059      	beq.n	80048f6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004842:	f7fe fe1d 	bl	8003480 <HAL_GetTick>
 8004846:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800484a:	e00a      	b.n	8004862 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800484c:	f7fe fe18 	bl	8003480 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	2b64      	cmp	r3, #100	@ 0x64
 800485a:	d902      	bls.n	8004862 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	f000 bf43 	b.w	80056e8 <HAL_RCC_OscConfig+0x106c>
 8004862:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004866:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800486a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800486e:	fa93 f3a3 	rbit	r3, r3
 8004872:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8004876:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800487a:	fab3 f383 	clz	r3, r3
 800487e:	b2db      	uxtb	r3, r3
 8004880:	095b      	lsrs	r3, r3, #5
 8004882:	b2db      	uxtb	r3, r3
 8004884:	f043 0301 	orr.w	r3, r3, #1
 8004888:	b2db      	uxtb	r3, r3
 800488a:	2b01      	cmp	r3, #1
 800488c:	d102      	bne.n	8004894 <HAL_RCC_OscConfig+0x218>
 800488e:	4b47      	ldr	r3, [pc, #284]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	e015      	b.n	80048c0 <HAL_RCC_OscConfig+0x244>
 8004894:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004898:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80048a0:	fa93 f3a3 	rbit	r3, r3
 80048a4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80048a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80048ac:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80048b0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80048b4:	fa93 f3a3 	rbit	r3, r3
 80048b8:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80048bc:	4b3b      	ldr	r3, [pc, #236]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 80048be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80048c4:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80048c8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80048cc:	fa92 f2a2 	rbit	r2, r2
 80048d0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80048d4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80048d8:	fab2 f282 	clz	r2, r2
 80048dc:	b2d2      	uxtb	r2, r2
 80048de:	f042 0220 	orr.w	r2, r2, #32
 80048e2:	b2d2      	uxtb	r2, r2
 80048e4:	f002 021f 	and.w	r2, r2, #31
 80048e8:	2101      	movs	r1, #1
 80048ea:	fa01 f202 	lsl.w	r2, r1, r2
 80048ee:	4013      	ands	r3, r2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0ab      	beq.n	800484c <HAL_RCC_OscConfig+0x1d0>
 80048f4:	e05d      	b.n	80049b2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f6:	f7fe fdc3 	bl	8003480 <HAL_GetTick>
 80048fa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048fe:	e00a      	b.n	8004916 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004900:	f7fe fdbe 	bl	8003480 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b64      	cmp	r3, #100	@ 0x64
 800490e:	d902      	bls.n	8004916 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	f000 bee9 	b.w	80056e8 <HAL_RCC_OscConfig+0x106c>
 8004916:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800491a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800491e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8004922:	fa93 f3a3 	rbit	r3, r3
 8004926:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800492a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800492e:	fab3 f383 	clz	r3, r3
 8004932:	b2db      	uxtb	r3, r3
 8004934:	095b      	lsrs	r3, r3, #5
 8004936:	b2db      	uxtb	r3, r3
 8004938:	f043 0301 	orr.w	r3, r3, #1
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b01      	cmp	r3, #1
 8004940:	d102      	bne.n	8004948 <HAL_RCC_OscConfig+0x2cc>
 8004942:	4b1a      	ldr	r3, [pc, #104]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	e015      	b.n	8004974 <HAL_RCC_OscConfig+0x2f8>
 8004948:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800494c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004950:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8004954:	fa93 f3a3 	rbit	r3, r3
 8004958:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800495c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004960:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8004964:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8004968:	fa93 f3a3 	rbit	r3, r3
 800496c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8004970:	4b0e      	ldr	r3, [pc, #56]	@ (80049ac <HAL_RCC_OscConfig+0x330>)
 8004972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004974:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004978:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800497c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8004980:	fa92 f2a2 	rbit	r2, r2
 8004984:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8004988:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800498c:	fab2 f282 	clz	r2, r2
 8004990:	b2d2      	uxtb	r2, r2
 8004992:	f042 0220 	orr.w	r2, r2, #32
 8004996:	b2d2      	uxtb	r2, r2
 8004998:	f002 021f 	and.w	r2, r2, #31
 800499c:	2101      	movs	r1, #1
 800499e:	fa01 f202 	lsl.w	r2, r1, r2
 80049a2:	4013      	ands	r3, r2
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1ab      	bne.n	8004900 <HAL_RCC_OscConfig+0x284>
 80049a8:	e003      	b.n	80049b2 <HAL_RCC_OscConfig+0x336>
 80049aa:	bf00      	nop
 80049ac:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f000 817d 	beq.w	8004cc2 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80049c8:	4ba6      	ldr	r3, [pc, #664]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f003 030c 	and.w	r3, r3, #12
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00b      	beq.n	80049ec <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80049d4:	4ba3      	ldr	r3, [pc, #652]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f003 030c 	and.w	r3, r3, #12
 80049dc:	2b08      	cmp	r3, #8
 80049de:	d172      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x44a>
 80049e0:	4ba0      	ldr	r3, [pc, #640]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d16c      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x44a>
 80049ec:	2302      	movs	r3, #2
 80049ee:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f2:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80049f6:	fa93 f3a3 	rbit	r3, r3
 80049fa:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80049fe:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a02:	fab3 f383 	clz	r3, r3
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	095b      	lsrs	r3, r3, #5
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	f043 0301 	orr.w	r3, r3, #1
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d102      	bne.n	8004a1c <HAL_RCC_OscConfig+0x3a0>
 8004a16:	4b93      	ldr	r3, [pc, #588]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	e013      	b.n	8004a44 <HAL_RCC_OscConfig+0x3c8>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a22:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004a26:	fa93 f3a3 	rbit	r3, r3
 8004a2a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8004a2e:	2302      	movs	r3, #2
 8004a30:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8004a34:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8004a38:	fa93 f3a3 	rbit	r3, r3
 8004a3c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8004a40:	4b88      	ldr	r3, [pc, #544]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 8004a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a44:	2202      	movs	r2, #2
 8004a46:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8004a4a:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8004a4e:	fa92 f2a2 	rbit	r2, r2
 8004a52:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8004a56:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004a5a:	fab2 f282 	clz	r2, r2
 8004a5e:	b2d2      	uxtb	r2, r2
 8004a60:	f042 0220 	orr.w	r2, r2, #32
 8004a64:	b2d2      	uxtb	r2, r2
 8004a66:	f002 021f 	and.w	r2, r2, #31
 8004a6a:	2101      	movs	r1, #1
 8004a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a70:	4013      	ands	r3, r2
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00a      	beq.n	8004a8c <HAL_RCC_OscConfig+0x410>
 8004a76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d002      	beq.n	8004a8c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	f000 be2e 	b.w	80056e8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a8c:	4b75      	ldr	r3, [pc, #468]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a98:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	695b      	ldr	r3, [r3, #20]
 8004aa0:	21f8      	movs	r1, #248	@ 0xf8
 8004aa2:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa6:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8004aaa:	fa91 f1a1 	rbit	r1, r1
 8004aae:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8004ab2:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8004ab6:	fab1 f181 	clz	r1, r1
 8004aba:	b2c9      	uxtb	r1, r1
 8004abc:	408b      	lsls	r3, r1
 8004abe:	4969      	ldr	r1, [pc, #420]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ac4:	e0fd      	b.n	8004cc2 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ac6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004aca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 8088 	beq.w	8004be8 <HAL_RCC_OscConfig+0x56c>
 8004ad8:	2301      	movs	r3, #1
 8004ada:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ade:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8004ae2:	fa93 f3a3 	rbit	r3, r3
 8004ae6:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8004aea:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004aee:	fab3 f383 	clz	r3, r3
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004af8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	461a      	mov	r2, r3
 8004b00:	2301      	movs	r3, #1
 8004b02:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b04:	f7fe fcbc 	bl	8003480 <HAL_GetTick>
 8004b08:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b0c:	e00a      	b.n	8004b24 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b0e:	f7fe fcb7 	bl	8003480 <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d902      	bls.n	8004b24 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	f000 bde2 	b.w	80056e8 <HAL_RCC_OscConfig+0x106c>
 8004b24:	2302      	movs	r3, #2
 8004b26:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b2a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8004b2e:	fa93 f3a3 	rbit	r3, r3
 8004b32:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8004b36:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b3a:	fab3 f383 	clz	r3, r3
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	095b      	lsrs	r3, r3, #5
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	f043 0301 	orr.w	r3, r3, #1
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d102      	bne.n	8004b54 <HAL_RCC_OscConfig+0x4d8>
 8004b4e:	4b45      	ldr	r3, [pc, #276]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	e013      	b.n	8004b7c <HAL_RCC_OscConfig+0x500>
 8004b54:	2302      	movs	r3, #2
 8004b56:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b5a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004b5e:	fa93 f3a3 	rbit	r3, r3
 8004b62:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8004b66:	2302      	movs	r3, #2
 8004b68:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004b6c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004b70:	fa93 f3a3 	rbit	r3, r3
 8004b74:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8004b78:	4b3a      	ldr	r3, [pc, #232]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8004b82:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8004b86:	fa92 f2a2 	rbit	r2, r2
 8004b8a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8004b8e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8004b92:	fab2 f282 	clz	r2, r2
 8004b96:	b2d2      	uxtb	r2, r2
 8004b98:	f042 0220 	orr.w	r2, r2, #32
 8004b9c:	b2d2      	uxtb	r2, r2
 8004b9e:	f002 021f 	and.w	r2, r2, #31
 8004ba2:	2101      	movs	r1, #1
 8004ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8004ba8:	4013      	ands	r3, r2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0af      	beq.n	8004b0e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bae:	4b2d      	ldr	r3, [pc, #180]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004bba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	21f8      	movs	r1, #248	@ 0xf8
 8004bc4:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc8:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004bcc:	fa91 f1a1 	rbit	r1, r1
 8004bd0:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8004bd4:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8004bd8:	fab1 f181 	clz	r1, r1
 8004bdc:	b2c9      	uxtb	r1, r1
 8004bde:	408b      	lsls	r3, r1
 8004be0:	4920      	ldr	r1, [pc, #128]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	600b      	str	r3, [r1, #0]
 8004be6:	e06c      	b.n	8004cc2 <HAL_RCC_OscConfig+0x646>
 8004be8:	2301      	movs	r3, #1
 8004bea:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bee:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004bf2:	fa93 f3a3 	rbit	r3, r3
 8004bf6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8004bfa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bfe:	fab3 f383 	clz	r3, r3
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004c08:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	461a      	mov	r2, r3
 8004c10:	2300      	movs	r3, #0
 8004c12:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c14:	f7fe fc34 	bl	8003480 <HAL_GetTick>
 8004c18:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c1c:	e00a      	b.n	8004c34 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c1e:	f7fe fc2f 	bl	8003480 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d902      	bls.n	8004c34 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	f000 bd5a 	b.w	80056e8 <HAL_RCC_OscConfig+0x106c>
 8004c34:	2302      	movs	r3, #2
 8004c36:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c3a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004c3e:	fa93 f3a3 	rbit	r3, r3
 8004c42:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8004c46:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c4a:	fab3 f383 	clz	r3, r3
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	095b      	lsrs	r3, r3, #5
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	f043 0301 	orr.w	r3, r3, #1
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d104      	bne.n	8004c68 <HAL_RCC_OscConfig+0x5ec>
 8004c5e:	4b01      	ldr	r3, [pc, #4]	@ (8004c64 <HAL_RCC_OscConfig+0x5e8>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	e015      	b.n	8004c90 <HAL_RCC_OscConfig+0x614>
 8004c64:	40021000 	.word	0x40021000
 8004c68:	2302      	movs	r3, #2
 8004c6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c6e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004c72:	fa93 f3a3 	rbit	r3, r3
 8004c76:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004c80:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004c84:	fa93 f3a3 	rbit	r3, r3
 8004c88:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004c8c:	4bc8      	ldr	r3, [pc, #800]	@ (8004fb0 <HAL_RCC_OscConfig+0x934>)
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	2202      	movs	r2, #2
 8004c92:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8004c96:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004c9a:	fa92 f2a2 	rbit	r2, r2
 8004c9e:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8004ca2:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8004ca6:	fab2 f282 	clz	r2, r2
 8004caa:	b2d2      	uxtb	r2, r2
 8004cac:	f042 0220 	orr.w	r2, r2, #32
 8004cb0:	b2d2      	uxtb	r2, r2
 8004cb2:	f002 021f 	and.w	r2, r2, #31
 8004cb6:	2101      	movs	r1, #1
 8004cb8:	fa01 f202 	lsl.w	r2, r1, r2
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1ad      	bne.n	8004c1e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004cc6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0308 	and.w	r3, r3, #8
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f000 8110 	beq.w	8004ef8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004cdc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d079      	beq.n	8004ddc <HAL_RCC_OscConfig+0x760>
 8004ce8:	2301      	movs	r3, #1
 8004cea:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cee:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004cf2:	fa93 f3a3 	rbit	r3, r3
 8004cf6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8004cfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cfe:	fab3 f383 	clz	r3, r3
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	461a      	mov	r2, r3
 8004d06:	4bab      	ldr	r3, [pc, #684]	@ (8004fb4 <HAL_RCC_OscConfig+0x938>)
 8004d08:	4413      	add	r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	2301      	movs	r3, #1
 8004d10:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d12:	f7fe fbb5 	bl	8003480 <HAL_GetTick>
 8004d16:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d1a:	e00a      	b.n	8004d32 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d1c:	f7fe fbb0 	bl	8003480 <HAL_GetTick>
 8004d20:	4602      	mov	r2, r0
 8004d22:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d902      	bls.n	8004d32 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	f000 bcdb 	b.w	80056e8 <HAL_RCC_OscConfig+0x106c>
 8004d32:	2302      	movs	r3, #2
 8004d34:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d38:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004d3c:	fa93 f3a3 	rbit	r3, r3
 8004d40:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004d44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d48:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	601a      	str	r2, [r3, #0]
 8004d50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d54:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	fa93 f2a3 	rbit	r2, r3
 8004d5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004d66:	601a      	str	r2, [r3, #0]
 8004d68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d70:	2202      	movs	r2, #2
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	fa93 f2a3 	rbit	r2, r3
 8004d82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d86:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004d8a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d8c:	4b88      	ldr	r3, [pc, #544]	@ (8004fb0 <HAL_RCC_OscConfig+0x934>)
 8004d8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d94:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004d98:	2102      	movs	r1, #2
 8004d9a:	6019      	str	r1, [r3, #0]
 8004d9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004da0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	fa93 f1a3 	rbit	r1, r3
 8004daa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004dae:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004db2:	6019      	str	r1, [r3, #0]
  return result;
 8004db4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004db8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	fab3 f383 	clz	r3, r3
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	f003 031f 	and.w	r3, r3, #31
 8004dce:	2101      	movs	r1, #1
 8004dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d0a0      	beq.n	8004d1c <HAL_RCC_OscConfig+0x6a0>
 8004dda:	e08d      	b.n	8004ef8 <HAL_RCC_OscConfig+0x87c>
 8004ddc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004de0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004de4:	2201      	movs	r2, #1
 8004de6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004dec:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	fa93 f2a3 	rbit	r2, r3
 8004df6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004dfa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004dfe:	601a      	str	r2, [r3, #0]
  return result;
 8004e00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e04:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004e08:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e0a:	fab3 f383 	clz	r3, r3
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	461a      	mov	r2, r3
 8004e12:	4b68      	ldr	r3, [pc, #416]	@ (8004fb4 <HAL_RCC_OscConfig+0x938>)
 8004e14:	4413      	add	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	461a      	mov	r2, r3
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e1e:	f7fe fb2f 	bl	8003480 <HAL_GetTick>
 8004e22:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e26:	e00a      	b.n	8004e3e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e28:	f7fe fb2a 	bl	8003480 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d902      	bls.n	8004e3e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	f000 bc55 	b.w	80056e8 <HAL_RCC_OscConfig+0x106c>
 8004e3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e42:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004e46:	2202      	movs	r2, #2
 8004e48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e4e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	fa93 f2a3 	rbit	r2, r3
 8004e58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e5c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004e60:	601a      	str	r2, [r3, #0]
 8004e62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e66:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	601a      	str	r2, [r3, #0]
 8004e6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e72:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	fa93 f2a3 	rbit	r2, r3
 8004e7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e80:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e8a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004e8e:	2202      	movs	r2, #2
 8004e90:	601a      	str	r2, [r3, #0]
 8004e92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e96:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	fa93 f2a3 	rbit	r2, r3
 8004ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ea4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004ea8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eaa:	4b41      	ldr	r3, [pc, #260]	@ (8004fb0 <HAL_RCC_OscConfig+0x934>)
 8004eac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004eae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004eb2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004eb6:	2102      	movs	r1, #2
 8004eb8:	6019      	str	r1, [r3, #0]
 8004eba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ebe:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	fa93 f1a3 	rbit	r1, r3
 8004ec8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ecc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004ed0:	6019      	str	r1, [r3, #0]
  return result;
 8004ed2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ed6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	fab3 f383 	clz	r3, r3
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	f003 031f 	and.w	r3, r3, #31
 8004eec:	2101      	movs	r1, #1
 8004eee:	fa01 f303 	lsl.w	r3, r1, r3
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d197      	bne.n	8004e28 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ef8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004efc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 81a1 	beq.w	8005250 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f14:	4b26      	ldr	r3, [pc, #152]	@ (8004fb0 <HAL_RCC_OscConfig+0x934>)
 8004f16:	69db      	ldr	r3, [r3, #28]
 8004f18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d116      	bne.n	8004f4e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f20:	4b23      	ldr	r3, [pc, #140]	@ (8004fb0 <HAL_RCC_OscConfig+0x934>)
 8004f22:	69db      	ldr	r3, [r3, #28]
 8004f24:	4a22      	ldr	r2, [pc, #136]	@ (8004fb0 <HAL_RCC_OscConfig+0x934>)
 8004f26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f2a:	61d3      	str	r3, [r2, #28]
 8004f2c:	4b20      	ldr	r3, [pc, #128]	@ (8004fb0 <HAL_RCC_OscConfig+0x934>)
 8004f2e:	69db      	ldr	r3, [r3, #28]
 8004f30:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004f34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f38:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f42:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8004f46:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fb8 <HAL_RCC_OscConfig+0x93c>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d11a      	bne.n	8004f90 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f5a:	4b17      	ldr	r3, [pc, #92]	@ (8004fb8 <HAL_RCC_OscConfig+0x93c>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a16      	ldr	r2, [pc, #88]	@ (8004fb8 <HAL_RCC_OscConfig+0x93c>)
 8004f60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f64:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f66:	f7fe fa8b 	bl	8003480 <HAL_GetTick>
 8004f6a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f6e:	e009      	b.n	8004f84 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f70:	f7fe fa86 	bl	8003480 <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	2b64      	cmp	r3, #100	@ 0x64
 8004f7e:	d901      	bls.n	8004f84 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e3b1      	b.n	80056e8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f84:	4b0c      	ldr	r3, [pc, #48]	@ (8004fb8 <HAL_RCC_OscConfig+0x93c>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d0ef      	beq.n	8004f70 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d10d      	bne.n	8004fbc <HAL_RCC_OscConfig+0x940>
 8004fa0:	4b03      	ldr	r3, [pc, #12]	@ (8004fb0 <HAL_RCC_OscConfig+0x934>)
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	4a02      	ldr	r2, [pc, #8]	@ (8004fb0 <HAL_RCC_OscConfig+0x934>)
 8004fa6:	f043 0301 	orr.w	r3, r3, #1
 8004faa:	6213      	str	r3, [r2, #32]
 8004fac:	e03c      	b.n	8005028 <HAL_RCC_OscConfig+0x9ac>
 8004fae:	bf00      	nop
 8004fb0:	40021000 	.word	0x40021000
 8004fb4:	10908120 	.word	0x10908120
 8004fb8:	40007000 	.word	0x40007000
 8004fbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004fc0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10c      	bne.n	8004fe6 <HAL_RCC_OscConfig+0x96a>
 8004fcc:	4bc1      	ldr	r3, [pc, #772]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8004fce:	6a1b      	ldr	r3, [r3, #32]
 8004fd0:	4ac0      	ldr	r2, [pc, #768]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8004fd2:	f023 0301 	bic.w	r3, r3, #1
 8004fd6:	6213      	str	r3, [r2, #32]
 8004fd8:	4bbe      	ldr	r3, [pc, #760]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8004fda:	6a1b      	ldr	r3, [r3, #32]
 8004fdc:	4abd      	ldr	r2, [pc, #756]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8004fde:	f023 0304 	bic.w	r3, r3, #4
 8004fe2:	6213      	str	r3, [r2, #32]
 8004fe4:	e020      	b.n	8005028 <HAL_RCC_OscConfig+0x9ac>
 8004fe6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004fea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	2b05      	cmp	r3, #5
 8004ff4:	d10c      	bne.n	8005010 <HAL_RCC_OscConfig+0x994>
 8004ff6:	4bb7      	ldr	r3, [pc, #732]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8004ff8:	6a1b      	ldr	r3, [r3, #32]
 8004ffa:	4ab6      	ldr	r2, [pc, #728]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8004ffc:	f043 0304 	orr.w	r3, r3, #4
 8005000:	6213      	str	r3, [r2, #32]
 8005002:	4bb4      	ldr	r3, [pc, #720]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8005004:	6a1b      	ldr	r3, [r3, #32]
 8005006:	4ab3      	ldr	r2, [pc, #716]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8005008:	f043 0301 	orr.w	r3, r3, #1
 800500c:	6213      	str	r3, [r2, #32]
 800500e:	e00b      	b.n	8005028 <HAL_RCC_OscConfig+0x9ac>
 8005010:	4bb0      	ldr	r3, [pc, #704]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	4aaf      	ldr	r2, [pc, #700]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8005016:	f023 0301 	bic.w	r3, r3, #1
 800501a:	6213      	str	r3, [r2, #32]
 800501c:	4bad      	ldr	r3, [pc, #692]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	4aac      	ldr	r2, [pc, #688]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8005022:	f023 0304 	bic.w	r3, r3, #4
 8005026:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005028:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800502c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	2b00      	cmp	r3, #0
 8005036:	f000 8081 	beq.w	800513c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800503a:	f7fe fa21 	bl	8003480 <HAL_GetTick>
 800503e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005042:	e00b      	b.n	800505c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005044:	f7fe fa1c 	bl	8003480 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800504e:	1ad3      	subs	r3, r2, r3
 8005050:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005054:	4293      	cmp	r3, r2
 8005056:	d901      	bls.n	800505c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e345      	b.n	80056e8 <HAL_RCC_OscConfig+0x106c>
 800505c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005060:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8005064:	2202      	movs	r2, #2
 8005066:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005068:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800506c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	fa93 f2a3 	rbit	r2, r3
 8005076:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800507a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800507e:	601a      	str	r2, [r3, #0]
 8005080:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005084:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005088:	2202      	movs	r2, #2
 800508a:	601a      	str	r2, [r3, #0]
 800508c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005090:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	fa93 f2a3 	rbit	r2, r3
 800509a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800509e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80050a2:	601a      	str	r2, [r3, #0]
  return result;
 80050a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050a8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80050ac:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ae:	fab3 f383 	clz	r3, r3
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	095b      	lsrs	r3, r3, #5
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	f043 0302 	orr.w	r3, r3, #2
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d102      	bne.n	80050c8 <HAL_RCC_OscConfig+0xa4c>
 80050c2:	4b84      	ldr	r3, [pc, #528]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	e013      	b.n	80050f0 <HAL_RCC_OscConfig+0xa74>
 80050c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050cc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80050d0:	2202      	movs	r2, #2
 80050d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050d8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	fa93 f2a3 	rbit	r2, r3
 80050e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050e6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80050ea:	601a      	str	r2, [r3, #0]
 80050ec:	4b79      	ldr	r3, [pc, #484]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 80050ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80050f4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80050f8:	2102      	movs	r1, #2
 80050fa:	6011      	str	r1, [r2, #0]
 80050fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005100:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8005104:	6812      	ldr	r2, [r2, #0]
 8005106:	fa92 f1a2 	rbit	r1, r2
 800510a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800510e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8005112:	6011      	str	r1, [r2, #0]
  return result;
 8005114:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005118:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800511c:	6812      	ldr	r2, [r2, #0]
 800511e:	fab2 f282 	clz	r2, r2
 8005122:	b2d2      	uxtb	r2, r2
 8005124:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005128:	b2d2      	uxtb	r2, r2
 800512a:	f002 021f 	and.w	r2, r2, #31
 800512e:	2101      	movs	r1, #1
 8005130:	fa01 f202 	lsl.w	r2, r1, r2
 8005134:	4013      	ands	r3, r2
 8005136:	2b00      	cmp	r3, #0
 8005138:	d084      	beq.n	8005044 <HAL_RCC_OscConfig+0x9c8>
 800513a:	e07f      	b.n	800523c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800513c:	f7fe f9a0 	bl	8003480 <HAL_GetTick>
 8005140:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005144:	e00b      	b.n	800515e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005146:	f7fe f99b 	bl	8003480 <HAL_GetTick>
 800514a:	4602      	mov	r2, r0
 800514c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005156:	4293      	cmp	r3, r2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e2c4      	b.n	80056e8 <HAL_RCC_OscConfig+0x106c>
 800515e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005162:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005166:	2202      	movs	r2, #2
 8005168:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800516a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800516e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	fa93 f2a3 	rbit	r2, r3
 8005178:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800517c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8005180:	601a      	str	r2, [r3, #0]
 8005182:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005186:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800518a:	2202      	movs	r2, #2
 800518c:	601a      	str	r2, [r3, #0]
 800518e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005192:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	fa93 f2a3 	rbit	r2, r3
 800519c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051a0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80051a4:	601a      	str	r2, [r3, #0]
  return result;
 80051a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051aa:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80051ae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051b0:	fab3 f383 	clz	r3, r3
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	095b      	lsrs	r3, r3, #5
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	f043 0302 	orr.w	r3, r3, #2
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d102      	bne.n	80051ca <HAL_RCC_OscConfig+0xb4e>
 80051c4:	4b43      	ldr	r3, [pc, #268]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 80051c6:	6a1b      	ldr	r3, [r3, #32]
 80051c8:	e013      	b.n	80051f2 <HAL_RCC_OscConfig+0xb76>
 80051ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051ce:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80051d2:	2202      	movs	r2, #2
 80051d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051da:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	fa93 f2a3 	rbit	r2, r3
 80051e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051e8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80051ec:	601a      	str	r2, [r3, #0]
 80051ee:	4b39      	ldr	r3, [pc, #228]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 80051f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80051f6:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80051fa:	2102      	movs	r1, #2
 80051fc:	6011      	str	r1, [r2, #0]
 80051fe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005202:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8005206:	6812      	ldr	r2, [r2, #0]
 8005208:	fa92 f1a2 	rbit	r1, r2
 800520c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005210:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8005214:	6011      	str	r1, [r2, #0]
  return result;
 8005216:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800521a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800521e:	6812      	ldr	r2, [r2, #0]
 8005220:	fab2 f282 	clz	r2, r2
 8005224:	b2d2      	uxtb	r2, r2
 8005226:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800522a:	b2d2      	uxtb	r2, r2
 800522c:	f002 021f 	and.w	r2, r2, #31
 8005230:	2101      	movs	r1, #1
 8005232:	fa01 f202 	lsl.w	r2, r1, r2
 8005236:	4013      	ands	r3, r2
 8005238:	2b00      	cmp	r3, #0
 800523a:	d184      	bne.n	8005146 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800523c:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8005240:	2b01      	cmp	r3, #1
 8005242:	d105      	bne.n	8005250 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005244:	4b23      	ldr	r3, [pc, #140]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8005246:	69db      	ldr	r3, [r3, #28]
 8005248:	4a22      	ldr	r2, [pc, #136]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 800524a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800524e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005250:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005254:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	69db      	ldr	r3, [r3, #28]
 800525c:	2b00      	cmp	r3, #0
 800525e:	f000 8242 	beq.w	80056e6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005262:	4b1c      	ldr	r3, [pc, #112]	@ (80052d4 <HAL_RCC_OscConfig+0xc58>)
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f003 030c 	and.w	r3, r3, #12
 800526a:	2b08      	cmp	r3, #8
 800526c:	f000 8213 	beq.w	8005696 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005274:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	69db      	ldr	r3, [r3, #28]
 800527c:	2b02      	cmp	r3, #2
 800527e:	f040 8162 	bne.w	8005546 <HAL_RCC_OscConfig+0xeca>
 8005282:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005286:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800528a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800528e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005290:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005294:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	fa93 f2a3 	rbit	r2, r3
 800529e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052a2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80052a6:	601a      	str	r2, [r3, #0]
  return result;
 80052a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052ac:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80052b0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052b2:	fab3 f383 	clz	r3, r3
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80052bc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	461a      	mov	r2, r3
 80052c4:	2300      	movs	r3, #0
 80052c6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c8:	f7fe f8da 	bl	8003480 <HAL_GetTick>
 80052cc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052d0:	e00c      	b.n	80052ec <HAL_RCC_OscConfig+0xc70>
 80052d2:	bf00      	nop
 80052d4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052d8:	f7fe f8d2 	bl	8003480 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d901      	bls.n	80052ec <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e1fd      	b.n	80056e8 <HAL_RCC_OscConfig+0x106c>
 80052ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052f0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80052f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80052f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052fe:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	fa93 f2a3 	rbit	r2, r3
 8005308:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800530c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005310:	601a      	str	r2, [r3, #0]
  return result;
 8005312:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005316:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800531a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800531c:	fab3 f383 	clz	r3, r3
 8005320:	b2db      	uxtb	r3, r3
 8005322:	095b      	lsrs	r3, r3, #5
 8005324:	b2db      	uxtb	r3, r3
 8005326:	f043 0301 	orr.w	r3, r3, #1
 800532a:	b2db      	uxtb	r3, r3
 800532c:	2b01      	cmp	r3, #1
 800532e:	d102      	bne.n	8005336 <HAL_RCC_OscConfig+0xcba>
 8005330:	4bb0      	ldr	r3, [pc, #704]	@ (80055f4 <HAL_RCC_OscConfig+0xf78>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	e027      	b.n	8005386 <HAL_RCC_OscConfig+0xd0a>
 8005336:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800533a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800533e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005342:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005344:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005348:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	fa93 f2a3 	rbit	r2, r3
 8005352:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005356:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800535a:	601a      	str	r2, [r3, #0]
 800535c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005360:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8005364:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005368:	601a      	str	r2, [r3, #0]
 800536a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800536e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	fa93 f2a3 	rbit	r2, r3
 8005378:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800537c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8005380:	601a      	str	r2, [r3, #0]
 8005382:	4b9c      	ldr	r3, [pc, #624]	@ (80055f4 <HAL_RCC_OscConfig+0xf78>)
 8005384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005386:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800538a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800538e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005392:	6011      	str	r1, [r2, #0]
 8005394:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005398:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800539c:	6812      	ldr	r2, [r2, #0]
 800539e:	fa92 f1a2 	rbit	r1, r2
 80053a2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80053a6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80053aa:	6011      	str	r1, [r2, #0]
  return result;
 80053ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80053b0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80053b4:	6812      	ldr	r2, [r2, #0]
 80053b6:	fab2 f282 	clz	r2, r2
 80053ba:	b2d2      	uxtb	r2, r2
 80053bc:	f042 0220 	orr.w	r2, r2, #32
 80053c0:	b2d2      	uxtb	r2, r2
 80053c2:	f002 021f 	and.w	r2, r2, #31
 80053c6:	2101      	movs	r1, #1
 80053c8:	fa01 f202 	lsl.w	r2, r1, r2
 80053cc:	4013      	ands	r3, r2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d182      	bne.n	80052d8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053d2:	4b88      	ldr	r3, [pc, #544]	@ (80055f4 <HAL_RCC_OscConfig+0xf78>)
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80053da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80053e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	430b      	orrs	r3, r1
 80053f4:	497f      	ldr	r1, [pc, #508]	@ (80055f4 <HAL_RCC_OscConfig+0xf78>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	604b      	str	r3, [r1, #4]
 80053fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053fe:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8005402:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005406:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005408:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800540c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	fa93 f2a3 	rbit	r2, r3
 8005416:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800541a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800541e:	601a      	str	r2, [r3, #0]
  return result;
 8005420:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005424:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005428:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800542a:	fab3 f383 	clz	r3, r3
 800542e:	b2db      	uxtb	r3, r3
 8005430:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005434:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	461a      	mov	r2, r3
 800543c:	2301      	movs	r3, #1
 800543e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005440:	f7fe f81e 	bl	8003480 <HAL_GetTick>
 8005444:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005448:	e009      	b.n	800545e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800544a:	f7fe f819 	bl	8003480 <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b02      	cmp	r3, #2
 8005458:	d901      	bls.n	800545e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e144      	b.n	80056e8 <HAL_RCC_OscConfig+0x106c>
 800545e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005462:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8005466:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800546a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800546c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005470:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	fa93 f2a3 	rbit	r2, r3
 800547a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800547e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8005482:	601a      	str	r2, [r3, #0]
  return result;
 8005484:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005488:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800548c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800548e:	fab3 f383 	clz	r3, r3
 8005492:	b2db      	uxtb	r3, r3
 8005494:	095b      	lsrs	r3, r3, #5
 8005496:	b2db      	uxtb	r3, r3
 8005498:	f043 0301 	orr.w	r3, r3, #1
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d102      	bne.n	80054a8 <HAL_RCC_OscConfig+0xe2c>
 80054a2:	4b54      	ldr	r3, [pc, #336]	@ (80055f4 <HAL_RCC_OscConfig+0xf78>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	e027      	b.n	80054f8 <HAL_RCC_OscConfig+0xe7c>
 80054a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054ac:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80054b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80054b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054ba:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	fa93 f2a3 	rbit	r2, r3
 80054c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054c8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80054cc:	601a      	str	r2, [r3, #0]
 80054ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054d2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80054d6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80054da:	601a      	str	r2, [r3, #0]
 80054dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054e0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	fa93 f2a3 	rbit	r2, r3
 80054ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80054ee:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80054f2:	601a      	str	r2, [r3, #0]
 80054f4:	4b3f      	ldr	r3, [pc, #252]	@ (80055f4 <HAL_RCC_OscConfig+0xf78>)
 80054f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80054fc:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8005500:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005504:	6011      	str	r1, [r2, #0]
 8005506:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800550a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800550e:	6812      	ldr	r2, [r2, #0]
 8005510:	fa92 f1a2 	rbit	r1, r2
 8005514:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005518:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800551c:	6011      	str	r1, [r2, #0]
  return result;
 800551e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005522:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8005526:	6812      	ldr	r2, [r2, #0]
 8005528:	fab2 f282 	clz	r2, r2
 800552c:	b2d2      	uxtb	r2, r2
 800552e:	f042 0220 	orr.w	r2, r2, #32
 8005532:	b2d2      	uxtb	r2, r2
 8005534:	f002 021f 	and.w	r2, r2, #31
 8005538:	2101      	movs	r1, #1
 800553a:	fa01 f202 	lsl.w	r2, r1, r2
 800553e:	4013      	ands	r3, r2
 8005540:	2b00      	cmp	r3, #0
 8005542:	d082      	beq.n	800544a <HAL_RCC_OscConfig+0xdce>
 8005544:	e0cf      	b.n	80056e6 <HAL_RCC_OscConfig+0x106a>
 8005546:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800554a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800554e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005552:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005554:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005558:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	fa93 f2a3 	rbit	r2, r3
 8005562:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005566:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800556a:	601a      	str	r2, [r3, #0]
  return result;
 800556c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005570:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8005574:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005576:	fab3 f383 	clz	r3, r3
 800557a:	b2db      	uxtb	r3, r3
 800557c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005580:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	461a      	mov	r2, r3
 8005588:	2300      	movs	r3, #0
 800558a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800558c:	f7fd ff78 	bl	8003480 <HAL_GetTick>
 8005590:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005594:	e009      	b.n	80055aa <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005596:	f7fd ff73 	bl	8003480 <HAL_GetTick>
 800559a:	4602      	mov	r2, r0
 800559c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e09e      	b.n	80056e8 <HAL_RCC_OscConfig+0x106c>
 80055aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80055ae:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80055b2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80055b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80055bc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	fa93 f2a3 	rbit	r2, r3
 80055c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80055ca:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80055ce:	601a      	str	r2, [r3, #0]
  return result;
 80055d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80055d4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80055d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055da:	fab3 f383 	clz	r3, r3
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	095b      	lsrs	r3, r3, #5
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	f043 0301 	orr.w	r3, r3, #1
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d104      	bne.n	80055f8 <HAL_RCC_OscConfig+0xf7c>
 80055ee:	4b01      	ldr	r3, [pc, #4]	@ (80055f4 <HAL_RCC_OscConfig+0xf78>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	e029      	b.n	8005648 <HAL_RCC_OscConfig+0xfcc>
 80055f4:	40021000 	.word	0x40021000
 80055f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80055fc:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005600:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005604:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005606:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800560a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	fa93 f2a3 	rbit	r2, r3
 8005614:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005618:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800561c:	601a      	str	r2, [r3, #0]
 800561e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005622:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8005626:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800562a:	601a      	str	r2, [r3, #0]
 800562c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005630:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	fa93 f2a3 	rbit	r2, r3
 800563a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800563e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	4b2b      	ldr	r3, [pc, #172]	@ (80056f4 <HAL_RCC_OscConfig+0x1078>)
 8005646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005648:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800564c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8005650:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8005654:	6011      	str	r1, [r2, #0]
 8005656:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800565a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800565e:	6812      	ldr	r2, [r2, #0]
 8005660:	fa92 f1a2 	rbit	r1, r2
 8005664:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005668:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800566c:	6011      	str	r1, [r2, #0]
  return result;
 800566e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005672:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8005676:	6812      	ldr	r2, [r2, #0]
 8005678:	fab2 f282 	clz	r2, r2
 800567c:	b2d2      	uxtb	r2, r2
 800567e:	f042 0220 	orr.w	r2, r2, #32
 8005682:	b2d2      	uxtb	r2, r2
 8005684:	f002 021f 	and.w	r2, r2, #31
 8005688:	2101      	movs	r1, #1
 800568a:	fa01 f202 	lsl.w	r2, r1, r2
 800568e:	4013      	ands	r3, r2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d180      	bne.n	8005596 <HAL_RCC_OscConfig+0xf1a>
 8005694:	e027      	b.n	80056e6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005696:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800569a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	69db      	ldr	r3, [r3, #28]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d101      	bne.n	80056aa <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e01e      	b.n	80056e8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80056aa:	4b12      	ldr	r3, [pc, #72]	@ (80056f4 <HAL_RCC_OscConfig+0x1078>)
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80056b2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80056b6:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80056ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d10b      	bne.n	80056e2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80056ca:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80056ce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80056d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80056d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80056de:	429a      	cmp	r2, r3
 80056e0:	d001      	beq.n	80056e6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e000      	b.n	80056e8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80056e6:	2300      	movs	r3, #0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	40021000 	.word	0x40021000

080056f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b09e      	sub	sp, #120	@ 0x78
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005702:	2300      	movs	r3, #0
 8005704:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d101      	bne.n	8005710 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e162      	b.n	80059d6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005710:	4b90      	ldr	r3, [pc, #576]	@ (8005954 <HAL_RCC_ClockConfig+0x25c>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0307 	and.w	r3, r3, #7
 8005718:	683a      	ldr	r2, [r7, #0]
 800571a:	429a      	cmp	r2, r3
 800571c:	d910      	bls.n	8005740 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571e:	4b8d      	ldr	r3, [pc, #564]	@ (8005954 <HAL_RCC_ClockConfig+0x25c>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f023 0207 	bic.w	r2, r3, #7
 8005726:	498b      	ldr	r1, [pc, #556]	@ (8005954 <HAL_RCC_ClockConfig+0x25c>)
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	4313      	orrs	r3, r2
 800572c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800572e:	4b89      	ldr	r3, [pc, #548]	@ (8005954 <HAL_RCC_ClockConfig+0x25c>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0307 	and.w	r3, r3, #7
 8005736:	683a      	ldr	r2, [r7, #0]
 8005738:	429a      	cmp	r2, r3
 800573a:	d001      	beq.n	8005740 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e14a      	b.n	80059d6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d008      	beq.n	800575e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800574c:	4b82      	ldr	r3, [pc, #520]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	497f      	ldr	r1, [pc, #508]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 800575a:	4313      	orrs	r3, r2
 800575c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0301 	and.w	r3, r3, #1
 8005766:	2b00      	cmp	r3, #0
 8005768:	f000 80dc 	beq.w	8005924 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	2b01      	cmp	r3, #1
 8005772:	d13c      	bne.n	80057ee <HAL_RCC_ClockConfig+0xf6>
 8005774:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005778:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800577a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800577c:	fa93 f3a3 	rbit	r3, r3
 8005780:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8005782:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005784:	fab3 f383 	clz	r3, r3
 8005788:	b2db      	uxtb	r3, r3
 800578a:	095b      	lsrs	r3, r3, #5
 800578c:	b2db      	uxtb	r3, r3
 800578e:	f043 0301 	orr.w	r3, r3, #1
 8005792:	b2db      	uxtb	r3, r3
 8005794:	2b01      	cmp	r3, #1
 8005796:	d102      	bne.n	800579e <HAL_RCC_ClockConfig+0xa6>
 8005798:	4b6f      	ldr	r3, [pc, #444]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	e00f      	b.n	80057be <HAL_RCC_ClockConfig+0xc6>
 800579e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80057a2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80057a6:	fa93 f3a3 	rbit	r3, r3
 80057aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80057ac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80057b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80057b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057b4:	fa93 f3a3 	rbit	r3, r3
 80057b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057ba:	4b67      	ldr	r3, [pc, #412]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 80057bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80057c2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80057c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057c6:	fa92 f2a2 	rbit	r2, r2
 80057ca:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80057cc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80057ce:	fab2 f282 	clz	r2, r2
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	f042 0220 	orr.w	r2, r2, #32
 80057d8:	b2d2      	uxtb	r2, r2
 80057da:	f002 021f 	and.w	r2, r2, #31
 80057de:	2101      	movs	r1, #1
 80057e0:	fa01 f202 	lsl.w	r2, r1, r2
 80057e4:	4013      	ands	r3, r2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d17b      	bne.n	80058e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e0f3      	b.n	80059d6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d13c      	bne.n	8005870 <HAL_RCC_ClockConfig+0x178>
 80057f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057fa:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057fe:	fa93 f3a3 	rbit	r3, r3
 8005802:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005806:	fab3 f383 	clz	r3, r3
 800580a:	b2db      	uxtb	r3, r3
 800580c:	095b      	lsrs	r3, r3, #5
 800580e:	b2db      	uxtb	r3, r3
 8005810:	f043 0301 	orr.w	r3, r3, #1
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b01      	cmp	r3, #1
 8005818:	d102      	bne.n	8005820 <HAL_RCC_ClockConfig+0x128>
 800581a:	4b4f      	ldr	r3, [pc, #316]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	e00f      	b.n	8005840 <HAL_RCC_ClockConfig+0x148>
 8005820:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005824:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005828:	fa93 f3a3 	rbit	r3, r3
 800582c:	647b      	str	r3, [r7, #68]	@ 0x44
 800582e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005832:	643b      	str	r3, [r7, #64]	@ 0x40
 8005834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005836:	fa93 f3a3 	rbit	r3, r3
 800583a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800583c:	4b46      	ldr	r3, [pc, #280]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 800583e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005840:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005844:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005846:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005848:	fa92 f2a2 	rbit	r2, r2
 800584c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800584e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005850:	fab2 f282 	clz	r2, r2
 8005854:	b2d2      	uxtb	r2, r2
 8005856:	f042 0220 	orr.w	r2, r2, #32
 800585a:	b2d2      	uxtb	r2, r2
 800585c:	f002 021f 	and.w	r2, r2, #31
 8005860:	2101      	movs	r1, #1
 8005862:	fa01 f202 	lsl.w	r2, r1, r2
 8005866:	4013      	ands	r3, r2
 8005868:	2b00      	cmp	r3, #0
 800586a:	d13a      	bne.n	80058e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e0b2      	b.n	80059d6 <HAL_RCC_ClockConfig+0x2de>
 8005870:	2302      	movs	r3, #2
 8005872:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005876:	fa93 f3a3 	rbit	r3, r3
 800587a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800587c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800587e:	fab3 f383 	clz	r3, r3
 8005882:	b2db      	uxtb	r3, r3
 8005884:	095b      	lsrs	r3, r3, #5
 8005886:	b2db      	uxtb	r3, r3
 8005888:	f043 0301 	orr.w	r3, r3, #1
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b01      	cmp	r3, #1
 8005890:	d102      	bne.n	8005898 <HAL_RCC_ClockConfig+0x1a0>
 8005892:	4b31      	ldr	r3, [pc, #196]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	e00d      	b.n	80058b4 <HAL_RCC_ClockConfig+0x1bc>
 8005898:	2302      	movs	r3, #2
 800589a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800589c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800589e:	fa93 f3a3 	rbit	r3, r3
 80058a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80058a4:	2302      	movs	r3, #2
 80058a6:	623b      	str	r3, [r7, #32]
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	fa93 f3a3 	rbit	r3, r3
 80058ae:	61fb      	str	r3, [r7, #28]
 80058b0:	4b29      	ldr	r3, [pc, #164]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 80058b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b4:	2202      	movs	r2, #2
 80058b6:	61ba      	str	r2, [r7, #24]
 80058b8:	69ba      	ldr	r2, [r7, #24]
 80058ba:	fa92 f2a2 	rbit	r2, r2
 80058be:	617a      	str	r2, [r7, #20]
  return result;
 80058c0:	697a      	ldr	r2, [r7, #20]
 80058c2:	fab2 f282 	clz	r2, r2
 80058c6:	b2d2      	uxtb	r2, r2
 80058c8:	f042 0220 	orr.w	r2, r2, #32
 80058cc:	b2d2      	uxtb	r2, r2
 80058ce:	f002 021f 	and.w	r2, r2, #31
 80058d2:	2101      	movs	r1, #1
 80058d4:	fa01 f202 	lsl.w	r2, r1, r2
 80058d8:	4013      	ands	r3, r2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d101      	bne.n	80058e2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e079      	b.n	80059d6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058e2:	4b1d      	ldr	r3, [pc, #116]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f023 0203 	bic.w	r2, r3, #3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	491a      	ldr	r1, [pc, #104]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 80058f0:	4313      	orrs	r3, r2
 80058f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80058f4:	f7fd fdc4 	bl	8003480 <HAL_GetTick>
 80058f8:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058fa:	e00a      	b.n	8005912 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058fc:	f7fd fdc0 	bl	8003480 <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800590a:	4293      	cmp	r3, r2
 800590c:	d901      	bls.n	8005912 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e061      	b.n	80059d6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005912:	4b11      	ldr	r3, [pc, #68]	@ (8005958 <HAL_RCC_ClockConfig+0x260>)
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f003 020c 	and.w	r2, r3, #12
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	429a      	cmp	r2, r3
 8005922:	d1eb      	bne.n	80058fc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005924:	4b0b      	ldr	r3, [pc, #44]	@ (8005954 <HAL_RCC_ClockConfig+0x25c>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 0307 	and.w	r3, r3, #7
 800592c:	683a      	ldr	r2, [r7, #0]
 800592e:	429a      	cmp	r2, r3
 8005930:	d214      	bcs.n	800595c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005932:	4b08      	ldr	r3, [pc, #32]	@ (8005954 <HAL_RCC_ClockConfig+0x25c>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f023 0207 	bic.w	r2, r3, #7
 800593a:	4906      	ldr	r1, [pc, #24]	@ (8005954 <HAL_RCC_ClockConfig+0x25c>)
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	4313      	orrs	r3, r2
 8005940:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005942:	4b04      	ldr	r3, [pc, #16]	@ (8005954 <HAL_RCC_ClockConfig+0x25c>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0307 	and.w	r3, r3, #7
 800594a:	683a      	ldr	r2, [r7, #0]
 800594c:	429a      	cmp	r2, r3
 800594e:	d005      	beq.n	800595c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e040      	b.n	80059d6 <HAL_RCC_ClockConfig+0x2de>
 8005954:	40022000 	.word	0x40022000
 8005958:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 0304 	and.w	r3, r3, #4
 8005964:	2b00      	cmp	r3, #0
 8005966:	d008      	beq.n	800597a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005968:	4b1d      	ldr	r3, [pc, #116]	@ (80059e0 <HAL_RCC_ClockConfig+0x2e8>)
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	491a      	ldr	r1, [pc, #104]	@ (80059e0 <HAL_RCC_ClockConfig+0x2e8>)
 8005976:	4313      	orrs	r3, r2
 8005978:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0308 	and.w	r3, r3, #8
 8005982:	2b00      	cmp	r3, #0
 8005984:	d009      	beq.n	800599a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005986:	4b16      	ldr	r3, [pc, #88]	@ (80059e0 <HAL_RCC_ClockConfig+0x2e8>)
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	00db      	lsls	r3, r3, #3
 8005994:	4912      	ldr	r1, [pc, #72]	@ (80059e0 <HAL_RCC_ClockConfig+0x2e8>)
 8005996:	4313      	orrs	r3, r2
 8005998:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800599a:	f000 f829 	bl	80059f0 <HAL_RCC_GetSysClockFreq>
 800599e:	4601      	mov	r1, r0
 80059a0:	4b0f      	ldr	r3, [pc, #60]	@ (80059e0 <HAL_RCC_ClockConfig+0x2e8>)
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059a8:	22f0      	movs	r2, #240	@ 0xf0
 80059aa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	fa92 f2a2 	rbit	r2, r2
 80059b2:	60fa      	str	r2, [r7, #12]
  return result;
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	fab2 f282 	clz	r2, r2
 80059ba:	b2d2      	uxtb	r2, r2
 80059bc:	40d3      	lsrs	r3, r2
 80059be:	4a09      	ldr	r2, [pc, #36]	@ (80059e4 <HAL_RCC_ClockConfig+0x2ec>)
 80059c0:	5cd3      	ldrb	r3, [r2, r3]
 80059c2:	fa21 f303 	lsr.w	r3, r1, r3
 80059c6:	4a08      	ldr	r2, [pc, #32]	@ (80059e8 <HAL_RCC_ClockConfig+0x2f0>)
 80059c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80059ca:	4b08      	ldr	r3, [pc, #32]	@ (80059ec <HAL_RCC_ClockConfig+0x2f4>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7fd fd12 	bl	80033f8 <HAL_InitTick>
  
  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3778      	adds	r7, #120	@ 0x78
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	40021000 	.word	0x40021000
 80059e4:	080089b4 	.word	0x080089b4
 80059e8:	20000000 	.word	0x20000000
 80059ec:	20000004 	.word	0x20000004

080059f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b087      	sub	sp, #28
 80059f4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80059f6:	2300      	movs	r3, #0
 80059f8:	60fb      	str	r3, [r7, #12]
 80059fa:	2300      	movs	r3, #0
 80059fc:	60bb      	str	r3, [r7, #8]
 80059fe:	2300      	movs	r3, #0
 8005a00:	617b      	str	r3, [r7, #20]
 8005a02:	2300      	movs	r3, #0
 8005a04:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005a06:	2300      	movs	r3, #0
 8005a08:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8005a84 <HAL_RCC_GetSysClockFreq+0x94>)
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f003 030c 	and.w	r3, r3, #12
 8005a16:	2b04      	cmp	r3, #4
 8005a18:	d002      	beq.n	8005a20 <HAL_RCC_GetSysClockFreq+0x30>
 8005a1a:	2b08      	cmp	r3, #8
 8005a1c:	d003      	beq.n	8005a26 <HAL_RCC_GetSysClockFreq+0x36>
 8005a1e:	e026      	b.n	8005a6e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005a20:	4b19      	ldr	r3, [pc, #100]	@ (8005a88 <HAL_RCC_GetSysClockFreq+0x98>)
 8005a22:	613b      	str	r3, [r7, #16]
      break;
 8005a24:	e026      	b.n	8005a74 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	0c9b      	lsrs	r3, r3, #18
 8005a2a:	f003 030f 	and.w	r3, r3, #15
 8005a2e:	4a17      	ldr	r2, [pc, #92]	@ (8005a8c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005a30:	5cd3      	ldrb	r3, [r2, r3]
 8005a32:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8005a34:	4b13      	ldr	r3, [pc, #76]	@ (8005a84 <HAL_RCC_GetSysClockFreq+0x94>)
 8005a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a38:	f003 030f 	and.w	r3, r3, #15
 8005a3c:	4a14      	ldr	r2, [pc, #80]	@ (8005a90 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005a3e:	5cd3      	ldrb	r3, [r2, r3]
 8005a40:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d008      	beq.n	8005a5e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005a4c:	4a0e      	ldr	r2, [pc, #56]	@ (8005a88 <HAL_RCC_GetSysClockFreq+0x98>)
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	fb02 f303 	mul.w	r3, r2, r3
 8005a5a:	617b      	str	r3, [r7, #20]
 8005a5c:	e004      	b.n	8005a68 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a0c      	ldr	r2, [pc, #48]	@ (8005a94 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005a62:	fb02 f303 	mul.w	r3, r2, r3
 8005a66:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	613b      	str	r3, [r7, #16]
      break;
 8005a6c:	e002      	b.n	8005a74 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005a6e:	4b06      	ldr	r3, [pc, #24]	@ (8005a88 <HAL_RCC_GetSysClockFreq+0x98>)
 8005a70:	613b      	str	r3, [r7, #16]
      break;
 8005a72:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a74:	693b      	ldr	r3, [r7, #16]
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	371c      	adds	r7, #28
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	40021000 	.word	0x40021000
 8005a88:	007a1200 	.word	0x007a1200
 8005a8c:	080089cc 	.word	0x080089cc
 8005a90:	080089dc 	.word	0x080089dc
 8005a94:	003d0900 	.word	0x003d0900

08005a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a9c:	4b03      	ldr	r3, [pc, #12]	@ (8005aac <HAL_RCC_GetHCLKFreq+0x14>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	20000000 	.word	0x20000000

08005ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005ab6:	f7ff ffef 	bl	8005a98 <HAL_RCC_GetHCLKFreq>
 8005aba:	4601      	mov	r1, r0
 8005abc:	4b0b      	ldr	r3, [pc, #44]	@ (8005aec <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005ac4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005ac8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	fa92 f2a2 	rbit	r2, r2
 8005ad0:	603a      	str	r2, [r7, #0]
  return result;
 8005ad2:	683a      	ldr	r2, [r7, #0]
 8005ad4:	fab2 f282 	clz	r2, r2
 8005ad8:	b2d2      	uxtb	r2, r2
 8005ada:	40d3      	lsrs	r3, r2
 8005adc:	4a04      	ldr	r2, [pc, #16]	@ (8005af0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005ade:	5cd3      	ldrb	r3, [r2, r3]
 8005ae0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3708      	adds	r7, #8
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	40021000 	.word	0x40021000
 8005af0:	080089c4 	.word	0x080089c4

08005af4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005afa:	f7ff ffcd 	bl	8005a98 <HAL_RCC_GetHCLKFreq>
 8005afe:	4601      	mov	r1, r0
 8005b00:	4b0b      	ldr	r3, [pc, #44]	@ (8005b30 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8005b08:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8005b0c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	fa92 f2a2 	rbit	r2, r2
 8005b14:	603a      	str	r2, [r7, #0]
  return result;
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	fab2 f282 	clz	r2, r2
 8005b1c:	b2d2      	uxtb	r2, r2
 8005b1e:	40d3      	lsrs	r3, r2
 8005b20:	4a04      	ldr	r2, [pc, #16]	@ (8005b34 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005b22:	5cd3      	ldrb	r3, [r2, r3]
 8005b24:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3708      	adds	r7, #8
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	40021000 	.word	0x40021000
 8005b34:	080089c4 	.word	0x080089c4

08005b38 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b092      	sub	sp, #72	@ 0x48
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b40:	2300      	movs	r3, #0
 8005b42:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8005b44:	2300      	movs	r3, #0
 8005b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	f000 80d4 	beq.w	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b5c:	4b4e      	ldr	r3, [pc, #312]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b5e:	69db      	ldr	r3, [r3, #28]
 8005b60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d10e      	bne.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b68:	4b4b      	ldr	r3, [pc, #300]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b6a:	69db      	ldr	r3, [r3, #28]
 8005b6c:	4a4a      	ldr	r2, [pc, #296]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b72:	61d3      	str	r3, [r2, #28]
 8005b74:	4b48      	ldr	r3, [pc, #288]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b76:	69db      	ldr	r3, [r3, #28]
 8005b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b7c:	60bb      	str	r3, [r7, #8]
 8005b7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b80:	2301      	movs	r3, #1
 8005b82:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b86:	4b45      	ldr	r3, [pc, #276]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d118      	bne.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b92:	4b42      	ldr	r3, [pc, #264]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a41      	ldr	r2, [pc, #260]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b9c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b9e:	f7fd fc6f 	bl	8003480 <HAL_GetTick>
 8005ba2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ba4:	e008      	b.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ba6:	f7fd fc6b 	bl	8003480 <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	2b64      	cmp	r3, #100	@ 0x64
 8005bb2:	d901      	bls.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e12d      	b.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bb8:	4b38      	ldr	r3, [pc, #224]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d0f0      	beq.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005bc4:	4b34      	ldr	r3, [pc, #208]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bc6:	6a1b      	ldr	r3, [r3, #32]
 8005bc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 8084 	beq.w	8005cde <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bde:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d07c      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005be4:	4b2c      	ldr	r3, [pc, #176]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005be6:	6a1b      	ldr	r3, [r3, #32]
 8005be8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005bf2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf6:	fa93 f3a3 	rbit	r3, r3
 8005bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005bfe:	fab3 f383 	clz	r3, r3
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	461a      	mov	r2, r3
 8005c06:	4b26      	ldr	r3, [pc, #152]	@ (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005c08:	4413      	add	r3, r2
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	2301      	movs	r3, #1
 8005c10:	6013      	str	r3, [r2, #0]
 8005c12:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005c16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1a:	fa93 f3a3 	rbit	r3, r3
 8005c1e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c22:	fab3 f383 	clz	r3, r3
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	461a      	mov	r2, r3
 8005c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005c2c:	4413      	add	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	461a      	mov	r2, r3
 8005c32:	2300      	movs	r3, #0
 8005c34:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005c36:	4a18      	ldr	r2, [pc, #96]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c3a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005c3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c3e:	f003 0301 	and.w	r3, r3, #1
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d04b      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c46:	f7fd fc1b 	bl	8003480 <HAL_GetTick>
 8005c4a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c4c:	e00a      	b.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c4e:	f7fd fc17 	bl	8003480 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d901      	bls.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	e0d7      	b.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8005c64:	2302      	movs	r3, #2
 8005c66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6a:	fa93 f3a3 	rbit	r3, r3
 8005c6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c70:	2302      	movs	r3, #2
 8005c72:	623b      	str	r3, [r7, #32]
 8005c74:	6a3b      	ldr	r3, [r7, #32]
 8005c76:	fa93 f3a3 	rbit	r3, r3
 8005c7a:	61fb      	str	r3, [r7, #28]
  return result;
 8005c7c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c7e:	fab3 f383 	clz	r3, r3
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	095b      	lsrs	r3, r3, #5
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	f043 0302 	orr.w	r3, r3, #2
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d108      	bne.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005c92:	4b01      	ldr	r3, [pc, #4]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	e00d      	b.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005c98:	40021000 	.word	0x40021000
 8005c9c:	40007000 	.word	0x40007000
 8005ca0:	10908100 	.word	0x10908100
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ca8:	69bb      	ldr	r3, [r7, #24]
 8005caa:	fa93 f3a3 	rbit	r3, r3
 8005cae:	617b      	str	r3, [r7, #20]
 8005cb0:	4b5a      	ldr	r3, [pc, #360]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb4:	2202      	movs	r2, #2
 8005cb6:	613a      	str	r2, [r7, #16]
 8005cb8:	693a      	ldr	r2, [r7, #16]
 8005cba:	fa92 f2a2 	rbit	r2, r2
 8005cbe:	60fa      	str	r2, [r7, #12]
  return result;
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	fab2 f282 	clz	r2, r2
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ccc:	b2d2      	uxtb	r2, r2
 8005cce:	f002 021f 	and.w	r2, r2, #31
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8005cd8:	4013      	ands	r3, r2
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d0b7      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005cde:	4b4f      	ldr	r3, [pc, #316]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	494c      	ldr	r1, [pc, #304]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005cec:	4313      	orrs	r3, r2
 8005cee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005cf0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d105      	bne.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005cf8:	4b48      	ldr	r3, [pc, #288]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005cfa:	69db      	ldr	r3, [r3, #28]
 8005cfc:	4a47      	ldr	r2, [pc, #284]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005cfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d02:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d008      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d10:	4b42      	ldr	r3, [pc, #264]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d14:	f023 0203 	bic.w	r2, r3, #3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	493f      	ldr	r1, [pc, #252]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0302 	and.w	r3, r3, #2
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d008      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d2e:	4b3b      	ldr	r3, [pc, #236]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d32:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	4938      	ldr	r1, [pc, #224]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0304 	and.w	r3, r3, #4
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d008      	beq.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005d4c:	4b33      	ldr	r3, [pc, #204]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d50:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	4930      	ldr	r1, [pc, #192]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0320 	and.w	r3, r3, #32
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d008      	beq.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d6a:	4b2c      	ldr	r3, [pc, #176]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d6e:	f023 0210 	bic.w	r2, r3, #16
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	695b      	ldr	r3, [r3, #20]
 8005d76:	4929      	ldr	r1, [pc, #164]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d008      	beq.n	8005d9a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005d88:	4b24      	ldr	r3, [pc, #144]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d94:	4921      	ldr	r1, [pc, #132]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d008      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005da6:	4b1d      	ldr	r3, [pc, #116]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005daa:	f023 0220 	bic.w	r2, r3, #32
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	699b      	ldr	r3, [r3, #24]
 8005db2:	491a      	ldr	r1, [pc, #104]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005db4:	4313      	orrs	r3, r2
 8005db6:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F373xC) || defined(STM32F378xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d008      	beq.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PCLK2_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8005dc4:	4b15      	ldr	r3, [pc, #84]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	69db      	ldr	r3, [r3, #28]
 8005dd0:	4912      	ldr	r1, [pc, #72]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	604b      	str	r3, [r1, #4]
#endif /* STM32F334x8 */

#if defined(STM32F373xC) || defined(STM32F378xx)
  
  /*------------------------------ SDADC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDADC) == RCC_PERIPHCLK_SDADC)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d008      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDADCSYSCLK_DIV(PeriphClkInit->SdadcClockSelection));
    
    /* Configure the SDADC clock prescaler */
    __HAL_RCC_SDADC_CONFIG(PeriphClkInit->SdadcClockSelection);
 8005de2:	4b0e      	ldr	r3, [pc, #56]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a1b      	ldr	r3, [r3, #32]
 8005dee:	490b      	ldr	r1, [pc, #44]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005df0:	4313      	orrs	r3, r2
 8005df2:	604b      	str	r3, [r1, #4]
  }

  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d008      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005e00:	4b06      	ldr	r3, [pc, #24]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e04:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e0c:	4903      	ldr	r1, [pc, #12]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005e12:	2300      	movs	r3, #0
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3748      	adds	r7, #72	@ 0x48
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	40021000 	.word	0x40021000

08005e20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d101      	bne.n	8005e32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e09d      	b.n	8005f6e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d108      	bne.n	8005e4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e42:	d009      	beq.n	8005e58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	61da      	str	r2, [r3, #28]
 8005e4a:	e005      	b.n	8005e58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d106      	bne.n	8005e78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f7fd f878 	bl	8002f68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e98:	d902      	bls.n	8005ea0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	60fb      	str	r3, [r7, #12]
 8005e9e:	e002      	b.n	8005ea6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ea0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ea4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68db      	ldr	r3, [r3, #12]
 8005eaa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005eae:	d007      	beq.n	8005ec0 <HAL_SPI_Init+0xa0>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005eb8:	d002      	beq.n	8005ec0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005ed0:	431a      	orrs	r2, r3
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	431a      	orrs	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	695b      	ldr	r3, [r3, #20]
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	431a      	orrs	r2, r3
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	699b      	ldr	r3, [r3, #24]
 8005eea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005eee:	431a      	orrs	r2, r3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	69db      	ldr	r3, [r3, #28]
 8005ef4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a1b      	ldr	r3, [r3, #32]
 8005efe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f02:	ea42 0103 	orr.w	r1, r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f0a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	430a      	orrs	r2, r1
 8005f14:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	0c1b      	lsrs	r3, r3, #16
 8005f1c:	f003 0204 	and.w	r2, r3, #4
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f24:	f003 0310 	and.w	r3, r3, #16
 8005f28:	431a      	orrs	r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f2e:	f003 0308 	and.w	r3, r3, #8
 8005f32:	431a      	orrs	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005f3c:	ea42 0103 	orr.w	r1, r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	430a      	orrs	r2, r1
 8005f4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	69da      	ldr	r2, [r3, #28]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3710      	adds	r7, #16
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
	...

08005f78 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b088      	sub	sp, #32
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d10e      	bne.n	8005fb8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005f9a:	69bb      	ldr	r3, [r7, #24]
 8005f9c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d009      	beq.n	8005fb8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d004      	beq.n	8005fb8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	4798      	blx	r3
    return;
 8005fb6:	e0ce      	b.n	8006156 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	f003 0302 	and.w	r3, r3, #2
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d009      	beq.n	8005fd6 <HAL_SPI_IRQHandler+0x5e>
 8005fc2:	69fb      	ldr	r3, [r7, #28]
 8005fc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d004      	beq.n	8005fd6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	4798      	blx	r3
    return;
 8005fd4:	e0bf      	b.n	8006156 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005fd6:	69bb      	ldr	r3, [r7, #24]
 8005fd8:	f003 0320 	and.w	r3, r3, #32
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10a      	bne.n	8005ff6 <HAL_SPI_IRQHandler+0x7e>
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d105      	bne.n	8005ff6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	f000 80b0 	beq.w	8006156 <HAL_SPI_IRQHandler+0x1de>
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	f003 0320 	and.w	r3, r3, #32
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f000 80aa 	beq.w	8006156 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006008:	2b00      	cmp	r3, #0
 800600a:	d023      	beq.n	8006054 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006012:	b2db      	uxtb	r3, r3
 8006014:	2b03      	cmp	r3, #3
 8006016:	d011      	beq.n	800603c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800601c:	f043 0204 	orr.w	r2, r3, #4
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006024:	2300      	movs	r3, #0
 8006026:	617b      	str	r3, [r7, #20]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	617b      	str	r3, [r7, #20]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	617b      	str	r3, [r7, #20]
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	e00b      	b.n	8006054 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800603c:	2300      	movs	r3, #0
 800603e:	613b      	str	r3, [r7, #16]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	613b      	str	r3, [r7, #16]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	613b      	str	r3, [r7, #16]
 8006050:	693b      	ldr	r3, [r7, #16]
        return;
 8006052:	e080      	b.n	8006156 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	f003 0320 	and.w	r3, r3, #32
 800605a:	2b00      	cmp	r3, #0
 800605c:	d014      	beq.n	8006088 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006062:	f043 0201 	orr.w	r2, r3, #1
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800606a:	2300      	movs	r3, #0
 800606c:	60fb      	str	r3, [r7, #12]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	60fb      	str	r3, [r7, #12]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006084:	601a      	str	r2, [r3, #0]
 8006086:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00c      	beq.n	80060ac <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006096:	f043 0208 	orr.w	r2, r3, #8
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800609e:	2300      	movs	r3, #0
 80060a0:	60bb      	str	r3, [r7, #8]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	60bb      	str	r3, [r7, #8]
 80060aa:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d04f      	beq.n	8006154 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060c2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2201      	movs	r2, #1
 80060c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d104      	bne.n	80060e0 <HAL_SPI_IRQHandler+0x168>
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d034      	beq.n	800614a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f022 0203 	bic.w	r2, r2, #3
 80060ee:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d011      	beq.n	800611c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060fc:	4a17      	ldr	r2, [pc, #92]	@ (800615c <HAL_SPI_IRQHandler+0x1e4>)
 80060fe:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006104:	4618      	mov	r0, r3
 8006106:	f7fd fc19 	bl	800393c <HAL_DMA_Abort_IT>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d005      	beq.n	800611c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006114:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006120:	2b00      	cmp	r3, #0
 8006122:	d016      	beq.n	8006152 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006128:	4a0c      	ldr	r2, [pc, #48]	@ (800615c <HAL_SPI_IRQHandler+0x1e4>)
 800612a:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006130:	4618      	mov	r0, r3
 8006132:	f7fd fc03 	bl	800393c <HAL_DMA_Abort_IT>
 8006136:	4603      	mov	r3, r0
 8006138:	2b00      	cmp	r3, #0
 800613a:	d00a      	beq.n	8006152 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006140:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006148:	e003      	b.n	8006152 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f808 	bl	8006160 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006150:	e000      	b.n	8006154 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006152:	bf00      	nop
    return;
 8006154:	bf00      	nop
  }
}
 8006156:	3720      	adds	r7, #32
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}
 800615c:	08006175 	.word	0x08006175

08006160 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006168:	bf00      	nop
 800616a:	370c      	adds	r7, #12
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006180:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2200      	movs	r2, #0
 8006186:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006190:	68f8      	ldr	r0, [r7, #12]
 8006192:	f7ff ffe5 	bl	8006160 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006196:	bf00      	nop
 8006198:	3710      	adds	r7, #16
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}

0800619e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800619e:	b580      	push	{r7, lr}
 80061a0:	b082      	sub	sp, #8
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d101      	bne.n	80061b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061ac:	2301      	movs	r3, #1
 80061ae:	e041      	b.n	8006234 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d106      	bne.n	80061ca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f7fc ff3b 	bl	8003040 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2202      	movs	r2, #2
 80061ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	3304      	adds	r3, #4
 80061da:	4619      	mov	r1, r3
 80061dc:	4610      	mov	r0, r2
 80061de:	f000 f9ad 	bl	800653c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2201      	movs	r2, #1
 800620e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2201      	movs	r2, #1
 8006226:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3708      	adds	r7, #8
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800623c:	b480      	push	{r7}
 800623e:	b085      	sub	sp, #20
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800624a:	b2db      	uxtb	r3, r3
 800624c:	2b01      	cmp	r3, #1
 800624e:	d001      	beq.n	8006254 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	e049      	b.n	80062e8 <HAL_TIM_Base_Start_IT+0xac>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2202      	movs	r2, #2
 8006258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68da      	ldr	r2, [r3, #12]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f042 0201 	orr.w	r2, r2, #1
 800626a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006274:	d01d      	beq.n	80062b2 <HAL_TIM_Base_Start_IT+0x76>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a1e      	ldr	r2, [pc, #120]	@ (80062f4 <HAL_TIM_Base_Start_IT+0xb8>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d018      	beq.n	80062b2 <HAL_TIM_Base_Start_IT+0x76>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a1c      	ldr	r2, [pc, #112]	@ (80062f8 <HAL_TIM_Base_Start_IT+0xbc>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d013      	beq.n	80062b2 <HAL_TIM_Base_Start_IT+0x76>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a1b      	ldr	r2, [pc, #108]	@ (80062fc <HAL_TIM_Base_Start_IT+0xc0>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d00e      	beq.n	80062b2 <HAL_TIM_Base_Start_IT+0x76>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a19      	ldr	r2, [pc, #100]	@ (8006300 <HAL_TIM_Base_Start_IT+0xc4>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d009      	beq.n	80062b2 <HAL_TIM_Base_Start_IT+0x76>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a18      	ldr	r2, [pc, #96]	@ (8006304 <HAL_TIM_Base_Start_IT+0xc8>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d004      	beq.n	80062b2 <HAL_TIM_Base_Start_IT+0x76>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a16      	ldr	r2, [pc, #88]	@ (8006308 <HAL_TIM_Base_Start_IT+0xcc>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d111      	bne.n	80062d6 <HAL_TIM_Base_Start_IT+0x9a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	f003 0307 	and.w	r3, r3, #7
 80062bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2b06      	cmp	r3, #6
 80062c2:	d010      	beq.n	80062e6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0201 	orr.w	r2, r2, #1
 80062d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062d4:	e007      	b.n	80062e6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f042 0201 	orr.w	r2, r2, #1
 80062e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3714      	adds	r7, #20
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	40000400 	.word	0x40000400
 80062f8:	40000800 	.word	0x40000800
 80062fc:	40000c00 	.word	0x40000c00
 8006300:	40001800 	.word	0x40001800
 8006304:	40014000 	.word	0x40014000
 8006308:	40015c00 	.word	0x40015c00

0800630c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b00      	cmp	r3, #0
 800632c:	d020      	beq.n	8006370 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f003 0302 	and.w	r3, r3, #2
 8006334:	2b00      	cmp	r3, #0
 8006336:	d01b      	beq.n	8006370 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f06f 0202 	mvn.w	r2, #2
 8006340:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	699b      	ldr	r3, [r3, #24]
 800634e:	f003 0303 	and.w	r3, r3, #3
 8006352:	2b00      	cmp	r3, #0
 8006354:	d003      	beq.n	800635e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 f8d2 	bl	8006500 <HAL_TIM_IC_CaptureCallback>
 800635c:	e005      	b.n	800636a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 f8c4 	bl	80064ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f000 f8d5 	bl	8006514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	f003 0304 	and.w	r3, r3, #4
 8006376:	2b00      	cmp	r3, #0
 8006378:	d020      	beq.n	80063bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f003 0304 	and.w	r3, r3, #4
 8006380:	2b00      	cmp	r3, #0
 8006382:	d01b      	beq.n	80063bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f06f 0204 	mvn.w	r2, #4
 800638c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2202      	movs	r2, #2
 8006392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	699b      	ldr	r3, [r3, #24]
 800639a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d003      	beq.n	80063aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 f8ac 	bl	8006500 <HAL_TIM_IC_CaptureCallback>
 80063a8:	e005      	b.n	80063b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 f89e 	bl	80064ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 f8af 	bl	8006514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	f003 0308 	and.w	r3, r3, #8
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d020      	beq.n	8006408 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f003 0308 	and.w	r3, r3, #8
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d01b      	beq.n	8006408 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f06f 0208 	mvn.w	r2, #8
 80063d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2204      	movs	r2, #4
 80063de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	69db      	ldr	r3, [r3, #28]
 80063e6:	f003 0303 	and.w	r3, r3, #3
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d003      	beq.n	80063f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 f886 	bl	8006500 <HAL_TIM_IC_CaptureCallback>
 80063f4:	e005      	b.n	8006402 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 f878 	bl	80064ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 f889 	bl	8006514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	f003 0310 	and.w	r3, r3, #16
 800640e:	2b00      	cmp	r3, #0
 8006410:	d020      	beq.n	8006454 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f003 0310 	and.w	r3, r3, #16
 8006418:	2b00      	cmp	r3, #0
 800641a:	d01b      	beq.n	8006454 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f06f 0210 	mvn.w	r2, #16
 8006424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2208      	movs	r2, #8
 800642a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	69db      	ldr	r3, [r3, #28]
 8006432:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006436:	2b00      	cmp	r3, #0
 8006438:	d003      	beq.n	8006442 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 f860 	bl	8006500 <HAL_TIM_IC_CaptureCallback>
 8006440:	e005      	b.n	800644e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 f852 	bl	80064ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 f863 	bl	8006514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	f003 0301 	and.w	r3, r3, #1
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00c      	beq.n	8006478 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f003 0301 	and.w	r3, r3, #1
 8006464:	2b00      	cmp	r3, #0
 8006466:	d007      	beq.n	8006478 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f06f 0201 	mvn.w	r2, #1
 8006470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f7fb fd4e 	bl	8001f14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00c      	beq.n	800649c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006488:	2b00      	cmp	r3, #0
 800648a:	d007      	beq.n	800649c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 f974 	bl	8006784 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d00c      	beq.n	80064c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d007      	beq.n	80064c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f834 	bl	8006528 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	f003 0320 	and.w	r3, r3, #32
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00c      	beq.n	80064e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f003 0320 	and.w	r3, r3, #32
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d007      	beq.n	80064e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f06f 0220 	mvn.w	r2, #32
 80064dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 f946 	bl	8006770 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064e4:	bf00      	nop
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b083      	sub	sp, #12
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006500:	b480      	push	{r7}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006508:	bf00      	nop
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800651c:	bf00      	nop
 800651e:	370c      	adds	r7, #12
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006528:	b480      	push	{r7}
 800652a:	b083      	sub	sp, #12
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006530:	bf00      	nop
 8006532:	370c      	adds	r7, #12
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr

0800653c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006552:	d00f      	beq.n	8006574 <TIM_Base_SetConfig+0x38>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4a42      	ldr	r2, [pc, #264]	@ (8006660 <TIM_Base_SetConfig+0x124>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d00b      	beq.n	8006574 <TIM_Base_SetConfig+0x38>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a41      	ldr	r2, [pc, #260]	@ (8006664 <TIM_Base_SetConfig+0x128>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d007      	beq.n	8006574 <TIM_Base_SetConfig+0x38>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a40      	ldr	r2, [pc, #256]	@ (8006668 <TIM_Base_SetConfig+0x12c>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d003      	beq.n	8006574 <TIM_Base_SetConfig+0x38>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	4a3f      	ldr	r2, [pc, #252]	@ (800666c <TIM_Base_SetConfig+0x130>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d108      	bne.n	8006586 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800657a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	4313      	orrs	r3, r2
 8006584:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800658c:	d027      	beq.n	80065de <TIM_Base_SetConfig+0xa2>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a33      	ldr	r2, [pc, #204]	@ (8006660 <TIM_Base_SetConfig+0x124>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d023      	beq.n	80065de <TIM_Base_SetConfig+0xa2>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4a32      	ldr	r2, [pc, #200]	@ (8006664 <TIM_Base_SetConfig+0x128>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d01f      	beq.n	80065de <TIM_Base_SetConfig+0xa2>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a31      	ldr	r2, [pc, #196]	@ (8006668 <TIM_Base_SetConfig+0x12c>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d01b      	beq.n	80065de <TIM_Base_SetConfig+0xa2>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a31      	ldr	r2, [pc, #196]	@ (8006670 <TIM_Base_SetConfig+0x134>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d017      	beq.n	80065de <TIM_Base_SetConfig+0xa2>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a30      	ldr	r2, [pc, #192]	@ (8006674 <TIM_Base_SetConfig+0x138>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d013      	beq.n	80065de <TIM_Base_SetConfig+0xa2>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a2f      	ldr	r2, [pc, #188]	@ (8006678 <TIM_Base_SetConfig+0x13c>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d00f      	beq.n	80065de <TIM_Base_SetConfig+0xa2>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a2e      	ldr	r2, [pc, #184]	@ (800667c <TIM_Base_SetConfig+0x140>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d00b      	beq.n	80065de <TIM_Base_SetConfig+0xa2>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a2d      	ldr	r2, [pc, #180]	@ (8006680 <TIM_Base_SetConfig+0x144>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d007      	beq.n	80065de <TIM_Base_SetConfig+0xa2>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a2c      	ldr	r2, [pc, #176]	@ (8006684 <TIM_Base_SetConfig+0x148>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d003      	beq.n	80065de <TIM_Base_SetConfig+0xa2>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a24      	ldr	r2, [pc, #144]	@ (800666c <TIM_Base_SetConfig+0x130>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d108      	bne.n	80065f0 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	68fa      	ldr	r2, [r7, #12]
 80065ec:	4313      	orrs	r3, r2
 80065ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	68fa      	ldr	r2, [r7, #12]
 8006602:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	689a      	ldr	r2, [r3, #8]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a19      	ldr	r2, [pc, #100]	@ (800667c <TIM_Base_SetConfig+0x140>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d007      	beq.n	800662c <TIM_Base_SetConfig+0xf0>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a18      	ldr	r2, [pc, #96]	@ (8006680 <TIM_Base_SetConfig+0x144>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d003      	beq.n	800662c <TIM_Base_SetConfig+0xf0>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a17      	ldr	r2, [pc, #92]	@ (8006684 <TIM_Base_SetConfig+0x148>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d103      	bne.n	8006634 <TIM_Base_SetConfig+0xf8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	691a      	ldr	r2, [r3, #16]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	f003 0301 	and.w	r3, r3, #1
 8006642:	2b01      	cmp	r3, #1
 8006644:	d105      	bne.n	8006652 <TIM_Base_SetConfig+0x116>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	691b      	ldr	r3, [r3, #16]
 800664a:	f023 0201 	bic.w	r2, r3, #1
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	611a      	str	r2, [r3, #16]
  }
}
 8006652:	bf00      	nop
 8006654:	3714      	adds	r7, #20
 8006656:	46bd      	mov	sp, r7
 8006658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665c:	4770      	bx	lr
 800665e:	bf00      	nop
 8006660:	40000400 	.word	0x40000400
 8006664:	40000800 	.word	0x40000800
 8006668:	40000c00 	.word	0x40000c00
 800666c:	40015c00 	.word	0x40015c00
 8006670:	40001800 	.word	0x40001800
 8006674:	40001c00 	.word	0x40001c00
 8006678:	40002000 	.word	0x40002000
 800667c:	40014000 	.word	0x40014000
 8006680:	40014400 	.word	0x40014400
 8006684:	40014800 	.word	0x40014800

08006688 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006688:	b480      	push	{r7}
 800668a:	b085      	sub	sp, #20
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006698:	2b01      	cmp	r3, #1
 800669a:	d101      	bne.n	80066a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800669c:	2302      	movs	r3, #2
 800669e:	e055      	b.n	800674c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2202      	movs	r2, #2
 80066ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	60bb      	str	r3, [r7, #8]
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68fa      	ldr	r2, [r7, #12]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066e2:	d01d      	beq.n	8006720 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006758 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d018      	beq.n	8006720 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a1a      	ldr	r2, [pc, #104]	@ (800675c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d013      	beq.n	8006720 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a18      	ldr	r2, [pc, #96]	@ (8006760 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d00e      	beq.n	8006720 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a17      	ldr	r2, [pc, #92]	@ (8006764 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d009      	beq.n	8006720 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a15      	ldr	r2, [pc, #84]	@ (8006768 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d004      	beq.n	8006720 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a14      	ldr	r2, [pc, #80]	@ (800676c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d10c      	bne.n	800673a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006726:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	68ba      	ldr	r2, [r7, #8]
 800672e:	4313      	orrs	r3, r2
 8006730:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68ba      	ldr	r2, [r7, #8]
 8006738:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800674a:	2300      	movs	r3, #0
}
 800674c:	4618      	mov	r0, r3
 800674e:	3714      	adds	r7, #20
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr
 8006758:	40000400 	.word	0x40000400
 800675c:	40000800 	.word	0x40000800
 8006760:	40000c00 	.word	0x40000c00
 8006764:	40001800 	.word	0x40001800
 8006768:	40014000 	.word	0x40014000
 800676c:	40015c00 	.word	0x40015c00

08006770 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006770:	b480      	push	{r7}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006778:	bf00      	nop
 800677a:	370c      	adds	r7, #12
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800678c:	bf00      	nop
 800678e:	370c      	adds	r7, #12
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr

08006798 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d101      	bne.n	80067aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e040      	b.n	800682c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d106      	bne.n	80067c0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f7fc fc82 	bl	80030c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2224      	movs	r2, #36	@ 0x24
 80067c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f022 0201 	bic.w	r2, r2, #1
 80067d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d002      	beq.n	80067e4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 fde8 	bl	80073b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 fc6b 	bl	80070c0 <UART_SetConfig>
 80067ea:	4603      	mov	r3, r0
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	d101      	bne.n	80067f4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80067f0:	2301      	movs	r3, #1
 80067f2:	e01b      	b.n	800682c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	685a      	ldr	r2, [r3, #4]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006802:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	689a      	ldr	r2, [r3, #8]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006812:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f042 0201 	orr.w	r2, r2, #1
 8006822:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f000 fe67 	bl	80074f8 <UART_CheckIdleState>
 800682a:	4603      	mov	r3, r0
}
 800682c:	4618      	mov	r0, r3
 800682e:	3708      	adds	r7, #8
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b08a      	sub	sp, #40	@ 0x28
 8006838:	af02      	add	r7, sp, #8
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	603b      	str	r3, [r7, #0]
 8006840:	4613      	mov	r3, r2
 8006842:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006848:	2b20      	cmp	r3, #32
 800684a:	d177      	bne.n	800693c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d002      	beq.n	8006858 <HAL_UART_Transmit+0x24>
 8006852:	88fb      	ldrh	r3, [r7, #6]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d101      	bne.n	800685c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	e070      	b.n	800693e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2200      	movs	r2, #0
 8006860:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2221      	movs	r2, #33	@ 0x21
 8006868:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800686a:	f7fc fe09 	bl	8003480 <HAL_GetTick>
 800686e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	88fa      	ldrh	r2, [r7, #6]
 8006874:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	88fa      	ldrh	r2, [r7, #6]
 800687c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006888:	d108      	bne.n	800689c <HAL_UART_Transmit+0x68>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d104      	bne.n	800689c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006892:	2300      	movs	r3, #0
 8006894:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	61bb      	str	r3, [r7, #24]
 800689a:	e003      	b.n	80068a4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80068a0:	2300      	movs	r3, #0
 80068a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80068a4:	e02f      	b.n	8006906 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	2200      	movs	r2, #0
 80068ae:	2180      	movs	r1, #128	@ 0x80
 80068b0:	68f8      	ldr	r0, [r7, #12]
 80068b2:	f000 fec9 	bl	8007648 <UART_WaitOnFlagUntilTimeout>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d004      	beq.n	80068c6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2220      	movs	r2, #32
 80068c0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	e03b      	b.n	800693e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d10b      	bne.n	80068e4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	881a      	ldrh	r2, [r3, #0]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068d8:	b292      	uxth	r2, r2
 80068da:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	3302      	adds	r3, #2
 80068e0:	61bb      	str	r3, [r7, #24]
 80068e2:	e007      	b.n	80068f4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80068e4:	69fb      	ldr	r3, [r7, #28]
 80068e6:	781a      	ldrb	r2, [r3, #0]
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	3301      	adds	r3, #1
 80068f2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	3b01      	subs	r3, #1
 80068fe:	b29a      	uxth	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800690c:	b29b      	uxth	r3, r3
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1c9      	bne.n	80068a6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	9300      	str	r3, [sp, #0]
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	2200      	movs	r2, #0
 800691a:	2140      	movs	r1, #64	@ 0x40
 800691c:	68f8      	ldr	r0, [r7, #12]
 800691e:	f000 fe93 	bl	8007648 <UART_WaitOnFlagUntilTimeout>
 8006922:	4603      	mov	r3, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d004      	beq.n	8006932 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2220      	movs	r2, #32
 800692c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e005      	b.n	800693e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2220      	movs	r2, #32
 8006936:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006938:	2300      	movs	r3, #0
 800693a:	e000      	b.n	800693e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800693c:	2302      	movs	r3, #2
  }
}
 800693e:	4618      	mov	r0, r3
 8006940:	3720      	adds	r7, #32
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006946:	b580      	push	{r7, lr}
 8006948:	b08a      	sub	sp, #40	@ 0x28
 800694a:	af02      	add	r7, sp, #8
 800694c:	60f8      	str	r0, [r7, #12]
 800694e:	60b9      	str	r1, [r7, #8]
 8006950:	603b      	str	r3, [r7, #0]
 8006952:	4613      	mov	r3, r2
 8006954:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800695c:	2b20      	cmp	r3, #32
 800695e:	f040 80a3 	bne.w	8006aa8 <HAL_UART_Receive+0x162>
  {
    if ((pData == NULL) || (Size == 0U))
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d002      	beq.n	800696e <HAL_UART_Receive+0x28>
 8006968:	88fb      	ldrh	r3, [r7, #6]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d101      	bne.n	8006972 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e09b      	b.n	8006aaa <HAL_UART_Receive+0x164>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2222      	movs	r2, #34	@ 0x22
 800697e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006988:	f7fc fd7a 	bl	8003480 <HAL_GetTick>
 800698c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	88fa      	ldrh	r2, [r7, #6]
 8006992:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	88fa      	ldrh	r2, [r7, #6]
 800699a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069a6:	d10e      	bne.n	80069c6 <HAL_UART_Receive+0x80>
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d105      	bne.n	80069bc <HAL_UART_Receive+0x76>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80069b6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80069ba:	e01a      	b.n	80069f2 <HAL_UART_Receive+0xac>
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	22ff      	movs	r2, #255	@ 0xff
 80069c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80069c4:	e015      	b.n	80069f2 <HAL_UART_Receive+0xac>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d10d      	bne.n	80069ea <HAL_UART_Receive+0xa4>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d104      	bne.n	80069e0 <HAL_UART_Receive+0x9a>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	22ff      	movs	r2, #255	@ 0xff
 80069da:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80069de:	e008      	b.n	80069f2 <HAL_UART_Receive+0xac>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	227f      	movs	r2, #127	@ 0x7f
 80069e4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80069e8:	e003      	b.n	80069f2 <HAL_UART_Receive+0xac>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80069f8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a02:	d108      	bne.n	8006a16 <HAL_UART_Receive+0xd0>
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	691b      	ldr	r3, [r3, #16]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d104      	bne.n	8006a16 <HAL_UART_Receive+0xd0>
    {
      pdata8bits  = NULL;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	61bb      	str	r3, [r7, #24]
 8006a14:	e003      	b.n	8006a1e <HAL_UART_Receive+0xd8>
    }
    else
    {
      pdata8bits  = pData;
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006a1e:	e037      	b.n	8006a90 <HAL_UART_Receive+0x14a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	9300      	str	r3, [sp, #0]
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	2200      	movs	r2, #0
 8006a28:	2120      	movs	r1, #32
 8006a2a:	68f8      	ldr	r0, [r7, #12]
 8006a2c:	f000 fe0c 	bl	8007648 <UART_WaitOnFlagUntilTimeout>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d005      	beq.n	8006a42 <HAL_UART_Receive+0xfc>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2220      	movs	r2, #32
 8006a3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8006a3e:	2303      	movs	r3, #3
 8006a40:	e033      	b.n	8006aaa <HAL_UART_Receive+0x164>
      }
      if (pdata8bits == NULL)
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10c      	bne.n	8006a62 <HAL_UART_Receive+0x11c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006a4e:	b29a      	uxth	r2, r3
 8006a50:	8a7b      	ldrh	r3, [r7, #18]
 8006a52:	4013      	ands	r3, r2
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	3302      	adds	r3, #2
 8006a5e:	61bb      	str	r3, [r7, #24]
 8006a60:	e00d      	b.n	8006a7e <HAL_UART_Receive+0x138>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	b2da      	uxtb	r2, r3
 8006a6c:	8a7b      	ldrh	r3, [r7, #18]
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	4013      	ands	r3, r2
 8006a72:	b2da      	uxtb	r2, r3
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	3301      	adds	r3, #1
 8006a7c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	3b01      	subs	r3, #1
 8006a88:	b29a      	uxth	r2, r3
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d1c1      	bne.n	8006a20 <HAL_UART_Receive+0xda>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	e000      	b.n	8006aaa <HAL_UART_Receive+0x164>
  }
  else
  {
    return HAL_BUSY;
 8006aa8:	2302      	movs	r3, #2
  }
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3720      	adds	r7, #32
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
	...

08006ab4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b0ba      	sub	sp, #232	@ 0xe8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	69db      	ldr	r3, [r3, #28]
 8006ac2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006ada:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006ade:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006ae8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d115      	bne.n	8006b1c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006af0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006af4:	f003 0320 	and.w	r3, r3, #32
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d00f      	beq.n	8006b1c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b00:	f003 0320 	and.w	r3, r3, #32
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d009      	beq.n	8006b1c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 82ab 	beq.w	8007068 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	4798      	blx	r3
      }
      return;
 8006b1a:	e2a5      	b.n	8007068 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006b1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	f000 8117 	beq.w	8006d54 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006b26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b2a:	f003 0301 	and.w	r3, r3, #1
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d106      	bne.n	8006b40 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006b32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006b36:	4b85      	ldr	r3, [pc, #532]	@ (8006d4c <HAL_UART_IRQHandler+0x298>)
 8006b38:	4013      	ands	r3, r2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f000 810a 	beq.w	8006d54 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b44:	f003 0301 	and.w	r3, r3, #1
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d011      	beq.n	8006b70 <HAL_UART_IRQHandler+0xbc>
 8006b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d00b      	beq.n	8006b70 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b66:	f043 0201 	orr.w	r2, r3, #1
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b74:	f003 0302 	and.w	r3, r3, #2
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d011      	beq.n	8006ba0 <HAL_UART_IRQHandler+0xec>
 8006b7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b80:	f003 0301 	and.w	r3, r3, #1
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00b      	beq.n	8006ba0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2202      	movs	r2, #2
 8006b8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b96:	f043 0204 	orr.w	r2, r3, #4
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ba4:	f003 0304 	and.w	r3, r3, #4
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d011      	beq.n	8006bd0 <HAL_UART_IRQHandler+0x11c>
 8006bac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006bb0:	f003 0301 	and.w	r3, r3, #1
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00b      	beq.n	8006bd0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2204      	movs	r2, #4
 8006bbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bc6:	f043 0202 	orr.w	r2, r3, #2
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006bd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bd4:	f003 0308 	and.w	r3, r3, #8
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d017      	beq.n	8006c0c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006be0:	f003 0320 	and.w	r3, r3, #32
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d105      	bne.n	8006bf4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006be8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006bec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d00b      	beq.n	8006c0c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	2208      	movs	r2, #8
 8006bfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c02:	f043 0208 	orr.w	r2, r3, #8
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006c0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d012      	beq.n	8006c3e <HAL_UART_IRQHandler+0x18a>
 8006c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d00c      	beq.n	8006c3e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c34:	f043 0220 	orr.w	r2, r3, #32
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f000 8211 	beq.w	800706c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c4e:	f003 0320 	and.w	r3, r3, #32
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d00d      	beq.n	8006c72 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006c56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c5a:	f003 0320 	and.w	r3, r3, #32
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d007      	beq.n	8006c72 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d003      	beq.n	8006c72 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c86:	2b40      	cmp	r3, #64	@ 0x40
 8006c88:	d005      	beq.n	8006c96 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006c8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c8e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d04f      	beq.n	8006d36 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 fd43 	bl	8007722 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca6:	2b40      	cmp	r3, #64	@ 0x40
 8006ca8:	d141      	bne.n	8006d2e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3308      	adds	r3, #8
 8006cb0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006cb8:	e853 3f00 	ldrex	r3, [r3]
 8006cbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006cc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006cc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	3308      	adds	r3, #8
 8006cd2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006cd6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006cda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cde:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006ce2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006ce6:	e841 2300 	strex	r3, r2, [r1]
 8006cea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006cee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d1d9      	bne.n	8006caa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d013      	beq.n	8006d26 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d02:	4a13      	ldr	r2, [pc, #76]	@ (8006d50 <HAL_UART_IRQHandler+0x29c>)
 8006d04:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7fc fe16 	bl	800393c <HAL_DMA_Abort_IT>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d017      	beq.n	8006d46 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006d20:	4610      	mov	r0, r2
 8006d22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d24:	e00f      	b.n	8006d46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 f9b4 	bl	8007094 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d2c:	e00b      	b.n	8006d46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f000 f9b0 	bl	8007094 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d34:	e007      	b.n	8006d46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 f9ac 	bl	8007094 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006d44:	e192      	b.n	800706c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d46:	bf00      	nop
    return;
 8006d48:	e190      	b.n	800706c <HAL_UART_IRQHandler+0x5b8>
 8006d4a:	bf00      	nop
 8006d4c:	04000120 	.word	0x04000120
 8006d50:	080077eb 	.word	0x080077eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	f040 814b 	bne.w	8006ff4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006d5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d62:	f003 0310 	and.w	r3, r3, #16
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	f000 8144 	beq.w	8006ff4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d70:	f003 0310 	and.w	r3, r3, #16
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	f000 813d 	beq.w	8006ff4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2210      	movs	r2, #16
 8006d80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d8c:	2b40      	cmp	r3, #64	@ 0x40
 8006d8e:	f040 80b5 	bne.w	8006efc <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006d9e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	f000 8164 	beq.w	8007070 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006dae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006db2:	429a      	cmp	r2, r3
 8006db4:	f080 815c 	bcs.w	8007070 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006dbe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006dc6:	699b      	ldr	r3, [r3, #24]
 8006dc8:	2b20      	cmp	r3, #32
 8006dca:	f000 8086 	beq.w	8006eda <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006dda:	e853 3f00 	ldrex	r3, [r3]
 8006dde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006de2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006de6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006dea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	461a      	mov	r2, r3
 8006df4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006df8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006dfc:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e00:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006e04:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006e08:	e841 2300 	strex	r3, r2, [r1]
 8006e0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006e10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1da      	bne.n	8006dce <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	3308      	adds	r3, #8
 8006e1e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e22:	e853 3f00 	ldrex	r3, [r3]
 8006e26:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006e28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e2a:	f023 0301 	bic.w	r3, r3, #1
 8006e2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	3308      	adds	r3, #8
 8006e38:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006e3c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006e40:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e42:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006e44:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006e48:	e841 2300 	strex	r3, r2, [r1]
 8006e4c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006e4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1e1      	bne.n	8006e18 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	3308      	adds	r3, #8
 8006e5a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e5e:	e853 3f00 	ldrex	r3, [r3]
 8006e62:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006e64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	3308      	adds	r3, #8
 8006e74:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006e78:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006e7a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e7c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006e7e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006e80:	e841 2300 	strex	r3, r2, [r1]
 8006e84:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006e86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1e3      	bne.n	8006e54 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2220      	movs	r2, #32
 8006e90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ea2:	e853 3f00 	ldrex	r3, [r3]
 8006ea6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006ea8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006eaa:	f023 0310 	bic.w	r3, r3, #16
 8006eae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ebc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ebe:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ec2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ec4:	e841 2300 	strex	r3, r2, [r1]
 8006ec8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006eca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d1e4      	bne.n	8006e9a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f7fc fcf3 	bl	80038c0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2202      	movs	r2, #2
 8006ede:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	4619      	mov	r1, r3
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f000 f8d7 	bl	80070a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006efa:	e0b9      	b.n	8007070 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f000 80ab 	beq.w	8007074 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8006f1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	f000 80a6 	beq.w	8007074 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f30:	e853 3f00 	ldrex	r3, [r3]
 8006f34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	461a      	mov	r2, r3
 8006f46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006f4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f4c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f52:	e841 2300 	strex	r3, r2, [r1]
 8006f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d1e4      	bne.n	8006f28 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	3308      	adds	r3, #8
 8006f64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f68:	e853 3f00 	ldrex	r3, [r3]
 8006f6c:	623b      	str	r3, [r7, #32]
   return(result);
 8006f6e:	6a3b      	ldr	r3, [r7, #32]
 8006f70:	f023 0301 	bic.w	r3, r3, #1
 8006f74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	3308      	adds	r3, #8
 8006f7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006f82:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f8a:	e841 2300 	strex	r3, r2, [r1]
 8006f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1e3      	bne.n	8006f5e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2220      	movs	r2, #32
 8006f9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	e853 3f00 	ldrex	r3, [r3]
 8006fb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f023 0310 	bic.w	r3, r3, #16
 8006fbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006fcc:	61fb      	str	r3, [r7, #28]
 8006fce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd0:	69b9      	ldr	r1, [r7, #24]
 8006fd2:	69fa      	ldr	r2, [r7, #28]
 8006fd4:	e841 2300 	strex	r3, r2, [r1]
 8006fd8:	617b      	str	r3, [r7, #20]
   return(result);
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d1e4      	bne.n	8006faa <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006fe6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006fea:	4619      	mov	r1, r3
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 f85b 	bl	80070a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ff2:	e03f      	b.n	8007074 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ff4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ff8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d00e      	beq.n	800701e <HAL_UART_IRQHandler+0x56a>
 8007000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007004:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d008      	beq.n	800701e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007014:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 fc27 	bl	800786a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800701c:	e02d      	b.n	800707a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800701e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00e      	beq.n	8007048 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800702a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800702e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007032:	2b00      	cmp	r3, #0
 8007034:	d008      	beq.n	8007048 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800703a:	2b00      	cmp	r3, #0
 800703c:	d01c      	beq.n	8007078 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	4798      	blx	r3
    }
    return;
 8007046:	e017      	b.n	8007078 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007048:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800704c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007050:	2b00      	cmp	r3, #0
 8007052:	d012      	beq.n	800707a <HAL_UART_IRQHandler+0x5c6>
 8007054:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00c      	beq.n	800707a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f000 fbd8 	bl	8007816 <UART_EndTransmit_IT>
    return;
 8007066:	e008      	b.n	800707a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007068:	bf00      	nop
 800706a:	e006      	b.n	800707a <HAL_UART_IRQHandler+0x5c6>
    return;
 800706c:	bf00      	nop
 800706e:	e004      	b.n	800707a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007070:	bf00      	nop
 8007072:	e002      	b.n	800707a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007074:	bf00      	nop
 8007076:	e000      	b.n	800707a <HAL_UART_IRQHandler+0x5c6>
    return;
 8007078:	bf00      	nop
  }

}
 800707a:	37e8      	adds	r7, #232	@ 0xe8
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007080:	b480      	push	{r7}
 8007082:	b083      	sub	sp, #12
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007088:	bf00      	nop
 800708a:	370c      	adds	r7, #12
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800709c:	bf00      	nop
 800709e:	370c      	adds	r7, #12
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	460b      	mov	r3, r1
 80070b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b088      	sub	sp, #32
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070c8:	2300      	movs	r3, #0
 80070ca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	689a      	ldr	r2, [r3, #8]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	691b      	ldr	r3, [r3, #16]
 80070d4:	431a      	orrs	r2, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	695b      	ldr	r3, [r3, #20]
 80070da:	431a      	orrs	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	69db      	ldr	r3, [r3, #28]
 80070e0:	4313      	orrs	r3, r2
 80070e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80070ee:	f023 030c 	bic.w	r3, r3, #12
 80070f2:	687a      	ldr	r2, [r7, #4]
 80070f4:	6812      	ldr	r2, [r2, #0]
 80070f6:	6979      	ldr	r1, [r7, #20]
 80070f8:	430b      	orrs	r3, r1
 80070fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	68da      	ldr	r2, [r3, #12]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	430a      	orrs	r2, r1
 8007110:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6a1b      	ldr	r3, [r3, #32]
 800711c:	697a      	ldr	r2, [r7, #20]
 800711e:	4313      	orrs	r3, r2
 8007120:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	697a      	ldr	r2, [r7, #20]
 8007132:	430a      	orrs	r2, r1
 8007134:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a99      	ldr	r2, [pc, #612]	@ (80073a0 <UART_SetConfig+0x2e0>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d120      	bne.n	8007182 <UART_SetConfig+0xc2>
 8007140:	4b98      	ldr	r3, [pc, #608]	@ (80073a4 <UART_SetConfig+0x2e4>)
 8007142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007144:	f003 0303 	and.w	r3, r3, #3
 8007148:	2b03      	cmp	r3, #3
 800714a:	d817      	bhi.n	800717c <UART_SetConfig+0xbc>
 800714c:	a201      	add	r2, pc, #4	@ (adr r2, 8007154 <UART_SetConfig+0x94>)
 800714e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007152:	bf00      	nop
 8007154:	08007165 	.word	0x08007165
 8007158:	08007171 	.word	0x08007171
 800715c:	08007177 	.word	0x08007177
 8007160:	0800716b 	.word	0x0800716b
 8007164:	2301      	movs	r3, #1
 8007166:	77fb      	strb	r3, [r7, #31]
 8007168:	e061      	b.n	800722e <UART_SetConfig+0x16e>
 800716a:	2302      	movs	r3, #2
 800716c:	77fb      	strb	r3, [r7, #31]
 800716e:	e05e      	b.n	800722e <UART_SetConfig+0x16e>
 8007170:	2304      	movs	r3, #4
 8007172:	77fb      	strb	r3, [r7, #31]
 8007174:	e05b      	b.n	800722e <UART_SetConfig+0x16e>
 8007176:	2308      	movs	r3, #8
 8007178:	77fb      	strb	r3, [r7, #31]
 800717a:	e058      	b.n	800722e <UART_SetConfig+0x16e>
 800717c:	2310      	movs	r3, #16
 800717e:	77fb      	strb	r3, [r7, #31]
 8007180:	e055      	b.n	800722e <UART_SetConfig+0x16e>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a88      	ldr	r2, [pc, #544]	@ (80073a8 <UART_SetConfig+0x2e8>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d124      	bne.n	80071d6 <UART_SetConfig+0x116>
 800718c:	4b85      	ldr	r3, [pc, #532]	@ (80073a4 <UART_SetConfig+0x2e4>)
 800718e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007190:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007194:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007198:	d011      	beq.n	80071be <UART_SetConfig+0xfe>
 800719a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800719e:	d817      	bhi.n	80071d0 <UART_SetConfig+0x110>
 80071a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071a4:	d011      	beq.n	80071ca <UART_SetConfig+0x10a>
 80071a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071aa:	d811      	bhi.n	80071d0 <UART_SetConfig+0x110>
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d003      	beq.n	80071b8 <UART_SetConfig+0xf8>
 80071b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071b4:	d006      	beq.n	80071c4 <UART_SetConfig+0x104>
 80071b6:	e00b      	b.n	80071d0 <UART_SetConfig+0x110>
 80071b8:	2300      	movs	r3, #0
 80071ba:	77fb      	strb	r3, [r7, #31]
 80071bc:	e037      	b.n	800722e <UART_SetConfig+0x16e>
 80071be:	2302      	movs	r3, #2
 80071c0:	77fb      	strb	r3, [r7, #31]
 80071c2:	e034      	b.n	800722e <UART_SetConfig+0x16e>
 80071c4:	2304      	movs	r3, #4
 80071c6:	77fb      	strb	r3, [r7, #31]
 80071c8:	e031      	b.n	800722e <UART_SetConfig+0x16e>
 80071ca:	2308      	movs	r3, #8
 80071cc:	77fb      	strb	r3, [r7, #31]
 80071ce:	e02e      	b.n	800722e <UART_SetConfig+0x16e>
 80071d0:	2310      	movs	r3, #16
 80071d2:	77fb      	strb	r3, [r7, #31]
 80071d4:	e02b      	b.n	800722e <UART_SetConfig+0x16e>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a74      	ldr	r2, [pc, #464]	@ (80073ac <UART_SetConfig+0x2ec>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d124      	bne.n	800722a <UART_SetConfig+0x16a>
 80071e0:	4b70      	ldr	r3, [pc, #448]	@ (80073a4 <UART_SetConfig+0x2e4>)
 80071e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071e4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80071e8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80071ec:	d011      	beq.n	8007212 <UART_SetConfig+0x152>
 80071ee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80071f2:	d817      	bhi.n	8007224 <UART_SetConfig+0x164>
 80071f4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80071f8:	d011      	beq.n	800721e <UART_SetConfig+0x15e>
 80071fa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80071fe:	d811      	bhi.n	8007224 <UART_SetConfig+0x164>
 8007200:	2b00      	cmp	r3, #0
 8007202:	d003      	beq.n	800720c <UART_SetConfig+0x14c>
 8007204:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007208:	d006      	beq.n	8007218 <UART_SetConfig+0x158>
 800720a:	e00b      	b.n	8007224 <UART_SetConfig+0x164>
 800720c:	2300      	movs	r3, #0
 800720e:	77fb      	strb	r3, [r7, #31]
 8007210:	e00d      	b.n	800722e <UART_SetConfig+0x16e>
 8007212:	2302      	movs	r3, #2
 8007214:	77fb      	strb	r3, [r7, #31]
 8007216:	e00a      	b.n	800722e <UART_SetConfig+0x16e>
 8007218:	2304      	movs	r3, #4
 800721a:	77fb      	strb	r3, [r7, #31]
 800721c:	e007      	b.n	800722e <UART_SetConfig+0x16e>
 800721e:	2308      	movs	r3, #8
 8007220:	77fb      	strb	r3, [r7, #31]
 8007222:	e004      	b.n	800722e <UART_SetConfig+0x16e>
 8007224:	2310      	movs	r3, #16
 8007226:	77fb      	strb	r3, [r7, #31]
 8007228:	e001      	b.n	800722e <UART_SetConfig+0x16e>
 800722a:	2310      	movs	r3, #16
 800722c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	69db      	ldr	r3, [r3, #28]
 8007232:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007236:	d15a      	bne.n	80072ee <UART_SetConfig+0x22e>
  {
    switch (clocksource)
 8007238:	7ffb      	ldrb	r3, [r7, #31]
 800723a:	2b08      	cmp	r3, #8
 800723c:	d827      	bhi.n	800728e <UART_SetConfig+0x1ce>
 800723e:	a201      	add	r2, pc, #4	@ (adr r2, 8007244 <UART_SetConfig+0x184>)
 8007240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007244:	08007269 	.word	0x08007269
 8007248:	08007271 	.word	0x08007271
 800724c:	08007279 	.word	0x08007279
 8007250:	0800728f 	.word	0x0800728f
 8007254:	0800727f 	.word	0x0800727f
 8007258:	0800728f 	.word	0x0800728f
 800725c:	0800728f 	.word	0x0800728f
 8007260:	0800728f 	.word	0x0800728f
 8007264:	08007287 	.word	0x08007287
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007268:	f7fe fc22 	bl	8005ab0 <HAL_RCC_GetPCLK1Freq>
 800726c:	61b8      	str	r0, [r7, #24]
        break;
 800726e:	e013      	b.n	8007298 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007270:	f7fe fc40 	bl	8005af4 <HAL_RCC_GetPCLK2Freq>
 8007274:	61b8      	str	r0, [r7, #24]
        break;
 8007276:	e00f      	b.n	8007298 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007278:	4b4d      	ldr	r3, [pc, #308]	@ (80073b0 <UART_SetConfig+0x2f0>)
 800727a:	61bb      	str	r3, [r7, #24]
        break;
 800727c:	e00c      	b.n	8007298 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800727e:	f7fe fbb7 	bl	80059f0 <HAL_RCC_GetSysClockFreq>
 8007282:	61b8      	str	r0, [r7, #24]
        break;
 8007284:	e008      	b.n	8007298 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007286:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800728a:	61bb      	str	r3, [r7, #24]
        break;
 800728c:	e004      	b.n	8007298 <UART_SetConfig+0x1d8>
      default:
        pclk = 0U;
 800728e:	2300      	movs	r3, #0
 8007290:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	77bb      	strb	r3, [r7, #30]
        break;
 8007296:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d074      	beq.n	8007388 <UART_SetConfig+0x2c8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	005a      	lsls	r2, r3, #1
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	085b      	lsrs	r3, r3, #1
 80072a8:	441a      	add	r2, r3
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80072b2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	2b0f      	cmp	r3, #15
 80072b8:	d916      	bls.n	80072e8 <UART_SetConfig+0x228>
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072c0:	d212      	bcs.n	80072e8 <UART_SetConfig+0x228>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	f023 030f 	bic.w	r3, r3, #15
 80072ca:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	085b      	lsrs	r3, r3, #1
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	f003 0307 	and.w	r3, r3, #7
 80072d6:	b29a      	uxth	r2, r3
 80072d8:	89fb      	ldrh	r3, [r7, #14]
 80072da:	4313      	orrs	r3, r2
 80072dc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	89fa      	ldrh	r2, [r7, #14]
 80072e4:	60da      	str	r2, [r3, #12]
 80072e6:	e04f      	b.n	8007388 <UART_SetConfig+0x2c8>
      }
      else
      {
        ret = HAL_ERROR;
 80072e8:	2301      	movs	r3, #1
 80072ea:	77bb      	strb	r3, [r7, #30]
 80072ec:	e04c      	b.n	8007388 <UART_SetConfig+0x2c8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80072ee:	7ffb      	ldrb	r3, [r7, #31]
 80072f0:	2b08      	cmp	r3, #8
 80072f2:	d828      	bhi.n	8007346 <UART_SetConfig+0x286>
 80072f4:	a201      	add	r2, pc, #4	@ (adr r2, 80072fc <UART_SetConfig+0x23c>)
 80072f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072fa:	bf00      	nop
 80072fc:	08007321 	.word	0x08007321
 8007300:	08007329 	.word	0x08007329
 8007304:	08007331 	.word	0x08007331
 8007308:	08007347 	.word	0x08007347
 800730c:	08007337 	.word	0x08007337
 8007310:	08007347 	.word	0x08007347
 8007314:	08007347 	.word	0x08007347
 8007318:	08007347 	.word	0x08007347
 800731c:	0800733f 	.word	0x0800733f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007320:	f7fe fbc6 	bl	8005ab0 <HAL_RCC_GetPCLK1Freq>
 8007324:	61b8      	str	r0, [r7, #24]
        break;
 8007326:	e013      	b.n	8007350 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007328:	f7fe fbe4 	bl	8005af4 <HAL_RCC_GetPCLK2Freq>
 800732c:	61b8      	str	r0, [r7, #24]
        break;
 800732e:	e00f      	b.n	8007350 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007330:	4b1f      	ldr	r3, [pc, #124]	@ (80073b0 <UART_SetConfig+0x2f0>)
 8007332:	61bb      	str	r3, [r7, #24]
        break;
 8007334:	e00c      	b.n	8007350 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007336:	f7fe fb5b 	bl	80059f0 <HAL_RCC_GetSysClockFreq>
 800733a:	61b8      	str	r0, [r7, #24]
        break;
 800733c:	e008      	b.n	8007350 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800733e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007342:	61bb      	str	r3, [r7, #24]
        break;
 8007344:	e004      	b.n	8007350 <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 8007346:	2300      	movs	r3, #0
 8007348:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	77bb      	strb	r3, [r7, #30]
        break;
 800734e:	bf00      	nop
    }

    if (pclk != 0U)
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d018      	beq.n	8007388 <UART_SetConfig+0x2c8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	085a      	lsrs	r2, r3, #1
 800735c:	69bb      	ldr	r3, [r7, #24]
 800735e:	441a      	add	r2, r3
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	fbb2 f3f3 	udiv	r3, r2, r3
 8007368:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	2b0f      	cmp	r3, #15
 800736e:	d909      	bls.n	8007384 <UART_SetConfig+0x2c4>
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007376:	d205      	bcs.n	8007384 <UART_SetConfig+0x2c4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	b29a      	uxth	r2, r3
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	60da      	str	r2, [r3, #12]
 8007382:	e001      	b.n	8007388 <UART_SetConfig+0x2c8>
      }
      else
      {
        ret = HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007394:	7fbb      	ldrb	r3, [r7, #30]
}
 8007396:	4618      	mov	r0, r3
 8007398:	3720      	adds	r7, #32
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
 800739e:	bf00      	nop
 80073a0:	40013800 	.word	0x40013800
 80073a4:	40021000 	.word	0x40021000
 80073a8:	40004400 	.word	0x40004400
 80073ac:	40004800 	.word	0x40004800
 80073b0:	007a1200 	.word	0x007a1200

080073b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b083      	sub	sp, #12
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073c0:	f003 0308 	and.w	r3, r3, #8
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d00a      	beq.n	80073de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	430a      	orrs	r2, r1
 80073dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e2:	f003 0301 	and.w	r3, r3, #1
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00a      	beq.n	8007400 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	430a      	orrs	r2, r1
 80073fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007404:	f003 0302 	and.w	r3, r3, #2
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00a      	beq.n	8007422 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	430a      	orrs	r2, r1
 8007420:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007426:	f003 0304 	and.w	r3, r3, #4
 800742a:	2b00      	cmp	r3, #0
 800742c:	d00a      	beq.n	8007444 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	430a      	orrs	r2, r1
 8007442:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007448:	f003 0310 	and.w	r3, r3, #16
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00a      	beq.n	8007466 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	430a      	orrs	r2, r1
 8007464:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800746a:	f003 0320 	and.w	r3, r3, #32
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00a      	beq.n	8007488 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	430a      	orrs	r2, r1
 8007486:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007490:	2b00      	cmp	r3, #0
 8007492:	d01a      	beq.n	80074ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	430a      	orrs	r2, r1
 80074a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074b2:	d10a      	bne.n	80074ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	430a      	orrs	r2, r1
 80074c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00a      	beq.n	80074ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	430a      	orrs	r2, r1
 80074ea:	605a      	str	r2, [r3, #4]
  }
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b098      	sub	sp, #96	@ 0x60
 80074fc:	af02      	add	r7, sp, #8
 80074fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007508:	f7fb ffba 	bl	8003480 <HAL_GetTick>
 800750c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 0308 	and.w	r3, r3, #8
 8007518:	2b08      	cmp	r3, #8
 800751a:	d12e      	bne.n	800757a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800751c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007524:	2200      	movs	r2, #0
 8007526:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 f88c 	bl	8007648 <UART_WaitOnFlagUntilTimeout>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d021      	beq.n	800757a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753e:	e853 3f00 	ldrex	r3, [r3]
 8007542:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007546:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800754a:	653b      	str	r3, [r7, #80]	@ 0x50
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	461a      	mov	r2, r3
 8007552:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007554:	647b      	str	r3, [r7, #68]	@ 0x44
 8007556:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007558:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800755a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800755c:	e841 2300 	strex	r3, r2, [r1]
 8007560:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1e6      	bne.n	8007536 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2220      	movs	r2, #32
 800756c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007576:	2303      	movs	r3, #3
 8007578:	e062      	b.n	8007640 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 0304 	and.w	r3, r3, #4
 8007584:	2b04      	cmp	r3, #4
 8007586:	d149      	bne.n	800761c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007588:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800758c:	9300      	str	r3, [sp, #0]
 800758e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007590:	2200      	movs	r2, #0
 8007592:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f000 f856 	bl	8007648 <UART_WaitOnFlagUntilTimeout>
 800759c:	4603      	mov	r3, r0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d03c      	beq.n	800761c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075aa:	e853 3f00 	ldrex	r3, [r3]
 80075ae:	623b      	str	r3, [r7, #32]
   return(result);
 80075b0:	6a3b      	ldr	r3, [r7, #32]
 80075b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	461a      	mov	r2, r3
 80075be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80075c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075c8:	e841 2300 	strex	r3, r2, [r1]
 80075cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80075ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d1e6      	bne.n	80075a2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	3308      	adds	r3, #8
 80075da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	e853 3f00 	ldrex	r3, [r3]
 80075e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f023 0301 	bic.w	r3, r3, #1
 80075ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	3308      	adds	r3, #8
 80075f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075f4:	61fa      	str	r2, [r7, #28]
 80075f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f8:	69b9      	ldr	r1, [r7, #24]
 80075fa:	69fa      	ldr	r2, [r7, #28]
 80075fc:	e841 2300 	strex	r3, r2, [r1]
 8007600:	617b      	str	r3, [r7, #20]
   return(result);
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d1e5      	bne.n	80075d4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2220      	movs	r2, #32
 800760c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	e011      	b.n	8007640 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2220      	movs	r2, #32
 8007620:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2220      	movs	r2, #32
 8007626:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800763e:	2300      	movs	r3, #0
}
 8007640:	4618      	mov	r0, r3
 8007642:	3758      	adds	r7, #88	@ 0x58
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}

08007648 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	603b      	str	r3, [r7, #0]
 8007654:	4613      	mov	r3, r2
 8007656:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007658:	e04f      	b.n	80076fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007660:	d04b      	beq.n	80076fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007662:	f7fb ff0d 	bl	8003480 <HAL_GetTick>
 8007666:	4602      	mov	r2, r0
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	1ad3      	subs	r3, r2, r3
 800766c:	69ba      	ldr	r2, [r7, #24]
 800766e:	429a      	cmp	r2, r3
 8007670:	d302      	bcc.n	8007678 <UART_WaitOnFlagUntilTimeout+0x30>
 8007672:	69bb      	ldr	r3, [r7, #24]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d101      	bne.n	800767c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007678:	2303      	movs	r3, #3
 800767a:	e04e      	b.n	800771a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0304 	and.w	r3, r3, #4
 8007686:	2b00      	cmp	r3, #0
 8007688:	d037      	beq.n	80076fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	2b80      	cmp	r3, #128	@ 0x80
 800768e:	d034      	beq.n	80076fa <UART_WaitOnFlagUntilTimeout+0xb2>
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	2b40      	cmp	r3, #64	@ 0x40
 8007694:	d031      	beq.n	80076fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	69db      	ldr	r3, [r3, #28]
 800769c:	f003 0308 	and.w	r3, r3, #8
 80076a0:	2b08      	cmp	r3, #8
 80076a2:	d110      	bne.n	80076c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2208      	movs	r2, #8
 80076aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80076ac:	68f8      	ldr	r0, [r7, #12]
 80076ae:	f000 f838 	bl	8007722 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2208      	movs	r2, #8
 80076b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2200      	movs	r2, #0
 80076be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80076c2:	2301      	movs	r3, #1
 80076c4:	e029      	b.n	800771a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	69db      	ldr	r3, [r3, #28]
 80076cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076d4:	d111      	bne.n	80076fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80076de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80076e0:	68f8      	ldr	r0, [r7, #12]
 80076e2:	f000 f81e 	bl	8007722 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2220      	movs	r2, #32
 80076ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2200      	movs	r2, #0
 80076f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e00f      	b.n	800771a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	69da      	ldr	r2, [r3, #28]
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	4013      	ands	r3, r2
 8007704:	68ba      	ldr	r2, [r7, #8]
 8007706:	429a      	cmp	r2, r3
 8007708:	bf0c      	ite	eq
 800770a:	2301      	moveq	r3, #1
 800770c:	2300      	movne	r3, #0
 800770e:	b2db      	uxtb	r3, r3
 8007710:	461a      	mov	r2, r3
 8007712:	79fb      	ldrb	r3, [r7, #7]
 8007714:	429a      	cmp	r2, r3
 8007716:	d0a0      	beq.n	800765a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3710      	adds	r7, #16
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}

08007722 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007722:	b480      	push	{r7}
 8007724:	b095      	sub	sp, #84	@ 0x54
 8007726:	af00      	add	r7, sp, #0
 8007728:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007732:	e853 3f00 	ldrex	r3, [r3]
 8007736:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800773e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	461a      	mov	r2, r3
 8007746:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007748:	643b      	str	r3, [r7, #64]	@ 0x40
 800774a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800774e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007750:	e841 2300 	strex	r3, r2, [r1]
 8007754:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e6      	bne.n	800772a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	3308      	adds	r3, #8
 8007762:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007764:	6a3b      	ldr	r3, [r7, #32]
 8007766:	e853 3f00 	ldrex	r3, [r3]
 800776a:	61fb      	str	r3, [r7, #28]
   return(result);
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	f023 0301 	bic.w	r3, r3, #1
 8007772:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	3308      	adds	r3, #8
 800777a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800777c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800777e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007780:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007784:	e841 2300 	strex	r3, r2, [r1]
 8007788:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800778a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1e5      	bne.n	800775c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007794:	2b01      	cmp	r3, #1
 8007796:	d118      	bne.n	80077ca <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	e853 3f00 	ldrex	r3, [r3]
 80077a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	f023 0310 	bic.w	r3, r3, #16
 80077ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	461a      	mov	r2, r3
 80077b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077b6:	61bb      	str	r3, [r7, #24]
 80077b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ba:	6979      	ldr	r1, [r7, #20]
 80077bc:	69ba      	ldr	r2, [r7, #24]
 80077be:	e841 2300 	strex	r3, r2, [r1]
 80077c2:	613b      	str	r3, [r7, #16]
   return(result);
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d1e6      	bne.n	8007798 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2220      	movs	r2, #32
 80077ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80077de:	bf00      	nop
 80077e0:	3754      	adds	r7, #84	@ 0x54
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr

080077ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077ea:	b580      	push	{r7, lr}
 80077ec:	b084      	sub	sp, #16
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2200      	movs	r2, #0
 80077fc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2200      	movs	r2, #0
 8007804:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f7ff fc43 	bl	8007094 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800780e:	bf00      	nop
 8007810:	3710      	adds	r7, #16
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}

08007816 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007816:	b580      	push	{r7, lr}
 8007818:	b088      	sub	sp, #32
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	e853 3f00 	ldrex	r3, [r3]
 800782a:	60bb      	str	r3, [r7, #8]
   return(result);
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007832:	61fb      	str	r3, [r7, #28]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	461a      	mov	r2, r3
 800783a:	69fb      	ldr	r3, [r7, #28]
 800783c:	61bb      	str	r3, [r7, #24]
 800783e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007840:	6979      	ldr	r1, [r7, #20]
 8007842:	69ba      	ldr	r2, [r7, #24]
 8007844:	e841 2300 	strex	r3, r2, [r1]
 8007848:	613b      	str	r3, [r7, #16]
   return(result);
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1e6      	bne.n	800781e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2220      	movs	r2, #32
 8007854:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f7ff fc0f 	bl	8007080 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007862:	bf00      	nop
 8007864:	3720      	adds	r7, #32
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}

0800786a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800786a:	b480      	push	{r7}
 800786c:	b083      	sub	sp, #12
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007872:	bf00      	nop
 8007874:	370c      	adds	r7, #12
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
	...

08007880 <std>:
 8007880:	2300      	movs	r3, #0
 8007882:	b510      	push	{r4, lr}
 8007884:	4604      	mov	r4, r0
 8007886:	e9c0 3300 	strd	r3, r3, [r0]
 800788a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800788e:	6083      	str	r3, [r0, #8]
 8007890:	8181      	strh	r1, [r0, #12]
 8007892:	6643      	str	r3, [r0, #100]	@ 0x64
 8007894:	81c2      	strh	r2, [r0, #14]
 8007896:	6183      	str	r3, [r0, #24]
 8007898:	4619      	mov	r1, r3
 800789a:	2208      	movs	r2, #8
 800789c:	305c      	adds	r0, #92	@ 0x5c
 800789e:	f000 f9e7 	bl	8007c70 <memset>
 80078a2:	4b0d      	ldr	r3, [pc, #52]	@ (80078d8 <std+0x58>)
 80078a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80078a6:	4b0d      	ldr	r3, [pc, #52]	@ (80078dc <std+0x5c>)
 80078a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80078aa:	4b0d      	ldr	r3, [pc, #52]	@ (80078e0 <std+0x60>)
 80078ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80078ae:	4b0d      	ldr	r3, [pc, #52]	@ (80078e4 <std+0x64>)
 80078b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80078b2:	4b0d      	ldr	r3, [pc, #52]	@ (80078e8 <std+0x68>)
 80078b4:	6224      	str	r4, [r4, #32]
 80078b6:	429c      	cmp	r4, r3
 80078b8:	d006      	beq.n	80078c8 <std+0x48>
 80078ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80078be:	4294      	cmp	r4, r2
 80078c0:	d002      	beq.n	80078c8 <std+0x48>
 80078c2:	33d0      	adds	r3, #208	@ 0xd0
 80078c4:	429c      	cmp	r4, r3
 80078c6:	d105      	bne.n	80078d4 <std+0x54>
 80078c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80078cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078d0:	f000 ba46 	b.w	8007d60 <__retarget_lock_init_recursive>
 80078d4:	bd10      	pop	{r4, pc}
 80078d6:	bf00      	nop
 80078d8:	08007ac1 	.word	0x08007ac1
 80078dc:	08007ae3 	.word	0x08007ae3
 80078e0:	08007b1b 	.word	0x08007b1b
 80078e4:	08007b3f 	.word	0x08007b3f
 80078e8:	200008a0 	.word	0x200008a0

080078ec <stdio_exit_handler>:
 80078ec:	4a02      	ldr	r2, [pc, #8]	@ (80078f8 <stdio_exit_handler+0xc>)
 80078ee:	4903      	ldr	r1, [pc, #12]	@ (80078fc <stdio_exit_handler+0x10>)
 80078f0:	4803      	ldr	r0, [pc, #12]	@ (8007900 <stdio_exit_handler+0x14>)
 80078f2:	f000 b869 	b.w	80079c8 <_fwalk_sglue>
 80078f6:	bf00      	nop
 80078f8:	2000000c 	.word	0x2000000c
 80078fc:	0800807d 	.word	0x0800807d
 8007900:	2000001c 	.word	0x2000001c

08007904 <cleanup_stdio>:
 8007904:	6841      	ldr	r1, [r0, #4]
 8007906:	4b0c      	ldr	r3, [pc, #48]	@ (8007938 <cleanup_stdio+0x34>)
 8007908:	4299      	cmp	r1, r3
 800790a:	b510      	push	{r4, lr}
 800790c:	4604      	mov	r4, r0
 800790e:	d001      	beq.n	8007914 <cleanup_stdio+0x10>
 8007910:	f000 fbb4 	bl	800807c <_fflush_r>
 8007914:	68a1      	ldr	r1, [r4, #8]
 8007916:	4b09      	ldr	r3, [pc, #36]	@ (800793c <cleanup_stdio+0x38>)
 8007918:	4299      	cmp	r1, r3
 800791a:	d002      	beq.n	8007922 <cleanup_stdio+0x1e>
 800791c:	4620      	mov	r0, r4
 800791e:	f000 fbad 	bl	800807c <_fflush_r>
 8007922:	68e1      	ldr	r1, [r4, #12]
 8007924:	4b06      	ldr	r3, [pc, #24]	@ (8007940 <cleanup_stdio+0x3c>)
 8007926:	4299      	cmp	r1, r3
 8007928:	d004      	beq.n	8007934 <cleanup_stdio+0x30>
 800792a:	4620      	mov	r0, r4
 800792c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007930:	f000 bba4 	b.w	800807c <_fflush_r>
 8007934:	bd10      	pop	{r4, pc}
 8007936:	bf00      	nop
 8007938:	200008a0 	.word	0x200008a0
 800793c:	20000908 	.word	0x20000908
 8007940:	20000970 	.word	0x20000970

08007944 <global_stdio_init.part.0>:
 8007944:	b510      	push	{r4, lr}
 8007946:	4b0b      	ldr	r3, [pc, #44]	@ (8007974 <global_stdio_init.part.0+0x30>)
 8007948:	4c0b      	ldr	r4, [pc, #44]	@ (8007978 <global_stdio_init.part.0+0x34>)
 800794a:	4a0c      	ldr	r2, [pc, #48]	@ (800797c <global_stdio_init.part.0+0x38>)
 800794c:	601a      	str	r2, [r3, #0]
 800794e:	4620      	mov	r0, r4
 8007950:	2200      	movs	r2, #0
 8007952:	2104      	movs	r1, #4
 8007954:	f7ff ff94 	bl	8007880 <std>
 8007958:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800795c:	2201      	movs	r2, #1
 800795e:	2109      	movs	r1, #9
 8007960:	f7ff ff8e 	bl	8007880 <std>
 8007964:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007968:	2202      	movs	r2, #2
 800796a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800796e:	2112      	movs	r1, #18
 8007970:	f7ff bf86 	b.w	8007880 <std>
 8007974:	200009d8 	.word	0x200009d8
 8007978:	200008a0 	.word	0x200008a0
 800797c:	080078ed 	.word	0x080078ed

08007980 <__sfp_lock_acquire>:
 8007980:	4801      	ldr	r0, [pc, #4]	@ (8007988 <__sfp_lock_acquire+0x8>)
 8007982:	f000 b9ee 	b.w	8007d62 <__retarget_lock_acquire_recursive>
 8007986:	bf00      	nop
 8007988:	200009e1 	.word	0x200009e1

0800798c <__sfp_lock_release>:
 800798c:	4801      	ldr	r0, [pc, #4]	@ (8007994 <__sfp_lock_release+0x8>)
 800798e:	f000 b9e9 	b.w	8007d64 <__retarget_lock_release_recursive>
 8007992:	bf00      	nop
 8007994:	200009e1 	.word	0x200009e1

08007998 <__sinit>:
 8007998:	b510      	push	{r4, lr}
 800799a:	4604      	mov	r4, r0
 800799c:	f7ff fff0 	bl	8007980 <__sfp_lock_acquire>
 80079a0:	6a23      	ldr	r3, [r4, #32]
 80079a2:	b11b      	cbz	r3, 80079ac <__sinit+0x14>
 80079a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079a8:	f7ff bff0 	b.w	800798c <__sfp_lock_release>
 80079ac:	4b04      	ldr	r3, [pc, #16]	@ (80079c0 <__sinit+0x28>)
 80079ae:	6223      	str	r3, [r4, #32]
 80079b0:	4b04      	ldr	r3, [pc, #16]	@ (80079c4 <__sinit+0x2c>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d1f5      	bne.n	80079a4 <__sinit+0xc>
 80079b8:	f7ff ffc4 	bl	8007944 <global_stdio_init.part.0>
 80079bc:	e7f2      	b.n	80079a4 <__sinit+0xc>
 80079be:	bf00      	nop
 80079c0:	08007905 	.word	0x08007905
 80079c4:	200009d8 	.word	0x200009d8

080079c8 <_fwalk_sglue>:
 80079c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079cc:	4607      	mov	r7, r0
 80079ce:	4688      	mov	r8, r1
 80079d0:	4614      	mov	r4, r2
 80079d2:	2600      	movs	r6, #0
 80079d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079d8:	f1b9 0901 	subs.w	r9, r9, #1
 80079dc:	d505      	bpl.n	80079ea <_fwalk_sglue+0x22>
 80079de:	6824      	ldr	r4, [r4, #0]
 80079e0:	2c00      	cmp	r4, #0
 80079e2:	d1f7      	bne.n	80079d4 <_fwalk_sglue+0xc>
 80079e4:	4630      	mov	r0, r6
 80079e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ea:	89ab      	ldrh	r3, [r5, #12]
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d907      	bls.n	8007a00 <_fwalk_sglue+0x38>
 80079f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079f4:	3301      	adds	r3, #1
 80079f6:	d003      	beq.n	8007a00 <_fwalk_sglue+0x38>
 80079f8:	4629      	mov	r1, r5
 80079fa:	4638      	mov	r0, r7
 80079fc:	47c0      	blx	r8
 80079fe:	4306      	orrs	r6, r0
 8007a00:	3568      	adds	r5, #104	@ 0x68
 8007a02:	e7e9      	b.n	80079d8 <_fwalk_sglue+0x10>

08007a04 <_puts_r>:
 8007a04:	6a03      	ldr	r3, [r0, #32]
 8007a06:	b570      	push	{r4, r5, r6, lr}
 8007a08:	6884      	ldr	r4, [r0, #8]
 8007a0a:	4605      	mov	r5, r0
 8007a0c:	460e      	mov	r6, r1
 8007a0e:	b90b      	cbnz	r3, 8007a14 <_puts_r+0x10>
 8007a10:	f7ff ffc2 	bl	8007998 <__sinit>
 8007a14:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a16:	07db      	lsls	r3, r3, #31
 8007a18:	d405      	bmi.n	8007a26 <_puts_r+0x22>
 8007a1a:	89a3      	ldrh	r3, [r4, #12]
 8007a1c:	0598      	lsls	r0, r3, #22
 8007a1e:	d402      	bmi.n	8007a26 <_puts_r+0x22>
 8007a20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a22:	f000 f99e 	bl	8007d62 <__retarget_lock_acquire_recursive>
 8007a26:	89a3      	ldrh	r3, [r4, #12]
 8007a28:	0719      	lsls	r1, r3, #28
 8007a2a:	d502      	bpl.n	8007a32 <_puts_r+0x2e>
 8007a2c:	6923      	ldr	r3, [r4, #16]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d135      	bne.n	8007a9e <_puts_r+0x9a>
 8007a32:	4621      	mov	r1, r4
 8007a34:	4628      	mov	r0, r5
 8007a36:	f000 f8c5 	bl	8007bc4 <__swsetup_r>
 8007a3a:	b380      	cbz	r0, 8007a9e <_puts_r+0x9a>
 8007a3c:	f04f 35ff 	mov.w	r5, #4294967295
 8007a40:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a42:	07da      	lsls	r2, r3, #31
 8007a44:	d405      	bmi.n	8007a52 <_puts_r+0x4e>
 8007a46:	89a3      	ldrh	r3, [r4, #12]
 8007a48:	059b      	lsls	r3, r3, #22
 8007a4a:	d402      	bmi.n	8007a52 <_puts_r+0x4e>
 8007a4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a4e:	f000 f989 	bl	8007d64 <__retarget_lock_release_recursive>
 8007a52:	4628      	mov	r0, r5
 8007a54:	bd70      	pop	{r4, r5, r6, pc}
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	da04      	bge.n	8007a64 <_puts_r+0x60>
 8007a5a:	69a2      	ldr	r2, [r4, #24]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	dc17      	bgt.n	8007a90 <_puts_r+0x8c>
 8007a60:	290a      	cmp	r1, #10
 8007a62:	d015      	beq.n	8007a90 <_puts_r+0x8c>
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	1c5a      	adds	r2, r3, #1
 8007a68:	6022      	str	r2, [r4, #0]
 8007a6a:	7019      	strb	r1, [r3, #0]
 8007a6c:	68a3      	ldr	r3, [r4, #8]
 8007a6e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007a72:	3b01      	subs	r3, #1
 8007a74:	60a3      	str	r3, [r4, #8]
 8007a76:	2900      	cmp	r1, #0
 8007a78:	d1ed      	bne.n	8007a56 <_puts_r+0x52>
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	da11      	bge.n	8007aa2 <_puts_r+0x9e>
 8007a7e:	4622      	mov	r2, r4
 8007a80:	210a      	movs	r1, #10
 8007a82:	4628      	mov	r0, r5
 8007a84:	f000 f85f 	bl	8007b46 <__swbuf_r>
 8007a88:	3001      	adds	r0, #1
 8007a8a:	d0d7      	beq.n	8007a3c <_puts_r+0x38>
 8007a8c:	250a      	movs	r5, #10
 8007a8e:	e7d7      	b.n	8007a40 <_puts_r+0x3c>
 8007a90:	4622      	mov	r2, r4
 8007a92:	4628      	mov	r0, r5
 8007a94:	f000 f857 	bl	8007b46 <__swbuf_r>
 8007a98:	3001      	adds	r0, #1
 8007a9a:	d1e7      	bne.n	8007a6c <_puts_r+0x68>
 8007a9c:	e7ce      	b.n	8007a3c <_puts_r+0x38>
 8007a9e:	3e01      	subs	r6, #1
 8007aa0:	e7e4      	b.n	8007a6c <_puts_r+0x68>
 8007aa2:	6823      	ldr	r3, [r4, #0]
 8007aa4:	1c5a      	adds	r2, r3, #1
 8007aa6:	6022      	str	r2, [r4, #0]
 8007aa8:	220a      	movs	r2, #10
 8007aaa:	701a      	strb	r2, [r3, #0]
 8007aac:	e7ee      	b.n	8007a8c <_puts_r+0x88>
	...

08007ab0 <puts>:
 8007ab0:	4b02      	ldr	r3, [pc, #8]	@ (8007abc <puts+0xc>)
 8007ab2:	4601      	mov	r1, r0
 8007ab4:	6818      	ldr	r0, [r3, #0]
 8007ab6:	f7ff bfa5 	b.w	8007a04 <_puts_r>
 8007aba:	bf00      	nop
 8007abc:	20000018 	.word	0x20000018

08007ac0 <__sread>:
 8007ac0:	b510      	push	{r4, lr}
 8007ac2:	460c      	mov	r4, r1
 8007ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac8:	f000 f8fc 	bl	8007cc4 <_read_r>
 8007acc:	2800      	cmp	r0, #0
 8007ace:	bfab      	itete	ge
 8007ad0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8007ad4:	181b      	addge	r3, r3, r0
 8007ad6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007ada:	bfac      	ite	ge
 8007adc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ade:	81a3      	strhlt	r3, [r4, #12]
 8007ae0:	bd10      	pop	{r4, pc}

08007ae2 <__swrite>:
 8007ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae6:	461f      	mov	r7, r3
 8007ae8:	898b      	ldrh	r3, [r1, #12]
 8007aea:	05db      	lsls	r3, r3, #23
 8007aec:	4605      	mov	r5, r0
 8007aee:	460c      	mov	r4, r1
 8007af0:	4616      	mov	r6, r2
 8007af2:	d505      	bpl.n	8007b00 <__swrite+0x1e>
 8007af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af8:	2302      	movs	r3, #2
 8007afa:	2200      	movs	r2, #0
 8007afc:	f000 f8d0 	bl	8007ca0 <_lseek_r>
 8007b00:	89a3      	ldrh	r3, [r4, #12]
 8007b02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b0a:	81a3      	strh	r3, [r4, #12]
 8007b0c:	4632      	mov	r2, r6
 8007b0e:	463b      	mov	r3, r7
 8007b10:	4628      	mov	r0, r5
 8007b12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b16:	f000 b8e7 	b.w	8007ce8 <_write_r>

08007b1a <__sseek>:
 8007b1a:	b510      	push	{r4, lr}
 8007b1c:	460c      	mov	r4, r1
 8007b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b22:	f000 f8bd 	bl	8007ca0 <_lseek_r>
 8007b26:	1c43      	adds	r3, r0, #1
 8007b28:	89a3      	ldrh	r3, [r4, #12]
 8007b2a:	bf15      	itete	ne
 8007b2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b36:	81a3      	strheq	r3, [r4, #12]
 8007b38:	bf18      	it	ne
 8007b3a:	81a3      	strhne	r3, [r4, #12]
 8007b3c:	bd10      	pop	{r4, pc}

08007b3e <__sclose>:
 8007b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b42:	f000 b89d 	b.w	8007c80 <_close_r>

08007b46 <__swbuf_r>:
 8007b46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b48:	460e      	mov	r6, r1
 8007b4a:	4614      	mov	r4, r2
 8007b4c:	4605      	mov	r5, r0
 8007b4e:	b118      	cbz	r0, 8007b58 <__swbuf_r+0x12>
 8007b50:	6a03      	ldr	r3, [r0, #32]
 8007b52:	b90b      	cbnz	r3, 8007b58 <__swbuf_r+0x12>
 8007b54:	f7ff ff20 	bl	8007998 <__sinit>
 8007b58:	69a3      	ldr	r3, [r4, #24]
 8007b5a:	60a3      	str	r3, [r4, #8]
 8007b5c:	89a3      	ldrh	r3, [r4, #12]
 8007b5e:	071a      	lsls	r2, r3, #28
 8007b60:	d501      	bpl.n	8007b66 <__swbuf_r+0x20>
 8007b62:	6923      	ldr	r3, [r4, #16]
 8007b64:	b943      	cbnz	r3, 8007b78 <__swbuf_r+0x32>
 8007b66:	4621      	mov	r1, r4
 8007b68:	4628      	mov	r0, r5
 8007b6a:	f000 f82b 	bl	8007bc4 <__swsetup_r>
 8007b6e:	b118      	cbz	r0, 8007b78 <__swbuf_r+0x32>
 8007b70:	f04f 37ff 	mov.w	r7, #4294967295
 8007b74:	4638      	mov	r0, r7
 8007b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b78:	6823      	ldr	r3, [r4, #0]
 8007b7a:	6922      	ldr	r2, [r4, #16]
 8007b7c:	1a98      	subs	r0, r3, r2
 8007b7e:	6963      	ldr	r3, [r4, #20]
 8007b80:	b2f6      	uxtb	r6, r6
 8007b82:	4283      	cmp	r3, r0
 8007b84:	4637      	mov	r7, r6
 8007b86:	dc05      	bgt.n	8007b94 <__swbuf_r+0x4e>
 8007b88:	4621      	mov	r1, r4
 8007b8a:	4628      	mov	r0, r5
 8007b8c:	f000 fa76 	bl	800807c <_fflush_r>
 8007b90:	2800      	cmp	r0, #0
 8007b92:	d1ed      	bne.n	8007b70 <__swbuf_r+0x2a>
 8007b94:	68a3      	ldr	r3, [r4, #8]
 8007b96:	3b01      	subs	r3, #1
 8007b98:	60a3      	str	r3, [r4, #8]
 8007b9a:	6823      	ldr	r3, [r4, #0]
 8007b9c:	1c5a      	adds	r2, r3, #1
 8007b9e:	6022      	str	r2, [r4, #0]
 8007ba0:	701e      	strb	r6, [r3, #0]
 8007ba2:	6962      	ldr	r2, [r4, #20]
 8007ba4:	1c43      	adds	r3, r0, #1
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d004      	beq.n	8007bb4 <__swbuf_r+0x6e>
 8007baa:	89a3      	ldrh	r3, [r4, #12]
 8007bac:	07db      	lsls	r3, r3, #31
 8007bae:	d5e1      	bpl.n	8007b74 <__swbuf_r+0x2e>
 8007bb0:	2e0a      	cmp	r6, #10
 8007bb2:	d1df      	bne.n	8007b74 <__swbuf_r+0x2e>
 8007bb4:	4621      	mov	r1, r4
 8007bb6:	4628      	mov	r0, r5
 8007bb8:	f000 fa60 	bl	800807c <_fflush_r>
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	d0d9      	beq.n	8007b74 <__swbuf_r+0x2e>
 8007bc0:	e7d6      	b.n	8007b70 <__swbuf_r+0x2a>
	...

08007bc4 <__swsetup_r>:
 8007bc4:	b538      	push	{r3, r4, r5, lr}
 8007bc6:	4b29      	ldr	r3, [pc, #164]	@ (8007c6c <__swsetup_r+0xa8>)
 8007bc8:	4605      	mov	r5, r0
 8007bca:	6818      	ldr	r0, [r3, #0]
 8007bcc:	460c      	mov	r4, r1
 8007bce:	b118      	cbz	r0, 8007bd8 <__swsetup_r+0x14>
 8007bd0:	6a03      	ldr	r3, [r0, #32]
 8007bd2:	b90b      	cbnz	r3, 8007bd8 <__swsetup_r+0x14>
 8007bd4:	f7ff fee0 	bl	8007998 <__sinit>
 8007bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bdc:	0719      	lsls	r1, r3, #28
 8007bde:	d422      	bmi.n	8007c26 <__swsetup_r+0x62>
 8007be0:	06da      	lsls	r2, r3, #27
 8007be2:	d407      	bmi.n	8007bf4 <__swsetup_r+0x30>
 8007be4:	2209      	movs	r2, #9
 8007be6:	602a      	str	r2, [r5, #0]
 8007be8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bec:	81a3      	strh	r3, [r4, #12]
 8007bee:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf2:	e033      	b.n	8007c5c <__swsetup_r+0x98>
 8007bf4:	0758      	lsls	r0, r3, #29
 8007bf6:	d512      	bpl.n	8007c1e <__swsetup_r+0x5a>
 8007bf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bfa:	b141      	cbz	r1, 8007c0e <__swsetup_r+0x4a>
 8007bfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c00:	4299      	cmp	r1, r3
 8007c02:	d002      	beq.n	8007c0a <__swsetup_r+0x46>
 8007c04:	4628      	mov	r0, r5
 8007c06:	f000 f8bd 	bl	8007d84 <_free_r>
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c0e:	89a3      	ldrh	r3, [r4, #12]
 8007c10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007c14:	81a3      	strh	r3, [r4, #12]
 8007c16:	2300      	movs	r3, #0
 8007c18:	6063      	str	r3, [r4, #4]
 8007c1a:	6923      	ldr	r3, [r4, #16]
 8007c1c:	6023      	str	r3, [r4, #0]
 8007c1e:	89a3      	ldrh	r3, [r4, #12]
 8007c20:	f043 0308 	orr.w	r3, r3, #8
 8007c24:	81a3      	strh	r3, [r4, #12]
 8007c26:	6923      	ldr	r3, [r4, #16]
 8007c28:	b94b      	cbnz	r3, 8007c3e <__swsetup_r+0x7a>
 8007c2a:	89a3      	ldrh	r3, [r4, #12]
 8007c2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007c30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c34:	d003      	beq.n	8007c3e <__swsetup_r+0x7a>
 8007c36:	4621      	mov	r1, r4
 8007c38:	4628      	mov	r0, r5
 8007c3a:	f000 fa6d 	bl	8008118 <__smakebuf_r>
 8007c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c42:	f013 0201 	ands.w	r2, r3, #1
 8007c46:	d00a      	beq.n	8007c5e <__swsetup_r+0x9a>
 8007c48:	2200      	movs	r2, #0
 8007c4a:	60a2      	str	r2, [r4, #8]
 8007c4c:	6962      	ldr	r2, [r4, #20]
 8007c4e:	4252      	negs	r2, r2
 8007c50:	61a2      	str	r2, [r4, #24]
 8007c52:	6922      	ldr	r2, [r4, #16]
 8007c54:	b942      	cbnz	r2, 8007c68 <__swsetup_r+0xa4>
 8007c56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007c5a:	d1c5      	bne.n	8007be8 <__swsetup_r+0x24>
 8007c5c:	bd38      	pop	{r3, r4, r5, pc}
 8007c5e:	0799      	lsls	r1, r3, #30
 8007c60:	bf58      	it	pl
 8007c62:	6962      	ldrpl	r2, [r4, #20]
 8007c64:	60a2      	str	r2, [r4, #8]
 8007c66:	e7f4      	b.n	8007c52 <__swsetup_r+0x8e>
 8007c68:	2000      	movs	r0, #0
 8007c6a:	e7f7      	b.n	8007c5c <__swsetup_r+0x98>
 8007c6c:	20000018 	.word	0x20000018

08007c70 <memset>:
 8007c70:	4402      	add	r2, r0
 8007c72:	4603      	mov	r3, r0
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d100      	bne.n	8007c7a <memset+0xa>
 8007c78:	4770      	bx	lr
 8007c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8007c7e:	e7f9      	b.n	8007c74 <memset+0x4>

08007c80 <_close_r>:
 8007c80:	b538      	push	{r3, r4, r5, lr}
 8007c82:	4d06      	ldr	r5, [pc, #24]	@ (8007c9c <_close_r+0x1c>)
 8007c84:	2300      	movs	r3, #0
 8007c86:	4604      	mov	r4, r0
 8007c88:	4608      	mov	r0, r1
 8007c8a:	602b      	str	r3, [r5, #0]
 8007c8c:	f7fb faf7 	bl	800327e <_close>
 8007c90:	1c43      	adds	r3, r0, #1
 8007c92:	d102      	bne.n	8007c9a <_close_r+0x1a>
 8007c94:	682b      	ldr	r3, [r5, #0]
 8007c96:	b103      	cbz	r3, 8007c9a <_close_r+0x1a>
 8007c98:	6023      	str	r3, [r4, #0]
 8007c9a:	bd38      	pop	{r3, r4, r5, pc}
 8007c9c:	200009dc 	.word	0x200009dc

08007ca0 <_lseek_r>:
 8007ca0:	b538      	push	{r3, r4, r5, lr}
 8007ca2:	4d07      	ldr	r5, [pc, #28]	@ (8007cc0 <_lseek_r+0x20>)
 8007ca4:	4604      	mov	r4, r0
 8007ca6:	4608      	mov	r0, r1
 8007ca8:	4611      	mov	r1, r2
 8007caa:	2200      	movs	r2, #0
 8007cac:	602a      	str	r2, [r5, #0]
 8007cae:	461a      	mov	r2, r3
 8007cb0:	f7fb fb0c 	bl	80032cc <_lseek>
 8007cb4:	1c43      	adds	r3, r0, #1
 8007cb6:	d102      	bne.n	8007cbe <_lseek_r+0x1e>
 8007cb8:	682b      	ldr	r3, [r5, #0]
 8007cba:	b103      	cbz	r3, 8007cbe <_lseek_r+0x1e>
 8007cbc:	6023      	str	r3, [r4, #0]
 8007cbe:	bd38      	pop	{r3, r4, r5, pc}
 8007cc0:	200009dc 	.word	0x200009dc

08007cc4 <_read_r>:
 8007cc4:	b538      	push	{r3, r4, r5, lr}
 8007cc6:	4d07      	ldr	r5, [pc, #28]	@ (8007ce4 <_read_r+0x20>)
 8007cc8:	4604      	mov	r4, r0
 8007cca:	4608      	mov	r0, r1
 8007ccc:	4611      	mov	r1, r2
 8007cce:	2200      	movs	r2, #0
 8007cd0:	602a      	str	r2, [r5, #0]
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	f7fb fa9a 	bl	800320c <_read>
 8007cd8:	1c43      	adds	r3, r0, #1
 8007cda:	d102      	bne.n	8007ce2 <_read_r+0x1e>
 8007cdc:	682b      	ldr	r3, [r5, #0]
 8007cde:	b103      	cbz	r3, 8007ce2 <_read_r+0x1e>
 8007ce0:	6023      	str	r3, [r4, #0]
 8007ce2:	bd38      	pop	{r3, r4, r5, pc}
 8007ce4:	200009dc 	.word	0x200009dc

08007ce8 <_write_r>:
 8007ce8:	b538      	push	{r3, r4, r5, lr}
 8007cea:	4d07      	ldr	r5, [pc, #28]	@ (8007d08 <_write_r+0x20>)
 8007cec:	4604      	mov	r4, r0
 8007cee:	4608      	mov	r0, r1
 8007cf0:	4611      	mov	r1, r2
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	602a      	str	r2, [r5, #0]
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	f7fb faa5 	bl	8003246 <_write>
 8007cfc:	1c43      	adds	r3, r0, #1
 8007cfe:	d102      	bne.n	8007d06 <_write_r+0x1e>
 8007d00:	682b      	ldr	r3, [r5, #0]
 8007d02:	b103      	cbz	r3, 8007d06 <_write_r+0x1e>
 8007d04:	6023      	str	r3, [r4, #0]
 8007d06:	bd38      	pop	{r3, r4, r5, pc}
 8007d08:	200009dc 	.word	0x200009dc

08007d0c <__errno>:
 8007d0c:	4b01      	ldr	r3, [pc, #4]	@ (8007d14 <__errno+0x8>)
 8007d0e:	6818      	ldr	r0, [r3, #0]
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop
 8007d14:	20000018 	.word	0x20000018

08007d18 <__libc_init_array>:
 8007d18:	b570      	push	{r4, r5, r6, lr}
 8007d1a:	4d0d      	ldr	r5, [pc, #52]	@ (8007d50 <__libc_init_array+0x38>)
 8007d1c:	4c0d      	ldr	r4, [pc, #52]	@ (8007d54 <__libc_init_array+0x3c>)
 8007d1e:	1b64      	subs	r4, r4, r5
 8007d20:	10a4      	asrs	r4, r4, #2
 8007d22:	2600      	movs	r6, #0
 8007d24:	42a6      	cmp	r6, r4
 8007d26:	d109      	bne.n	8007d3c <__libc_init_array+0x24>
 8007d28:	4d0b      	ldr	r5, [pc, #44]	@ (8007d58 <__libc_init_array+0x40>)
 8007d2a:	4c0c      	ldr	r4, [pc, #48]	@ (8007d5c <__libc_init_array+0x44>)
 8007d2c:	f000 fa62 	bl	80081f4 <_init>
 8007d30:	1b64      	subs	r4, r4, r5
 8007d32:	10a4      	asrs	r4, r4, #2
 8007d34:	2600      	movs	r6, #0
 8007d36:	42a6      	cmp	r6, r4
 8007d38:	d105      	bne.n	8007d46 <__libc_init_array+0x2e>
 8007d3a:	bd70      	pop	{r4, r5, r6, pc}
 8007d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d40:	4798      	blx	r3
 8007d42:	3601      	adds	r6, #1
 8007d44:	e7ee      	b.n	8007d24 <__libc_init_array+0xc>
 8007d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d4a:	4798      	blx	r3
 8007d4c:	3601      	adds	r6, #1
 8007d4e:	e7f2      	b.n	8007d36 <__libc_init_array+0x1e>
 8007d50:	080089ec 	.word	0x080089ec
 8007d54:	080089ec 	.word	0x080089ec
 8007d58:	080089ec 	.word	0x080089ec
 8007d5c:	080089f4 	.word	0x080089f4

08007d60 <__retarget_lock_init_recursive>:
 8007d60:	4770      	bx	lr

08007d62 <__retarget_lock_acquire_recursive>:
 8007d62:	4770      	bx	lr

08007d64 <__retarget_lock_release_recursive>:
 8007d64:	4770      	bx	lr

08007d66 <memcpy>:
 8007d66:	440a      	add	r2, r1
 8007d68:	4291      	cmp	r1, r2
 8007d6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d6e:	d100      	bne.n	8007d72 <memcpy+0xc>
 8007d70:	4770      	bx	lr
 8007d72:	b510      	push	{r4, lr}
 8007d74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d7c:	4291      	cmp	r1, r2
 8007d7e:	d1f9      	bne.n	8007d74 <memcpy+0xe>
 8007d80:	bd10      	pop	{r4, pc}
	...

08007d84 <_free_r>:
 8007d84:	b538      	push	{r3, r4, r5, lr}
 8007d86:	4605      	mov	r5, r0
 8007d88:	2900      	cmp	r1, #0
 8007d8a:	d041      	beq.n	8007e10 <_free_r+0x8c>
 8007d8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d90:	1f0c      	subs	r4, r1, #4
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	bfb8      	it	lt
 8007d96:	18e4      	addlt	r4, r4, r3
 8007d98:	f000 f8e0 	bl	8007f5c <__malloc_lock>
 8007d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8007e14 <_free_r+0x90>)
 8007d9e:	6813      	ldr	r3, [r2, #0]
 8007da0:	b933      	cbnz	r3, 8007db0 <_free_r+0x2c>
 8007da2:	6063      	str	r3, [r4, #4]
 8007da4:	6014      	str	r4, [r2, #0]
 8007da6:	4628      	mov	r0, r5
 8007da8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007dac:	f000 b8dc 	b.w	8007f68 <__malloc_unlock>
 8007db0:	42a3      	cmp	r3, r4
 8007db2:	d908      	bls.n	8007dc6 <_free_r+0x42>
 8007db4:	6820      	ldr	r0, [r4, #0]
 8007db6:	1821      	adds	r1, r4, r0
 8007db8:	428b      	cmp	r3, r1
 8007dba:	bf01      	itttt	eq
 8007dbc:	6819      	ldreq	r1, [r3, #0]
 8007dbe:	685b      	ldreq	r3, [r3, #4]
 8007dc0:	1809      	addeq	r1, r1, r0
 8007dc2:	6021      	streq	r1, [r4, #0]
 8007dc4:	e7ed      	b.n	8007da2 <_free_r+0x1e>
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	b10b      	cbz	r3, 8007dd0 <_free_r+0x4c>
 8007dcc:	42a3      	cmp	r3, r4
 8007dce:	d9fa      	bls.n	8007dc6 <_free_r+0x42>
 8007dd0:	6811      	ldr	r1, [r2, #0]
 8007dd2:	1850      	adds	r0, r2, r1
 8007dd4:	42a0      	cmp	r0, r4
 8007dd6:	d10b      	bne.n	8007df0 <_free_r+0x6c>
 8007dd8:	6820      	ldr	r0, [r4, #0]
 8007dda:	4401      	add	r1, r0
 8007ddc:	1850      	adds	r0, r2, r1
 8007dde:	4283      	cmp	r3, r0
 8007de0:	6011      	str	r1, [r2, #0]
 8007de2:	d1e0      	bne.n	8007da6 <_free_r+0x22>
 8007de4:	6818      	ldr	r0, [r3, #0]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	6053      	str	r3, [r2, #4]
 8007dea:	4408      	add	r0, r1
 8007dec:	6010      	str	r0, [r2, #0]
 8007dee:	e7da      	b.n	8007da6 <_free_r+0x22>
 8007df0:	d902      	bls.n	8007df8 <_free_r+0x74>
 8007df2:	230c      	movs	r3, #12
 8007df4:	602b      	str	r3, [r5, #0]
 8007df6:	e7d6      	b.n	8007da6 <_free_r+0x22>
 8007df8:	6820      	ldr	r0, [r4, #0]
 8007dfa:	1821      	adds	r1, r4, r0
 8007dfc:	428b      	cmp	r3, r1
 8007dfe:	bf04      	itt	eq
 8007e00:	6819      	ldreq	r1, [r3, #0]
 8007e02:	685b      	ldreq	r3, [r3, #4]
 8007e04:	6063      	str	r3, [r4, #4]
 8007e06:	bf04      	itt	eq
 8007e08:	1809      	addeq	r1, r1, r0
 8007e0a:	6021      	streq	r1, [r4, #0]
 8007e0c:	6054      	str	r4, [r2, #4]
 8007e0e:	e7ca      	b.n	8007da6 <_free_r+0x22>
 8007e10:	bd38      	pop	{r3, r4, r5, pc}
 8007e12:	bf00      	nop
 8007e14:	200009e8 	.word	0x200009e8

08007e18 <sbrk_aligned>:
 8007e18:	b570      	push	{r4, r5, r6, lr}
 8007e1a:	4e0f      	ldr	r6, [pc, #60]	@ (8007e58 <sbrk_aligned+0x40>)
 8007e1c:	460c      	mov	r4, r1
 8007e1e:	6831      	ldr	r1, [r6, #0]
 8007e20:	4605      	mov	r5, r0
 8007e22:	b911      	cbnz	r1, 8007e2a <sbrk_aligned+0x12>
 8007e24:	f000 f9d6 	bl	80081d4 <_sbrk_r>
 8007e28:	6030      	str	r0, [r6, #0]
 8007e2a:	4621      	mov	r1, r4
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	f000 f9d1 	bl	80081d4 <_sbrk_r>
 8007e32:	1c43      	adds	r3, r0, #1
 8007e34:	d103      	bne.n	8007e3e <sbrk_aligned+0x26>
 8007e36:	f04f 34ff 	mov.w	r4, #4294967295
 8007e3a:	4620      	mov	r0, r4
 8007e3c:	bd70      	pop	{r4, r5, r6, pc}
 8007e3e:	1cc4      	adds	r4, r0, #3
 8007e40:	f024 0403 	bic.w	r4, r4, #3
 8007e44:	42a0      	cmp	r0, r4
 8007e46:	d0f8      	beq.n	8007e3a <sbrk_aligned+0x22>
 8007e48:	1a21      	subs	r1, r4, r0
 8007e4a:	4628      	mov	r0, r5
 8007e4c:	f000 f9c2 	bl	80081d4 <_sbrk_r>
 8007e50:	3001      	adds	r0, #1
 8007e52:	d1f2      	bne.n	8007e3a <sbrk_aligned+0x22>
 8007e54:	e7ef      	b.n	8007e36 <sbrk_aligned+0x1e>
 8007e56:	bf00      	nop
 8007e58:	200009e4 	.word	0x200009e4

08007e5c <_malloc_r>:
 8007e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e60:	1ccd      	adds	r5, r1, #3
 8007e62:	f025 0503 	bic.w	r5, r5, #3
 8007e66:	3508      	adds	r5, #8
 8007e68:	2d0c      	cmp	r5, #12
 8007e6a:	bf38      	it	cc
 8007e6c:	250c      	movcc	r5, #12
 8007e6e:	2d00      	cmp	r5, #0
 8007e70:	4606      	mov	r6, r0
 8007e72:	db01      	blt.n	8007e78 <_malloc_r+0x1c>
 8007e74:	42a9      	cmp	r1, r5
 8007e76:	d904      	bls.n	8007e82 <_malloc_r+0x26>
 8007e78:	230c      	movs	r3, #12
 8007e7a:	6033      	str	r3, [r6, #0]
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f58 <_malloc_r+0xfc>
 8007e86:	f000 f869 	bl	8007f5c <__malloc_lock>
 8007e8a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e8e:	461c      	mov	r4, r3
 8007e90:	bb44      	cbnz	r4, 8007ee4 <_malloc_r+0x88>
 8007e92:	4629      	mov	r1, r5
 8007e94:	4630      	mov	r0, r6
 8007e96:	f7ff ffbf 	bl	8007e18 <sbrk_aligned>
 8007e9a:	1c43      	adds	r3, r0, #1
 8007e9c:	4604      	mov	r4, r0
 8007e9e:	d158      	bne.n	8007f52 <_malloc_r+0xf6>
 8007ea0:	f8d8 4000 	ldr.w	r4, [r8]
 8007ea4:	4627      	mov	r7, r4
 8007ea6:	2f00      	cmp	r7, #0
 8007ea8:	d143      	bne.n	8007f32 <_malloc_r+0xd6>
 8007eaa:	2c00      	cmp	r4, #0
 8007eac:	d04b      	beq.n	8007f46 <_malloc_r+0xea>
 8007eae:	6823      	ldr	r3, [r4, #0]
 8007eb0:	4639      	mov	r1, r7
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	eb04 0903 	add.w	r9, r4, r3
 8007eb8:	f000 f98c 	bl	80081d4 <_sbrk_r>
 8007ebc:	4581      	cmp	r9, r0
 8007ebe:	d142      	bne.n	8007f46 <_malloc_r+0xea>
 8007ec0:	6821      	ldr	r1, [r4, #0]
 8007ec2:	1a6d      	subs	r5, r5, r1
 8007ec4:	4629      	mov	r1, r5
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	f7ff ffa6 	bl	8007e18 <sbrk_aligned>
 8007ecc:	3001      	adds	r0, #1
 8007ece:	d03a      	beq.n	8007f46 <_malloc_r+0xea>
 8007ed0:	6823      	ldr	r3, [r4, #0]
 8007ed2:	442b      	add	r3, r5
 8007ed4:	6023      	str	r3, [r4, #0]
 8007ed6:	f8d8 3000 	ldr.w	r3, [r8]
 8007eda:	685a      	ldr	r2, [r3, #4]
 8007edc:	bb62      	cbnz	r2, 8007f38 <_malloc_r+0xdc>
 8007ede:	f8c8 7000 	str.w	r7, [r8]
 8007ee2:	e00f      	b.n	8007f04 <_malloc_r+0xa8>
 8007ee4:	6822      	ldr	r2, [r4, #0]
 8007ee6:	1b52      	subs	r2, r2, r5
 8007ee8:	d420      	bmi.n	8007f2c <_malloc_r+0xd0>
 8007eea:	2a0b      	cmp	r2, #11
 8007eec:	d917      	bls.n	8007f1e <_malloc_r+0xc2>
 8007eee:	1961      	adds	r1, r4, r5
 8007ef0:	42a3      	cmp	r3, r4
 8007ef2:	6025      	str	r5, [r4, #0]
 8007ef4:	bf18      	it	ne
 8007ef6:	6059      	strne	r1, [r3, #4]
 8007ef8:	6863      	ldr	r3, [r4, #4]
 8007efa:	bf08      	it	eq
 8007efc:	f8c8 1000 	streq.w	r1, [r8]
 8007f00:	5162      	str	r2, [r4, r5]
 8007f02:	604b      	str	r3, [r1, #4]
 8007f04:	4630      	mov	r0, r6
 8007f06:	f000 f82f 	bl	8007f68 <__malloc_unlock>
 8007f0a:	f104 000b 	add.w	r0, r4, #11
 8007f0e:	1d23      	adds	r3, r4, #4
 8007f10:	f020 0007 	bic.w	r0, r0, #7
 8007f14:	1ac2      	subs	r2, r0, r3
 8007f16:	bf1c      	itt	ne
 8007f18:	1a1b      	subne	r3, r3, r0
 8007f1a:	50a3      	strne	r3, [r4, r2]
 8007f1c:	e7af      	b.n	8007e7e <_malloc_r+0x22>
 8007f1e:	6862      	ldr	r2, [r4, #4]
 8007f20:	42a3      	cmp	r3, r4
 8007f22:	bf0c      	ite	eq
 8007f24:	f8c8 2000 	streq.w	r2, [r8]
 8007f28:	605a      	strne	r2, [r3, #4]
 8007f2a:	e7eb      	b.n	8007f04 <_malloc_r+0xa8>
 8007f2c:	4623      	mov	r3, r4
 8007f2e:	6864      	ldr	r4, [r4, #4]
 8007f30:	e7ae      	b.n	8007e90 <_malloc_r+0x34>
 8007f32:	463c      	mov	r4, r7
 8007f34:	687f      	ldr	r7, [r7, #4]
 8007f36:	e7b6      	b.n	8007ea6 <_malloc_r+0x4a>
 8007f38:	461a      	mov	r2, r3
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	42a3      	cmp	r3, r4
 8007f3e:	d1fb      	bne.n	8007f38 <_malloc_r+0xdc>
 8007f40:	2300      	movs	r3, #0
 8007f42:	6053      	str	r3, [r2, #4]
 8007f44:	e7de      	b.n	8007f04 <_malloc_r+0xa8>
 8007f46:	230c      	movs	r3, #12
 8007f48:	6033      	str	r3, [r6, #0]
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	f000 f80c 	bl	8007f68 <__malloc_unlock>
 8007f50:	e794      	b.n	8007e7c <_malloc_r+0x20>
 8007f52:	6005      	str	r5, [r0, #0]
 8007f54:	e7d6      	b.n	8007f04 <_malloc_r+0xa8>
 8007f56:	bf00      	nop
 8007f58:	200009e8 	.word	0x200009e8

08007f5c <__malloc_lock>:
 8007f5c:	4801      	ldr	r0, [pc, #4]	@ (8007f64 <__malloc_lock+0x8>)
 8007f5e:	f7ff bf00 	b.w	8007d62 <__retarget_lock_acquire_recursive>
 8007f62:	bf00      	nop
 8007f64:	200009e0 	.word	0x200009e0

08007f68 <__malloc_unlock>:
 8007f68:	4801      	ldr	r0, [pc, #4]	@ (8007f70 <__malloc_unlock+0x8>)
 8007f6a:	f7ff befb 	b.w	8007d64 <__retarget_lock_release_recursive>
 8007f6e:	bf00      	nop
 8007f70:	200009e0 	.word	0x200009e0

08007f74 <__sflush_r>:
 8007f74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f7c:	0716      	lsls	r6, r2, #28
 8007f7e:	4605      	mov	r5, r0
 8007f80:	460c      	mov	r4, r1
 8007f82:	d454      	bmi.n	800802e <__sflush_r+0xba>
 8007f84:	684b      	ldr	r3, [r1, #4]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	dc02      	bgt.n	8007f90 <__sflush_r+0x1c>
 8007f8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	dd48      	ble.n	8008022 <__sflush_r+0xae>
 8007f90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f92:	2e00      	cmp	r6, #0
 8007f94:	d045      	beq.n	8008022 <__sflush_r+0xae>
 8007f96:	2300      	movs	r3, #0
 8007f98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f9c:	682f      	ldr	r7, [r5, #0]
 8007f9e:	6a21      	ldr	r1, [r4, #32]
 8007fa0:	602b      	str	r3, [r5, #0]
 8007fa2:	d030      	beq.n	8008006 <__sflush_r+0x92>
 8007fa4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007fa6:	89a3      	ldrh	r3, [r4, #12]
 8007fa8:	0759      	lsls	r1, r3, #29
 8007faa:	d505      	bpl.n	8007fb8 <__sflush_r+0x44>
 8007fac:	6863      	ldr	r3, [r4, #4]
 8007fae:	1ad2      	subs	r2, r2, r3
 8007fb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007fb2:	b10b      	cbz	r3, 8007fb8 <__sflush_r+0x44>
 8007fb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007fb6:	1ad2      	subs	r2, r2, r3
 8007fb8:	2300      	movs	r3, #0
 8007fba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fbc:	6a21      	ldr	r1, [r4, #32]
 8007fbe:	4628      	mov	r0, r5
 8007fc0:	47b0      	blx	r6
 8007fc2:	1c43      	adds	r3, r0, #1
 8007fc4:	89a3      	ldrh	r3, [r4, #12]
 8007fc6:	d106      	bne.n	8007fd6 <__sflush_r+0x62>
 8007fc8:	6829      	ldr	r1, [r5, #0]
 8007fca:	291d      	cmp	r1, #29
 8007fcc:	d82b      	bhi.n	8008026 <__sflush_r+0xb2>
 8007fce:	4a2a      	ldr	r2, [pc, #168]	@ (8008078 <__sflush_r+0x104>)
 8007fd0:	410a      	asrs	r2, r1
 8007fd2:	07d6      	lsls	r6, r2, #31
 8007fd4:	d427      	bmi.n	8008026 <__sflush_r+0xb2>
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	6062      	str	r2, [r4, #4]
 8007fda:	04d9      	lsls	r1, r3, #19
 8007fdc:	6922      	ldr	r2, [r4, #16]
 8007fde:	6022      	str	r2, [r4, #0]
 8007fe0:	d504      	bpl.n	8007fec <__sflush_r+0x78>
 8007fe2:	1c42      	adds	r2, r0, #1
 8007fe4:	d101      	bne.n	8007fea <__sflush_r+0x76>
 8007fe6:	682b      	ldr	r3, [r5, #0]
 8007fe8:	b903      	cbnz	r3, 8007fec <__sflush_r+0x78>
 8007fea:	6560      	str	r0, [r4, #84]	@ 0x54
 8007fec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fee:	602f      	str	r7, [r5, #0]
 8007ff0:	b1b9      	cbz	r1, 8008022 <__sflush_r+0xae>
 8007ff2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ff6:	4299      	cmp	r1, r3
 8007ff8:	d002      	beq.n	8008000 <__sflush_r+0x8c>
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	f7ff fec2 	bl	8007d84 <_free_r>
 8008000:	2300      	movs	r3, #0
 8008002:	6363      	str	r3, [r4, #52]	@ 0x34
 8008004:	e00d      	b.n	8008022 <__sflush_r+0xae>
 8008006:	2301      	movs	r3, #1
 8008008:	4628      	mov	r0, r5
 800800a:	47b0      	blx	r6
 800800c:	4602      	mov	r2, r0
 800800e:	1c50      	adds	r0, r2, #1
 8008010:	d1c9      	bne.n	8007fa6 <__sflush_r+0x32>
 8008012:	682b      	ldr	r3, [r5, #0]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d0c6      	beq.n	8007fa6 <__sflush_r+0x32>
 8008018:	2b1d      	cmp	r3, #29
 800801a:	d001      	beq.n	8008020 <__sflush_r+0xac>
 800801c:	2b16      	cmp	r3, #22
 800801e:	d11e      	bne.n	800805e <__sflush_r+0xea>
 8008020:	602f      	str	r7, [r5, #0]
 8008022:	2000      	movs	r0, #0
 8008024:	e022      	b.n	800806c <__sflush_r+0xf8>
 8008026:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800802a:	b21b      	sxth	r3, r3
 800802c:	e01b      	b.n	8008066 <__sflush_r+0xf2>
 800802e:	690f      	ldr	r7, [r1, #16]
 8008030:	2f00      	cmp	r7, #0
 8008032:	d0f6      	beq.n	8008022 <__sflush_r+0xae>
 8008034:	0793      	lsls	r3, r2, #30
 8008036:	680e      	ldr	r6, [r1, #0]
 8008038:	bf08      	it	eq
 800803a:	694b      	ldreq	r3, [r1, #20]
 800803c:	600f      	str	r7, [r1, #0]
 800803e:	bf18      	it	ne
 8008040:	2300      	movne	r3, #0
 8008042:	eba6 0807 	sub.w	r8, r6, r7
 8008046:	608b      	str	r3, [r1, #8]
 8008048:	f1b8 0f00 	cmp.w	r8, #0
 800804c:	dde9      	ble.n	8008022 <__sflush_r+0xae>
 800804e:	6a21      	ldr	r1, [r4, #32]
 8008050:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008052:	4643      	mov	r3, r8
 8008054:	463a      	mov	r2, r7
 8008056:	4628      	mov	r0, r5
 8008058:	47b0      	blx	r6
 800805a:	2800      	cmp	r0, #0
 800805c:	dc08      	bgt.n	8008070 <__sflush_r+0xfc>
 800805e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008062:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008066:	81a3      	strh	r3, [r4, #12]
 8008068:	f04f 30ff 	mov.w	r0, #4294967295
 800806c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008070:	4407      	add	r7, r0
 8008072:	eba8 0800 	sub.w	r8, r8, r0
 8008076:	e7e7      	b.n	8008048 <__sflush_r+0xd4>
 8008078:	dfbffffe 	.word	0xdfbffffe

0800807c <_fflush_r>:
 800807c:	b538      	push	{r3, r4, r5, lr}
 800807e:	690b      	ldr	r3, [r1, #16]
 8008080:	4605      	mov	r5, r0
 8008082:	460c      	mov	r4, r1
 8008084:	b913      	cbnz	r3, 800808c <_fflush_r+0x10>
 8008086:	2500      	movs	r5, #0
 8008088:	4628      	mov	r0, r5
 800808a:	bd38      	pop	{r3, r4, r5, pc}
 800808c:	b118      	cbz	r0, 8008096 <_fflush_r+0x1a>
 800808e:	6a03      	ldr	r3, [r0, #32]
 8008090:	b90b      	cbnz	r3, 8008096 <_fflush_r+0x1a>
 8008092:	f7ff fc81 	bl	8007998 <__sinit>
 8008096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d0f3      	beq.n	8008086 <_fflush_r+0xa>
 800809e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80080a0:	07d0      	lsls	r0, r2, #31
 80080a2:	d404      	bmi.n	80080ae <_fflush_r+0x32>
 80080a4:	0599      	lsls	r1, r3, #22
 80080a6:	d402      	bmi.n	80080ae <_fflush_r+0x32>
 80080a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080aa:	f7ff fe5a 	bl	8007d62 <__retarget_lock_acquire_recursive>
 80080ae:	4628      	mov	r0, r5
 80080b0:	4621      	mov	r1, r4
 80080b2:	f7ff ff5f 	bl	8007f74 <__sflush_r>
 80080b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080b8:	07da      	lsls	r2, r3, #31
 80080ba:	4605      	mov	r5, r0
 80080bc:	d4e4      	bmi.n	8008088 <_fflush_r+0xc>
 80080be:	89a3      	ldrh	r3, [r4, #12]
 80080c0:	059b      	lsls	r3, r3, #22
 80080c2:	d4e1      	bmi.n	8008088 <_fflush_r+0xc>
 80080c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080c6:	f7ff fe4d 	bl	8007d64 <__retarget_lock_release_recursive>
 80080ca:	e7dd      	b.n	8008088 <_fflush_r+0xc>

080080cc <__swhatbuf_r>:
 80080cc:	b570      	push	{r4, r5, r6, lr}
 80080ce:	460c      	mov	r4, r1
 80080d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080d4:	2900      	cmp	r1, #0
 80080d6:	b096      	sub	sp, #88	@ 0x58
 80080d8:	4615      	mov	r5, r2
 80080da:	461e      	mov	r6, r3
 80080dc:	da0d      	bge.n	80080fa <__swhatbuf_r+0x2e>
 80080de:	89a3      	ldrh	r3, [r4, #12]
 80080e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80080e4:	f04f 0100 	mov.w	r1, #0
 80080e8:	bf14      	ite	ne
 80080ea:	2340      	movne	r3, #64	@ 0x40
 80080ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80080f0:	2000      	movs	r0, #0
 80080f2:	6031      	str	r1, [r6, #0]
 80080f4:	602b      	str	r3, [r5, #0]
 80080f6:	b016      	add	sp, #88	@ 0x58
 80080f8:	bd70      	pop	{r4, r5, r6, pc}
 80080fa:	466a      	mov	r2, sp
 80080fc:	f000 f848 	bl	8008190 <_fstat_r>
 8008100:	2800      	cmp	r0, #0
 8008102:	dbec      	blt.n	80080de <__swhatbuf_r+0x12>
 8008104:	9901      	ldr	r1, [sp, #4]
 8008106:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800810a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800810e:	4259      	negs	r1, r3
 8008110:	4159      	adcs	r1, r3
 8008112:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008116:	e7eb      	b.n	80080f0 <__swhatbuf_r+0x24>

08008118 <__smakebuf_r>:
 8008118:	898b      	ldrh	r3, [r1, #12]
 800811a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800811c:	079d      	lsls	r5, r3, #30
 800811e:	4606      	mov	r6, r0
 8008120:	460c      	mov	r4, r1
 8008122:	d507      	bpl.n	8008134 <__smakebuf_r+0x1c>
 8008124:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008128:	6023      	str	r3, [r4, #0]
 800812a:	6123      	str	r3, [r4, #16]
 800812c:	2301      	movs	r3, #1
 800812e:	6163      	str	r3, [r4, #20]
 8008130:	b003      	add	sp, #12
 8008132:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008134:	ab01      	add	r3, sp, #4
 8008136:	466a      	mov	r2, sp
 8008138:	f7ff ffc8 	bl	80080cc <__swhatbuf_r>
 800813c:	9f00      	ldr	r7, [sp, #0]
 800813e:	4605      	mov	r5, r0
 8008140:	4639      	mov	r1, r7
 8008142:	4630      	mov	r0, r6
 8008144:	f7ff fe8a 	bl	8007e5c <_malloc_r>
 8008148:	b948      	cbnz	r0, 800815e <__smakebuf_r+0x46>
 800814a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800814e:	059a      	lsls	r2, r3, #22
 8008150:	d4ee      	bmi.n	8008130 <__smakebuf_r+0x18>
 8008152:	f023 0303 	bic.w	r3, r3, #3
 8008156:	f043 0302 	orr.w	r3, r3, #2
 800815a:	81a3      	strh	r3, [r4, #12]
 800815c:	e7e2      	b.n	8008124 <__smakebuf_r+0xc>
 800815e:	89a3      	ldrh	r3, [r4, #12]
 8008160:	6020      	str	r0, [r4, #0]
 8008162:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008166:	81a3      	strh	r3, [r4, #12]
 8008168:	9b01      	ldr	r3, [sp, #4]
 800816a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800816e:	b15b      	cbz	r3, 8008188 <__smakebuf_r+0x70>
 8008170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008174:	4630      	mov	r0, r6
 8008176:	f000 f81d 	bl	80081b4 <_isatty_r>
 800817a:	b128      	cbz	r0, 8008188 <__smakebuf_r+0x70>
 800817c:	89a3      	ldrh	r3, [r4, #12]
 800817e:	f023 0303 	bic.w	r3, r3, #3
 8008182:	f043 0301 	orr.w	r3, r3, #1
 8008186:	81a3      	strh	r3, [r4, #12]
 8008188:	89a3      	ldrh	r3, [r4, #12]
 800818a:	431d      	orrs	r5, r3
 800818c:	81a5      	strh	r5, [r4, #12]
 800818e:	e7cf      	b.n	8008130 <__smakebuf_r+0x18>

08008190 <_fstat_r>:
 8008190:	b538      	push	{r3, r4, r5, lr}
 8008192:	4d07      	ldr	r5, [pc, #28]	@ (80081b0 <_fstat_r+0x20>)
 8008194:	2300      	movs	r3, #0
 8008196:	4604      	mov	r4, r0
 8008198:	4608      	mov	r0, r1
 800819a:	4611      	mov	r1, r2
 800819c:	602b      	str	r3, [r5, #0]
 800819e:	f7fb f87a 	bl	8003296 <_fstat>
 80081a2:	1c43      	adds	r3, r0, #1
 80081a4:	d102      	bne.n	80081ac <_fstat_r+0x1c>
 80081a6:	682b      	ldr	r3, [r5, #0]
 80081a8:	b103      	cbz	r3, 80081ac <_fstat_r+0x1c>
 80081aa:	6023      	str	r3, [r4, #0]
 80081ac:	bd38      	pop	{r3, r4, r5, pc}
 80081ae:	bf00      	nop
 80081b0:	200009dc 	.word	0x200009dc

080081b4 <_isatty_r>:
 80081b4:	b538      	push	{r3, r4, r5, lr}
 80081b6:	4d06      	ldr	r5, [pc, #24]	@ (80081d0 <_isatty_r+0x1c>)
 80081b8:	2300      	movs	r3, #0
 80081ba:	4604      	mov	r4, r0
 80081bc:	4608      	mov	r0, r1
 80081be:	602b      	str	r3, [r5, #0]
 80081c0:	f7fb f879 	bl	80032b6 <_isatty>
 80081c4:	1c43      	adds	r3, r0, #1
 80081c6:	d102      	bne.n	80081ce <_isatty_r+0x1a>
 80081c8:	682b      	ldr	r3, [r5, #0]
 80081ca:	b103      	cbz	r3, 80081ce <_isatty_r+0x1a>
 80081cc:	6023      	str	r3, [r4, #0]
 80081ce:	bd38      	pop	{r3, r4, r5, pc}
 80081d0:	200009dc 	.word	0x200009dc

080081d4 <_sbrk_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	4d06      	ldr	r5, [pc, #24]	@ (80081f0 <_sbrk_r+0x1c>)
 80081d8:	2300      	movs	r3, #0
 80081da:	4604      	mov	r4, r0
 80081dc:	4608      	mov	r0, r1
 80081de:	602b      	str	r3, [r5, #0]
 80081e0:	f7fb f882 	bl	80032e8 <_sbrk>
 80081e4:	1c43      	adds	r3, r0, #1
 80081e6:	d102      	bne.n	80081ee <_sbrk_r+0x1a>
 80081e8:	682b      	ldr	r3, [r5, #0]
 80081ea:	b103      	cbz	r3, 80081ee <_sbrk_r+0x1a>
 80081ec:	6023      	str	r3, [r4, #0]
 80081ee:	bd38      	pop	{r3, r4, r5, pc}
 80081f0:	200009dc 	.word	0x200009dc

080081f4 <_init>:
 80081f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081f6:	bf00      	nop
 80081f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081fa:	bc08      	pop	{r3}
 80081fc:	469e      	mov	lr, r3
 80081fe:	4770      	bx	lr

08008200 <_fini>:
 8008200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008202:	bf00      	nop
 8008204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008206:	bc08      	pop	{r3}
 8008208:	469e      	mov	lr, r3
 800820a:	4770      	bx	lr
