#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfeff30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfbe320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xfc5a90 .functor NOT 1, L_0x101bcb0, C4<0>, C4<0>, C4<0>;
L_0x101ba90 .functor XOR 2, L_0x101b930, L_0x101b9f0, C4<00>, C4<00>;
L_0x101bba0 .functor XOR 2, L_0x101ba90, L_0x101bb00, C4<00>, C4<00>;
v0x1018390_0 .net *"_ivl_10", 1 0, L_0x101bb00;  1 drivers
v0x1018490_0 .net *"_ivl_12", 1 0, L_0x101bba0;  1 drivers
v0x1018570_0 .net *"_ivl_2", 1 0, L_0x101b870;  1 drivers
v0x1018630_0 .net *"_ivl_4", 1 0, L_0x101b930;  1 drivers
v0x1018710_0 .net *"_ivl_6", 1 0, L_0x101b9f0;  1 drivers
v0x1018840_0 .net *"_ivl_8", 1 0, L_0x101ba90;  1 drivers
v0x1018920_0 .net "a", 0 0, v0x10162d0_0;  1 drivers
v0x10189c0_0 .net "b", 0 0, v0x1016370_0;  1 drivers
v0x1018a60_0 .net "c", 0 0, v0x1016410_0;  1 drivers
v0x1018b00_0 .var "clk", 0 0;
v0x1018ba0_0 .net "d", 0 0, v0x1016550_0;  1 drivers
v0x1018c40_0 .net "out_pos_dut", 0 0, L_0x101b6e0;  1 drivers
v0x1018ce0_0 .net "out_pos_ref", 0 0, L_0x101a320;  1 drivers
v0x1018d80_0 .net "out_sop_dut", 0 0, L_0x101ab90;  1 drivers
v0x1018e20_0 .net "out_sop_ref", 0 0, L_0xff1440;  1 drivers
v0x1018ec0_0 .var/2u "stats1", 223 0;
v0x1018f60_0 .var/2u "strobe", 0 0;
v0x1019110_0 .net "tb_match", 0 0, L_0x101bcb0;  1 drivers
v0x10191e0_0 .net "tb_mismatch", 0 0, L_0xfc5a90;  1 drivers
v0x1019280_0 .net "wavedrom_enable", 0 0, v0x1016820_0;  1 drivers
v0x1019350_0 .net "wavedrom_title", 511 0, v0x10168c0_0;  1 drivers
L_0x101b870 .concat [ 1 1 0 0], L_0x101a320, L_0xff1440;
L_0x101b930 .concat [ 1 1 0 0], L_0x101a320, L_0xff1440;
L_0x101b9f0 .concat [ 1 1 0 0], L_0x101b6e0, L_0x101ab90;
L_0x101bb00 .concat [ 1 1 0 0], L_0x101a320, L_0xff1440;
L_0x101bcb0 .cmp/eeq 2, L_0x101b870, L_0x101bba0;
S_0xfc27c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xfbe320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xfc5e70 .functor AND 1, v0x1016410_0, v0x1016550_0, C4<1>, C4<1>;
L_0xfc6250 .functor NOT 1, v0x10162d0_0, C4<0>, C4<0>, C4<0>;
L_0xfc6630 .functor NOT 1, v0x1016370_0, C4<0>, C4<0>, C4<0>;
L_0xfc68b0 .functor AND 1, L_0xfc6250, L_0xfc6630, C4<1>, C4<1>;
L_0xfdda20 .functor AND 1, L_0xfc68b0, v0x1016410_0, C4<1>, C4<1>;
L_0xff1440 .functor OR 1, L_0xfc5e70, L_0xfdda20, C4<0>, C4<0>;
L_0x10197a0 .functor NOT 1, v0x1016370_0, C4<0>, C4<0>, C4<0>;
L_0x1019810 .functor OR 1, L_0x10197a0, v0x1016550_0, C4<0>, C4<0>;
L_0x1019920 .functor AND 1, v0x1016410_0, L_0x1019810, C4<1>, C4<1>;
L_0x10199e0 .functor NOT 1, v0x10162d0_0, C4<0>, C4<0>, C4<0>;
L_0x1019ab0 .functor OR 1, L_0x10199e0, v0x1016370_0, C4<0>, C4<0>;
L_0x1019b20 .functor AND 1, L_0x1019920, L_0x1019ab0, C4<1>, C4<1>;
L_0x1019ca0 .functor NOT 1, v0x1016370_0, C4<0>, C4<0>, C4<0>;
L_0x1019d10 .functor OR 1, L_0x1019ca0, v0x1016550_0, C4<0>, C4<0>;
L_0x1019c30 .functor AND 1, v0x1016410_0, L_0x1019d10, C4<1>, C4<1>;
L_0x1019ea0 .functor NOT 1, v0x10162d0_0, C4<0>, C4<0>, C4<0>;
L_0x1019fa0 .functor OR 1, L_0x1019ea0, v0x1016550_0, C4<0>, C4<0>;
L_0x101a060 .functor AND 1, L_0x1019c30, L_0x1019fa0, C4<1>, C4<1>;
L_0x101a210 .functor XNOR 1, L_0x1019b20, L_0x101a060, C4<0>, C4<0>;
v0xfc53c0_0 .net *"_ivl_0", 0 0, L_0xfc5e70;  1 drivers
v0xfc57c0_0 .net *"_ivl_12", 0 0, L_0x10197a0;  1 drivers
v0xfc5ba0_0 .net *"_ivl_14", 0 0, L_0x1019810;  1 drivers
v0xfc5f80_0 .net *"_ivl_16", 0 0, L_0x1019920;  1 drivers
v0xfc6360_0 .net *"_ivl_18", 0 0, L_0x10199e0;  1 drivers
v0xfc6740_0 .net *"_ivl_2", 0 0, L_0xfc6250;  1 drivers
v0xfc69c0_0 .net *"_ivl_20", 0 0, L_0x1019ab0;  1 drivers
v0x1014840_0 .net *"_ivl_24", 0 0, L_0x1019ca0;  1 drivers
v0x1014920_0 .net *"_ivl_26", 0 0, L_0x1019d10;  1 drivers
v0x1014a00_0 .net *"_ivl_28", 0 0, L_0x1019c30;  1 drivers
v0x1014ae0_0 .net *"_ivl_30", 0 0, L_0x1019ea0;  1 drivers
v0x1014bc0_0 .net *"_ivl_32", 0 0, L_0x1019fa0;  1 drivers
v0x1014ca0_0 .net *"_ivl_36", 0 0, L_0x101a210;  1 drivers
L_0x7f3b85618018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1014d60_0 .net *"_ivl_38", 0 0, L_0x7f3b85618018;  1 drivers
v0x1014e40_0 .net *"_ivl_4", 0 0, L_0xfc6630;  1 drivers
v0x1014f20_0 .net *"_ivl_6", 0 0, L_0xfc68b0;  1 drivers
v0x1015000_0 .net *"_ivl_8", 0 0, L_0xfdda20;  1 drivers
v0x10150e0_0 .net "a", 0 0, v0x10162d0_0;  alias, 1 drivers
v0x10151a0_0 .net "b", 0 0, v0x1016370_0;  alias, 1 drivers
v0x1015260_0 .net "c", 0 0, v0x1016410_0;  alias, 1 drivers
v0x1015320_0 .net "d", 0 0, v0x1016550_0;  alias, 1 drivers
v0x10153e0_0 .net "out_pos", 0 0, L_0x101a320;  alias, 1 drivers
v0x10154a0_0 .net "out_sop", 0 0, L_0xff1440;  alias, 1 drivers
v0x1015560_0 .net "pos0", 0 0, L_0x1019b20;  1 drivers
v0x1015620_0 .net "pos1", 0 0, L_0x101a060;  1 drivers
L_0x101a320 .functor MUXZ 1, L_0x7f3b85618018, L_0x1019b20, L_0x101a210, C4<>;
S_0x10157a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xfbe320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x10162d0_0 .var "a", 0 0;
v0x1016370_0 .var "b", 0 0;
v0x1016410_0 .var "c", 0 0;
v0x10164b0_0 .net "clk", 0 0, v0x1018b00_0;  1 drivers
v0x1016550_0 .var "d", 0 0;
v0x1016640_0 .var/2u "fail", 0 0;
v0x10166e0_0 .var/2u "fail1", 0 0;
v0x1016780_0 .net "tb_match", 0 0, L_0x101bcb0;  alias, 1 drivers
v0x1016820_0 .var "wavedrom_enable", 0 0;
v0x10168c0_0 .var "wavedrom_title", 511 0;
E_0xfd1350/0 .event negedge, v0x10164b0_0;
E_0xfd1350/1 .event posedge, v0x10164b0_0;
E_0xfd1350 .event/or E_0xfd1350/0, E_0xfd1350/1;
S_0x1015ad0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x10157a0;
 .timescale -12 -12;
v0x1015d10_0 .var/2s "i", 31 0;
E_0xfd11f0 .event posedge, v0x10164b0_0;
S_0x1015e10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x10157a0;
 .timescale -12 -12;
v0x1016010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10160f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x10157a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1016aa0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xfbe320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x101a4d0 .functor AND 1, v0x1016410_0, v0x1016550_0, C4<1>, C4<1>;
L_0x101a780 .functor NOT 1, v0x10162d0_0, C4<0>, C4<0>, C4<0>;
L_0x101a810 .functor NOT 1, v0x1016370_0, C4<0>, C4<0>, C4<0>;
L_0x101a990 .functor AND 1, L_0x101a780, L_0x101a810, C4<1>, C4<1>;
L_0x101aad0 .functor AND 1, L_0x101a990, v0x1016410_0, C4<1>, C4<1>;
L_0x101ab90 .functor OR 1, L_0x101a4d0, L_0x101aad0, C4<0>, C4<0>;
L_0x101ad30 .functor NOT 1, v0x1016370_0, C4<0>, C4<0>, C4<0>;
L_0x101ada0 .functor OR 1, L_0x101ad30, v0x1016550_0, C4<0>, C4<0>;
L_0x101aeb0 .functor AND 1, v0x1016410_0, L_0x101ada0, C4<1>, C4<1>;
L_0x101af70 .functor NOT 1, v0x10162d0_0, C4<0>, C4<0>, C4<0>;
L_0x101b150 .functor OR 1, L_0x101af70, v0x1016370_0, C4<0>, C4<0>;
L_0x101b1c0 .functor AND 1, L_0x101aeb0, L_0x101b150, C4<1>, C4<1>;
L_0x101b340 .functor NOT 1, v0x10162d0_0, C4<0>, C4<0>, C4<0>;
L_0x101b3b0 .functor OR 1, L_0x101b340, v0x1016550_0, C4<0>, C4<0>;
L_0x101b2d0 .functor AND 1, v0x1016410_0, L_0x101b3b0, C4<1>, C4<1>;
L_0x101b540 .functor XNOR 1, L_0x101b1c0, L_0x101b2d0, C4<0>, C4<0>;
v0x1016c60_0 .net *"_ivl_12", 0 0, L_0x101ad30;  1 drivers
v0x1016d40_0 .net *"_ivl_14", 0 0, L_0x101ada0;  1 drivers
v0x1016e20_0 .net *"_ivl_16", 0 0, L_0x101aeb0;  1 drivers
v0x1016f10_0 .net *"_ivl_18", 0 0, L_0x101af70;  1 drivers
v0x1016ff0_0 .net *"_ivl_2", 0 0, L_0x101a780;  1 drivers
v0x1017120_0 .net *"_ivl_20", 0 0, L_0x101b150;  1 drivers
v0x1017200_0 .net *"_ivl_24", 0 0, L_0x101b340;  1 drivers
v0x10172e0_0 .net *"_ivl_26", 0 0, L_0x101b3b0;  1 drivers
v0x10173c0_0 .net *"_ivl_30", 0 0, L_0x101b540;  1 drivers
L_0x7f3b85618060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1017510_0 .net *"_ivl_32", 0 0, L_0x7f3b85618060;  1 drivers
v0x10175f0_0 .net *"_ivl_4", 0 0, L_0x101a810;  1 drivers
v0x10176d0_0 .net *"_ivl_6", 0 0, L_0x101a990;  1 drivers
v0x10177b0_0 .net "a", 0 0, v0x10162d0_0;  alias, 1 drivers
v0x1017850_0 .net "b", 0 0, v0x1016370_0;  alias, 1 drivers
v0x1017940_0 .net "c", 0 0, v0x1016410_0;  alias, 1 drivers
v0x1017a30_0 .net "d", 0 0, v0x1016550_0;  alias, 1 drivers
v0x1017b20_0 .net "out_pos", 0 0, L_0x101b6e0;  alias, 1 drivers
v0x1017cf0_0 .net "out_sop", 0 0, L_0x101ab90;  alias, 1 drivers
v0x1017db0_0 .net "pos0", 0 0, L_0x101b1c0;  1 drivers
v0x1017e70_0 .net "pos1", 0 0, L_0x101b2d0;  1 drivers
v0x1017f30_0 .net "sop_term1", 0 0, L_0x101a4d0;  1 drivers
v0x1017ff0_0 .net "sop_term2", 0 0, L_0x101aad0;  1 drivers
L_0x101b6e0 .functor MUXZ 1, L_0x7f3b85618060, L_0x101b1c0, L_0x101b540, C4<>;
S_0x1018170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xfbe320;
 .timescale -12 -12;
E_0xfba9f0 .event anyedge, v0x1018f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1018f60_0;
    %nor/r;
    %assign/vec4 v0x1018f60_0, 0;
    %wait E_0xfba9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10157a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1016640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10166e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10157a0;
T_4 ;
    %wait E_0xfd1350;
    %load/vec4 v0x1016780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1016640_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10157a0;
T_5 ;
    %wait E_0xfd11f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %wait E_0xfd11f0;
    %load/vec4 v0x1016640_0;
    %store/vec4 v0x10166e0_0, 0, 1;
    %fork t_1, S_0x1015ad0;
    %jmp t_0;
    .scope S_0x1015ad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1015d10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1015d10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xfd11f0;
    %load/vec4 v0x1015d10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1015d10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1015d10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x10157a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfd1350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1016550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1016370_0, 0;
    %assign/vec4 v0x10162d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1016640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x10166e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xfbe320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1018b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1018f60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xfbe320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1018b00_0;
    %inv;
    %store/vec4 v0x1018b00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xfbe320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10164b0_0, v0x10191e0_0, v0x1018920_0, v0x10189c0_0, v0x1018a60_0, v0x1018ba0_0, v0x1018e20_0, v0x1018d80_0, v0x1018ce0_0, v0x1018c40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xfbe320;
T_9 ;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xfbe320;
T_10 ;
    %wait E_0xfd1350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1018ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1018ec0_0, 4, 32;
    %load/vec4 v0x1019110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1018ec0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1018ec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1018ec0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1018e20_0;
    %load/vec4 v0x1018e20_0;
    %load/vec4 v0x1018d80_0;
    %xor;
    %load/vec4 v0x1018e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1018ec0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1018ec0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1018ce0_0;
    %load/vec4 v0x1018ce0_0;
    %load/vec4 v0x1018c40_0;
    %xor;
    %load/vec4 v0x1018ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1018ec0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1018ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1018ec0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response32/top_module.sv";
