

================================================================
== Vitis HLS Report for 'xFGradientY3x3_0_0_s'
================================================================
* Date:           Mon Jul 15 19:05:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.655 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    102|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |A00_fu_90_p2              |         +|   0|  0|  14|           9|           9|
    |S00_fu_104_p2             |         +|   0|  0|  14|           9|           9|
    |add_ln113_fu_114_p2       |         +|   0|  0|  13|          10|          10|
    |out_pix_fu_143_p2         |         +|   0|  0|  11|          11|          11|
    |out_pix_2_fu_137_p2       |         -|   0|  0|  11|          11|          11|
    |icmp_ln122_fu_171_p2      |      icmp|   0|  0|  11|           3|           1|
    |or_ln120_fu_191_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln120_1_fu_197_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln120_fu_183_p3    |    select|   0|  0|   2|           1|           2|
    |xor_ln120_fu_177_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  88|          57|          64|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|    8|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    8|         24|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A00_reg_210          |   9|   0|    9|          0|
    |add_ln113_reg_215    |  10|   0|   10|          0|
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_int_reg    |   8|   0|    8|          0|
    |b1_val_read_reg_205  |   8|   0|    8|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  36|   0|   36|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  xFGradientY3x3<0, 0>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  xFGradientY3x3<0, 0>|  return value|
|ap_return  |  out|    8|  ap_ctrl_hs|  xFGradientY3x3<0, 0>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  xFGradientY3x3<0, 0>|  return value|
|t0_val     |   in|    8|     ap_none|                t0_val|        scalar|
|t1_val     |   in|    8|     ap_none|                t1_val|        scalar|
|t2_val     |   in|    8|     ap_none|                t2_val|        scalar|
|b0_val     |   in|    8|     ap_none|                b0_val|        scalar|
|b1_val     |   in|    8|     ap_none|                b1_val|        scalar|
|b2_val     |   in|    8|     ap_none|                b2_val|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b2_val" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:107]   --->   Operation 3 'read' 'b2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b1_val" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:107]   --->   Operation 4 'read' 'b1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b0_val" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:107]   --->   Operation 5 'read' 'b0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t2_val" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:107]   --->   Operation 6 'read' 't2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t1_val" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:107]   --->   Operation 7 'read' 't1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %t0_val" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:107]   --->   Operation 8 'read' 't0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%M00 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %t1_val_read, i1 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:107]   --->   Operation 9 'bitconcatenate' 'M00' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i9 %M00" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:107]   --->   Operation 10 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i8 %b0_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:109]   --->   Operation 11 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i8 %b2_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:109]   --->   Operation 12 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.91ns)   --->   "%A00 = add i9 %zext_ln109_1, i9 %zext_ln109" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:109]   --->   Operation 13 'add' 'A00' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i8 %t0_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:110]   --->   Operation 14 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i8 %t2_val_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:110]   --->   Operation 15 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%S00 = add i9 %zext_ln110_1, i9 %zext_ln110" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:110]   --->   Operation 16 'add' 'S00' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i9 %S00" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:110]   --->   Operation 17 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%add_ln113 = add i10 %zext_ln110_2, i10 %zext_ln107" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:113]   --->   Operation 18 'add' 'add_ln113' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.65>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%M01 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %b1_val_read, i1 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:108]   --->   Operation 19 'bitconcatenate' 'M01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i9 %M01" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:108]   --->   Operation 20 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i9 %A00" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:109]   --->   Operation 21 'zext' 'zext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i10 %add_ln113" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:114]   --->   Operation 22 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%out_pix_2 = sub i11 %zext_ln108, i11 %zext_ln114" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:114]   --->   Operation 23 'sub' 'out_pix_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%out_pix = add i11 %out_pix_2, i11 %zext_ln109_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:115]   --->   Operation 24 'add' 'out_pix' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_1)   --->   "%trunc_ln117 = trunc i11 %out_pix" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:117]   --->   Operation 25 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %out_pix, i32 10" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:120]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %out_pix, i32 8, i32 10" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:122]   --->   Operation 27 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.65ns)   --->   "%icmp_ln122 = icmp_sgt  i3 %tmp_1, i3 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:122]   --->   Operation 28 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_1)   --->   "%xor_ln120 = xor i1 %tmp, i1 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:120]   --->   Operation 29 'xor' 'xor_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_1)   --->   "%select_ln120 = select i1 %xor_ln120, i8 255, i8 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:120]   --->   Operation 30 'select' 'select_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_1)   --->   "%or_ln120 = or i1 %tmp, i1 %icmp_ln122" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:120]   --->   Operation 31 'or' 'or_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln120_1 = select i1 %or_ln120, i8 %select_ln120, i8 %trunc_ln117" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:120]   --->   Operation 32 'select' 'select_ln120_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln127 = ret i8 %select_ln120_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:127]   --->   Operation 33 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b2_val_read    (read          ) [ 000]
b1_val_read    (read          ) [ 011]
b0_val_read    (read          ) [ 000]
t2_val_read    (read          ) [ 000]
t1_val_read    (read          ) [ 000]
t0_val_read    (read          ) [ 000]
M00            (bitconcatenate) [ 000]
zext_ln107     (zext          ) [ 000]
zext_ln109     (zext          ) [ 000]
zext_ln109_1   (zext          ) [ 000]
A00            (add           ) [ 011]
zext_ln110     (zext          ) [ 000]
zext_ln110_1   (zext          ) [ 000]
S00            (add           ) [ 000]
zext_ln110_2   (zext          ) [ 000]
add_ln113      (add           ) [ 011]
M01            (bitconcatenate) [ 000]
zext_ln108     (zext          ) [ 000]
zext_ln109_2   (zext          ) [ 000]
zext_ln114     (zext          ) [ 000]
out_pix_2      (sub           ) [ 000]
out_pix        (add           ) [ 000]
trunc_ln117    (trunc         ) [ 000]
tmp            (bitselect     ) [ 000]
tmp_1          (partselect    ) [ 000]
icmp_ln122     (icmp          ) [ 000]
xor_ln120      (xor           ) [ 000]
select_ln120   (select        ) [ 000]
or_ln120       (or            ) [ 000]
select_ln120_1 (select        ) [ 000]
ret_ln127      (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b0_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b1_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b2_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="b2_val_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_val_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="b1_val_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_val_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="b0_val_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_val_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="t2_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t2_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="t1_val_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t1_val_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="t0_val_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t0_val_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="M00_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="M00/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln107_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln109_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln109_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A00_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="A00/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln110_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln110_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="S00_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S00/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln110_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln113_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="M01_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="1"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="M01/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln108_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln109_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln114_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="out_pix_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_pix_2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="out_pix_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="9" slack="0"/>
<pin id="146" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln117_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="11" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="0" index="3" bw="5" slack="0"/>
<pin id="166" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln122_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="xor_ln120_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln120/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln120_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="or_ln120_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln120_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_1/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="b1_val_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b1_val_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="A00_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="1"/>
<pin id="212" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="A00 "/>
</bind>
</comp>

<comp id="215" class="1005" name="add_ln113_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="1"/>
<pin id="217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln113 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="58" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="46" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="34" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="64" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="52" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="78" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="141"><net_src comp="127" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="131" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="143" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="143" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="175"><net_src comp="161" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="153" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="153" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="171" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="183" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="149" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="40" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="213"><net_src comp="90" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="218"><net_src comp="114" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t0_val | {}
	Port: t1_val | {}
	Port: t2_val | {}
	Port: b0_val | {}
	Port: b1_val | {}
	Port: b2_val | {}
 - Input state : 
	Port: xFGradientY3x3<0, 0> : t0_val | {1 }
	Port: xFGradientY3x3<0, 0> : t1_val | {1 }
	Port: xFGradientY3x3<0, 0> : t2_val | {1 }
	Port: xFGradientY3x3<0, 0> : b0_val | {1 }
	Port: xFGradientY3x3<0, 0> : b1_val | {1 }
	Port: xFGradientY3x3<0, 0> : b2_val | {1 }
  - Chain level:
	State 1
		zext_ln107 : 1
		A00 : 1
		S00 : 1
		zext_ln110_2 : 2
		add_ln113 : 3
	State 2
		zext_ln108 : 1
		out_pix_2 : 2
		out_pix : 3
		trunc_ln117 : 4
		tmp : 4
		tmp_1 : 4
		icmp_ln122 : 5
		xor_ln120 : 5
		select_ln120 : 5
		or_ln120 : 6
		select_ln120_1 : 6
		ret_ln127 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |        A00_fu_90       |    0    |    15   |
|    add   |       S00_fu_104       |    0    |    15   |
|          |    add_ln113_fu_114    |    0    |    14   |
|          |     out_pix_fu_143     |    0    |    11   |
|----------|------------------------|---------|---------|
|  select  |   select_ln120_fu_183  |    0    |    8    |
|          |  select_ln120_1_fu_197 |    0    |    8    |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln122_fu_171   |    0    |    11   |
|----------|------------------------|---------|---------|
|    sub   |    out_pix_2_fu_137    |    0    |    10   |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln120_fu_177    |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |     or_ln120_fu_191    |    0    |    2    |
|----------|------------------------|---------|---------|
|          | b2_val_read_read_fu_34 |    0    |    0    |
|          | b1_val_read_read_fu_40 |    0    |    0    |
|   read   | b0_val_read_read_fu_46 |    0    |    0    |
|          | t2_val_read_read_fu_52 |    0    |    0    |
|          | t1_val_read_read_fu_58 |    0    |    0    |
|          | t0_val_read_read_fu_64 |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|        M00_fu_70       |    0    |    0    |
|          |       M01_fu_120       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln107_fu_78    |    0    |    0    |
|          |    zext_ln109_fu_82    |    0    |    0    |
|          |   zext_ln109_1_fu_86   |    0    |    0    |
|          |    zext_ln110_fu_96    |    0    |    0    |
|   zext   |   zext_ln110_1_fu_100  |    0    |    0    |
|          |   zext_ln110_2_fu_110  |    0    |    0    |
|          |    zext_ln108_fu_127   |    0    |    0    |
|          |   zext_ln109_2_fu_131  |    0    |    0    |
|          |    zext_ln114_fu_134   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln117_fu_149   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_153       |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      tmp_1_fu_161      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    96   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    A00_reg_210    |    9   |
| add_ln113_reg_215 |   10   |
|b1_val_read_reg_205|    8   |
+-------------------+--------+
|       Total       |   27   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   27   |    -   |
+-----------+--------+--------+
|   Total   |   27   |   96   |
+-----------+--------+--------+
