
*** Running vivado
    with args -log ulp_axi_vip_ctrl_userpf_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_axi_vip_ctrl_userpf_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ulp_axi_vip_ctrl_userpf_0.tcl -notrace
INFO: Dispatch client connection id - 40119
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_calc_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ulp_axi_vip_ctrl_userpf_0, cache-ID = 0cfaedb5be89c698.
INFO: [Common 17-206] Exiting Vivado at Sun Nov 28 21:52:35 2021...
