--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47978 paths analyzed, 1535 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.627ns.
--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/product00_10 (SLICE_X36Y171.BY), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/readData00Reg_7 (FF)
  Destination:          inst_streamScaler/product00_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.476ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (0.762 - 0.913)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/readData00Reg_7 to inst_streamScaler/product00_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y175.XQ     Tcko                  0.340   inst_streamScaler/readData00Reg<7>
                                                       inst_streamScaler/readData00Reg_7
    DSP48_X1Y43.A7       net (fanout=1)        1.305   inst_streamScaler/readData00Reg<7>
    DSP48_X1Y43.P10      Tdspdo_APL            4.402   inst_streamScaler/Mmult_product00_mult0000
                                                       inst_streamScaler/Mmult_product00_mult0000
    SLICE_X36Y171.BY     net (fanout=1)        1.149   inst_streamScaler/product00_mult0000<10>
    SLICE_X36Y171.CLK    Tdick                 0.280   inst_streamScaler/product00<11>
                                                       inst_streamScaler/product00_10
    -------------------------------------------------  ---------------------------
    Total                                      7.476ns (5.022ns logic, 2.454ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/readData00Reg_1 (FF)
  Destination:          inst_streamScaler/product00_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (0.762 - 0.864)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/readData00Reg_1 to inst_streamScaler/product00_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y172.XQ     Tcko                  0.340   inst_streamScaler/readData00Reg<1>
                                                       inst_streamScaler/readData00Reg_1
    DSP48_X1Y43.A1       net (fanout=1)        0.803   inst_streamScaler/readData00Reg<1>
    DSP48_X1Y43.P10      Tdspdo_APL            4.402   inst_streamScaler/Mmult_product00_mult0000
                                                       inst_streamScaler/Mmult_product00_mult0000
    SLICE_X36Y171.BY     net (fanout=1)        1.149   inst_streamScaler/product00_mult0000<10>
    SLICE_X36Y171.CLK    Tdick                 0.280   inst_streamScaler/product00<11>
                                                       inst_streamScaler/product00_10
    -------------------------------------------------  ---------------------------
    Total                                      6.974ns (5.022ns logic, 1.952ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff00_1 (FF)
  Destination:          inst_streamScaler/product00_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 1)
  Clock Path Skew:      -0.165ns (0.762 - 0.927)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff00_1 to inst_streamScaler/product00_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y166.YQ     Tcko                  0.340   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/coeff00_1
    DSP48_X1Y43.B1       net (fanout=1)        0.721   inst_streamScaler/coeff00<1>
    DSP48_X1Y43.P10      Tdspdo_BPL            4.402   inst_streamScaler/Mmult_product00_mult0000
                                                       inst_streamScaler/Mmult_product00_mult0000
    SLICE_X36Y171.BY     net (fanout=1)        1.149   inst_streamScaler/product00_mult0000<10>
    SLICE_X36Y171.CLK    Tdick                 0.280   inst_streamScaler/product00<11>
                                                       inst_streamScaler/product00_10
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (5.022ns logic, 1.870ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/product10_10 (SLICE_X39Y172.BY), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_6 (FF)
  Destination:          inst_streamScaler/product10_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (0.756 - 0.932)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_6 to inst_streamScaler/product10_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y189.XQ     Tcko                  0.340   inst_streamScaler/coeff10<6>
                                                       inst_streamScaler/coeff10_6
    DSP48_X1Y45.B6       net (fanout=1)        0.979   inst_streamScaler/coeff10<6>
    DSP48_X1Y45.P10      Tdspdo_BPL            4.402   inst_streamScaler/Mmult_product10_mult0000
                                                       inst_streamScaler/Mmult_product10_mult0000
    SLICE_X39Y172.BY     net (fanout=1)        1.343   inst_streamScaler/product10_mult0000<10>
    SLICE_X39Y172.CLK    Tdick                 0.292   inst_streamScaler/product10<11>
                                                       inst_streamScaler/product10_10
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (5.034ns logic, 2.322ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_2 (FF)
  Destination:          inst_streamScaler/product10_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.333ns (Levels of Logic = 1)
  Clock Path Skew:      -0.174ns (0.756 - 0.930)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_2 to inst_streamScaler/product10_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y187.XQ     Tcko                  0.340   inst_streamScaler/coeff10<2>
                                                       inst_streamScaler/coeff10_2
    DSP48_X1Y45.B2       net (fanout=1)        0.956   inst_streamScaler/coeff10<2>
    DSP48_X1Y45.P10      Tdspdo_BPL            4.402   inst_streamScaler/Mmult_product10_mult0000
                                                       inst_streamScaler/Mmult_product10_mult0000
    SLICE_X39Y172.BY     net (fanout=1)        1.343   inst_streamScaler/product10_mult0000<10>
    SLICE_X39Y172.CLK    Tdick                 0.292   inst_streamScaler/product10<11>
                                                       inst_streamScaler/product10_10
    -------------------------------------------------  ---------------------------
    Total                                      7.333ns (5.034ns logic, 2.299ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff10_1 (FF)
  Destination:          inst_streamScaler/product10_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.177ns (Levels of Logic = 1)
  Clock Path Skew:      -0.174ns (0.756 - 0.930)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff10_1 to inst_streamScaler/product10_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y186.YQ     Tcko                  0.340   inst_streamScaler/coeff10<0>
                                                       inst_streamScaler/coeff10_1
    DSP48_X1Y45.B1       net (fanout=1)        0.800   inst_streamScaler/coeff10<1>
    DSP48_X1Y45.P10      Tdspdo_BPL            4.402   inst_streamScaler/Mmult_product10_mult0000
                                                       inst_streamScaler/Mmult_product10_mult0000
    SLICE_X39Y172.BY     net (fanout=1)        1.343   inst_streamScaler/product10_mult0000<10>
    SLICE_X39Y172.CLK    Tdick                 0.292   inst_streamScaler/product10<11>
                                                       inst_streamScaler/product10_10
    -------------------------------------------------  ---------------------------
    Total                                      7.177ns (5.034ns logic, 2.143ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/product00_12 (SLICE_X34Y173.BY), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/readData00Reg_7 (FF)
  Destination:          inst_streamScaler/product00_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.795 - 0.913)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/readData00Reg_7 to inst_streamScaler/product00_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y175.XQ     Tcko                  0.340   inst_streamScaler/readData00Reg<7>
                                                       inst_streamScaler/readData00Reg_7
    DSP48_X1Y43.A7       net (fanout=1)        1.305   inst_streamScaler/readData00Reg<7>
    DSP48_X1Y43.P12      Tdspdo_APL            4.402   inst_streamScaler/Mmult_product00_mult0000
                                                       inst_streamScaler/Mmult_product00_mult0000
    SLICE_X34Y173.BY     net (fanout=1)        1.041   inst_streamScaler/product00_mult0000<12>
    SLICE_X34Y173.CLK    Tdick                 0.280   inst_streamScaler/product00<13>
                                                       inst_streamScaler/product00_12
    -------------------------------------------------  ---------------------------
    Total                                      7.368ns (5.022ns logic, 2.346ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/readData00Reg_1 (FF)
  Destination:          inst_streamScaler/product00_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.866ns (Levels of Logic = 1)
  Clock Path Skew:      -0.069ns (0.795 - 0.864)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/readData00Reg_1 to inst_streamScaler/product00_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y172.XQ     Tcko                  0.340   inst_streamScaler/readData00Reg<1>
                                                       inst_streamScaler/readData00Reg_1
    DSP48_X1Y43.A1       net (fanout=1)        0.803   inst_streamScaler/readData00Reg<1>
    DSP48_X1Y43.P12      Tdspdo_APL            4.402   inst_streamScaler/Mmult_product00_mult0000
                                                       inst_streamScaler/Mmult_product00_mult0000
    SLICE_X34Y173.BY     net (fanout=1)        1.041   inst_streamScaler/product00_mult0000<12>
    SLICE_X34Y173.CLK    Tdick                 0.280   inst_streamScaler/product00<13>
                                                       inst_streamScaler/product00_12
    -------------------------------------------------  ---------------------------
    Total                                      6.866ns (5.022ns logic, 1.844ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/coeff00_1 (FF)
  Destination:          inst_streamScaler/product00_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.132ns (0.795 - 0.927)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/coeff00_1 to inst_streamScaler/product00_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y166.YQ     Tcko                  0.340   inst_streamScaler/coeff00<0>
                                                       inst_streamScaler/coeff00_1
    DSP48_X1Y43.B1       net (fanout=1)        0.721   inst_streamScaler/coeff00<1>
    DSP48_X1Y43.P12      Tdspdo_BPL            4.402   inst_streamScaler/Mmult_product00_mult0000
                                                       inst_streamScaler/Mmult_product00_mult0000
    SLICE_X34Y173.BY     net (fanout=1)        1.041   inst_streamScaler/product00_mult0000<12>
    SLICE_X34Y173.CLK    Tdick                 0.280   inst_streamScaler/product00<13>
                                                       inst_streamScaler/product00_12
    -------------------------------------------------  ---------------------------
    Total                                      6.784ns (5.022ns logic, 1.762ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculated_to/RAMB16_S36_inst1 (RAMB16_X3Y18.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               test_fixed_melexis_addr_0 (FF)
  Destination:          tfm_inst/inst_calculated_to/RAMB16_S36_inst1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.815 - 0.814)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: test_fixed_melexis_addr_0 to tfm_inst/inst_calculated_to/RAMB16_S36_inst1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y147.YQ     Tcko                  0.313   test_fixed_melexis_addr<1>
                                                       test_fixed_melexis_addr_0
    RAMB16_X3Y18.ADDRA5  net (fanout=2)        0.335   test_fixed_melexis_addr<0>
    RAMB16_X3Y18.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_calculated_to/RAMB16_S36_inst1
                                                       tfm_inst/inst_calculated_to/RAMB16_S36_inst1
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.009ns logic, 0.335ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/ramRB/ram_generate[3].ram_inst_i/Mram_ram (RAMB16_X3Y20.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               streamScaler_dIn_2 (FF)
  Destination:          inst_streamScaler/ramRB/ram_generate[3].ram_inst_i/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.833 - 0.816)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: streamScaler_dIn_2 to inst_streamScaler/ramRB/ram_generate[3].ram_inst_i/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y161.YQ     Tcko                  0.331   streamScaler_dIn<3>
                                                       streamScaler_dIn_2
    RAMB16_X3Y20.DIA2    net (fanout=4)        0.341   streamScaler_dIn<2>
    RAMB16_X3Y20.CLKA    Trckd_DIA   (-Th)     0.322   inst_streamScaler/ramRB/ram_generate[3].ram_inst_i/Mram_ram
                                                       inst_streamScaler/ramRB/ram_generate[3].ram_inst_i/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.009ns logic, 0.341ns route)
                                                       (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculated_to/RAMB16_S36_inst1 (RAMB16_X3Y18.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               test_fixed_melexis_addr_1 (FF)
  Destination:          tfm_inst/inst_calculated_to/RAMB16_S36_inst1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.815 - 0.814)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: test_fixed_melexis_addr_1 to tfm_inst/inst_calculated_to/RAMB16_S36_inst1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y147.XQ     Tcko                  0.313   test_fixed_melexis_addr<1>
                                                       test_fixed_melexis_addr_1
    RAMB16_X3Y18.ADDRA6  net (fanout=2)        0.346   test_fixed_melexis_addr<1>
    RAMB16_X3Y18.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_calculated_to/RAMB16_S36_inst1
                                                       tfm_inst/inst_calculated_to/RAMB16_S36_inst1
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (-0.009ns logic, 0.346ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y20.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y19.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X3Y19.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    7.627|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 47978 paths, 0 nets, and 2659 connections

Design statistics:
   Minimum period:   7.627ns{1}   (Maximum frequency: 131.113MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep  1 15:14:44 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 504 MB



