Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 25 16:58:02 2023
| Host         : Kamal-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file modefilter_design_wrapper_control_sets_placed.rpt
| Design       : modefilter_design_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   267 |
|    Minimum number of control sets                        |   267 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   710 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   267 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    40 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |     6 |
| >= 16              |   126 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9957 |         2247 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |             723 |          271 |
| Yes          | No                    | No                     |            2363 |          621 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            2745 |          683 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                                                                                          Set/Reset Signal                                                                                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                            | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                   | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                               |                1 |              1 |         1.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[0]_i_1_n_0                                                                                                                                  | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                  |                1 |              3 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                              | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                |                1 |              3 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                          |                1 |              3 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                        | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[8]_i_1_n_0                                                                                                                                         | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                           | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                               | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                           | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_0                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/modefilter_accel_0/inst/control_s_axi_U/ap_done_reg_reg                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                          | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                        | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                        | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                        | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                           | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                             | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                | modefilter_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/ap_CS_fsm[7]_i_1_n_5                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                   | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                     | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                              | modefilter_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[3]_i_1_n_0                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                         | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                  | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                3 |              5 |         1.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                     | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/ap_CS_fsm[7]_i_1_n_5                                                                                                                | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/spec_select69_reg_695[0]_i_1_n_5                                                                                                                                                                                          |                5 |              5 |         1.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                               | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                        | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                   | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                          | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                          |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191/pf_imgOutput_data_U/fifo_rdPtr[5]_i_1_n_5                   | modefilter_design_i/modefilter_accel_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | modefilter_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                   | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                          | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                      | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                      | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                    | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                          | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                  | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                  | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                          | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0             | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0             | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0             | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                        | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                                                                                                       |                2 |              8 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                        | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0             | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg_0[0]                                           | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                              |                2 |              8 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0             | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                              | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                  | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0             | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                              | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axis_dwidth_converter_1/inst/areset_r                                                                                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                         | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                 | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0              | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0             | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                     | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                 |                2 |              9 |         4.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                4 |              9 |         2.25 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                           | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                 |                2 |              9 |         4.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                      |                                                                                                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                  | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                 |                                                                                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                    |                2 |             10 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                          |                3 |             10 |         3.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                 |                4 |             10 |         2.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]     | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                               |                3 |             10 |         3.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3[0]                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]          | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                    |                2 |             10 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                               |                2 |             10 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                              | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                          |                2 |             10 |         5.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                 |                7 |             11 |         1.57 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                          |                4 |             12 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180/flow_control_loop_pipe_sequential_init_U/E[0]       | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                            |                4 |             12 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180/flow_control_loop_pipe_sequential_init_U/col_fu_561 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180/flow_control_loop_pipe_sequential_init_U/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_431_3_fu_180_ap_start_reg_reg |                3 |             12 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/regslice_both_img_out_V_data_V_U/E[0]                                                                                                                                                           | modefilter_design_i/modefilter_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/regslice_both_img_out_V_data_V_U/SR[0]                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/Q[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0                                                                                                                 | modefilter_design_i/modefilter_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/sel                                                                                                                                                          | modefilter_design_i/modefilter_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/ap_NS_fsm12_out                                                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/imgInput_data_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                     | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167/flow_control_loop_pipe_sequential_init_U/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167_ap_start_reg_reg |                4 |             12 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/regslice_both_img_in_V_data_V_U/E[0]                                                                                                                                                            | modefilter_design_i/modefilter_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                      |                4 |             12 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                    |                3 |             12 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167/flow_control_loop_pipe_sequential_init_U/E[0]       | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_VITIS_LOOP_419_2_fu_167/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                            |                3 |             12 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                               |                4 |             12 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                               |                5 |             13 |         2.60 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                     |                                                                                                                                                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                             |                7 |             13 |         1.86 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                  | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/ap_CS_fsm[7]_i_1_n_5                                                                                                                | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/row_fu_122[0]_i_1_n_5                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                 | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                           | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                 |                2 |             13 |         6.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                                  |                8 |             14 |         1.75 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                       | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                                                                      |                4 |             14 |         3.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/ap_CS_fsm_state7                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/row_ind_fu_126                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                   |                4 |             15 |         3.75 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                            | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                               | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                      | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                               | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/ap_CS_fsm_state3                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                   |                4 |             18 |         4.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                           |                                                                                                                                                                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                         | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                          |                                                                                                                                                                                                                                                                                                                                                                   |                3 |             20 |         6.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                       | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                6 |             22 |         3.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                   |                6 |             22 |         3.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                     | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                6 |             23 |         3.83 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                               | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                           |                6 |             23 |         3.83 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/modefilter_5_1_16_3840_2160_1_2_2_U0_p_src_cols_read                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/regslice_both_img_in_V_data_V_U/B_V_data_1_load_B                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/regslice_both_img_in_V_data_V_U/B_V_data_1_payload_A[23]_i_1__0_n_5                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/regslice_both_img_in_V_data_V_U/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                   |                3 |             24 |         8.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/regslice_both_img_in_V_data_V_U/grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg[0]                                                                           |                                                                                                                                                                                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/push_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/axis2xfMat_24_16_3840_2160_1_U0/push_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/regslice_both_img_out_V_data_V_U/B_V_data_1_load_B                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/regslice_both_img_out_V_data_V_U/B_V_data_1_load_A                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                   |               13 |             24 |         1.85 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/OutputValues_reg_1589[23]_i_1_n_5                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                   |               14 |             24 |         1.71 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                   |               12 |             24 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                           |               12 |             24 |         2.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[8]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                    | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                                       |                7 |             25 |         3.57 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                         | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                   |               10 |             25 |         2.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                       | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                  | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                               |               10 |             25 |         2.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                    | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                                  |                5 |             26 |         5.20 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                 | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                                  |                4 |             26 |         6.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191/pf_imgOutput_data_U/write_enable                            |                                                                                                                                                                                                                                                                                                                                                                   |                7 |             26 |         3.71 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                         | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | modefilter_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                 |               11 |             26 |         2.36 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                   |                5 |             27 |         5.40 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                     |               12 |             28 |         2.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                      |                                                                                                                                                                                                                                                                                                                                                                   |                4 |             29 |         7.25 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                                                                                                   |                5 |             29 |         5.80 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                         | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                                   |                4 |             31 |         7.75 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                        | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                6 |             31 |         5.17 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/control_s_axi_U/int_rows[31]_i_1_n_5                                                                                                                                                                                            | modefilter_design_i/modefilter_accel_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh[31]_i_1_n_0                                                                                                                                            | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                          |                                                                                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/control_s_axi_U/int_cols[31]_i_1_n_5                                                                                                                                                                                            | modefilter_design_i/modefilter_accel_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/imgOutput_cols_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/sel                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/imgOutput_rows_channel_U/U_modefilter_accel_fifo_w32_d4_S_ShiftReg/full_n_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                             |                                                                                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                  | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                 | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                  | modefilter_design_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                        | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[3]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]                                  | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                                                                                          |                6 |             33 |         5.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                     |               13 |             35 |         2.69 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                   |                9 |             35 |         3.89 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                         | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                                                              |                5 |             35 |         7.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |               15 |             37 |         2.47 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                   | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                                           |               13 |             37 |         2.85 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                    | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                                      |               13 |             37 |         2.85 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                  | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                8 |             37 |         4.62 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                   |                9 |             37 |         4.11 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                       | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |               11 |             37 |         3.36 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                   |               19 |             37 |         1.95 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                          | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |               12 |             41 |         3.42 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                              | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |                9 |             41 |         4.56 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                                       |                8 |             41 |         5.12 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                           | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                                                   |               13 |             42 |         3.23 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                               |                                                                                                                                                                                                                                                                                                                                                                   |                6 |             43 |         7.17 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                        |                                                                                                                                                                                                                                                                                                                                                                   |                6 |             43 |         7.17 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   |               13 |             44 |         3.38 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                  | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                                    |                6 |             44 |         7.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/xfMat2axis_24_16_3840_2160_1_U0/ap_NS_fsm12_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                   |               13 |             44 |         3.38 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   |                8 |             44 |         5.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                              | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                     |               10 |             45 |         4.50 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                          | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                    |                7 |             46 |         6.57 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                              | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                     |               10 |             46 |         4.60 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                    | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                                                                 |                7 |             46 |         6.57 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   |               10 |             47 |         4.70 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   |               11 |             47 |         4.27 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                   |                8 |             48 |         6.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                   |                7 |             48 |         6.86 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                   |               11 |             48 |         4.36 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191/push                                                        |                                                                                                                                                                                                                                                                                                                                                                   |               14 |             48 |         3.43 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                   |                9 |             48 |         5.33 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/ap_CS_fsm_state6                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                   |               13 |             51 |         3.92 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                         | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                            |               16 |             52 |         3.25 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |               20 |             54 |         2.70 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                            | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                                       |                8 |             59 |         7.38 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                         | modefilter_design_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                                       |               10 |             59 |         5.90 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |               11 |             60 |         5.45 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                           | modefilter_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                |               11 |             60 |         5.45 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/imgInput_cols_c10_channel_U/U_modefilter_accel_fifo_w32_d2_S_ShiftReg/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                   |               13 |             64 |         4.92 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/imgInput_rows_c9_channel_U/U_modefilter_accel_fifo_w32_d2_S_ShiftReg/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   |               15 |             64 |         4.27 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/init_buf_fu_78[0]_i_1_n_5                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                   |               16 |             64 |         4.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                      | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                           |               16 |             66 |         4.12 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                | modefilter_design_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                           |               18 |             67 |         3.72 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                   |               13 |             67 |         5.15 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   |               17 |             67 |         3.94 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                   |               16 |             67 |         4.19 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                                                                                                                                                                                   |               14 |             67 |         4.79 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                   |               23 |             96 |         4.17 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191/src_buf_3_load_reg_1489[23]_i_1_n_5                         |                                                                                                                                                                                                                                                                                                                                                                   |               28 |             96 |         3.43 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                   |               18 |            109 |         6.06 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191/frp_pipeline_valid_U/valid_out[3]                           |                                                                                                                                                                                                                                                                                                                                                                   |               43 |            120 |         2.79 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191/frp_pipeline_valid_U/valid_out[4]                           | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                             |               40 |            120 |         3.00 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | modefilter_design_i/modefilter_accel_0/inst/Block_entry1_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                                                                                     |               90 |            272 |         3.02 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191/frp_pipeline_valid_U/valid_out[5]                           | modefilter_design_i/modefilter_accel_0/inst/modefilter_5_1_16_3840_2160_1_2_2_U0/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_s_fu_44/grp_xFModeNxN_3840_2160_3_16_1_2_2_0_2162_5_25_Pipeline_Col_Loop_fu_191/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                             |               61 |            360 |         5.90 |
|  modefilter_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                   |             2248 |          11171 |         4.97 |
+----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


