INFO-FLOW: Workspace /home/mickael/stageFGPA/TP/matvec/matvec/solution2 opened at Mon Jun 01 11:18:19 EDT 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/tools/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.19 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.45 sec.
Execute     ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.62 sec.
Execute   set_part xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.16 sec.
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.26 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./matvec/solution2/directives.tcl 
Execute     set_directive_pipeline -II 1 tiled_matvec/tiled_matvec_loadA 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute     set_directive_dataflow tiled_matvec 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute     set_directive_pipeline -II 1 tiled_matvec/tiled_matvec_loadx 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'matvec.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling matvec.cpp as C++
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       is_encrypted matvec.cpp 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "matvec.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E matvec.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp
Command       clang done; 1.63 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.15 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp"  -o "/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/useless.bc
Command       clang done; 1.7 sec.
INFO-FLOW: Done: GCC PP time: 3.5 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'PIPELINE' II=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp std=gnu++98 -directive=/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/.systemc_flag -quiet -fix-errors /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.14 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp std=gnu++98 -directive=/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/all.directive.json -quiet -fix-errors /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.23 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/xilinx-dataflow-lawyer.matvec.pp.0.cpp.diag.yml /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/xilinx-dataflow-lawyer.matvec.pp.0.cpp.out.log 2> /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/xilinx-dataflow-lawyer.matvec.pp.0.cpp.err.log 
Command       ap_eval done; 0.15 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: matvec.cpp:6:15
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: matvec.cpp:16:15
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:8:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matvec.cpp:26:2
WARNING: [HLS 214-167] There are a total of 4 such instances of non-canonical statements in the dataflow region: matvec.cpp:6:2
Execute       send_msg_by_id WARNING @200-471@%s%s 6 matvec.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file matvec.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tidy-3.1.matvec.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tidy-3.1.matvec.pp.0.cpp.out.log 2> /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tidy-3.1.matvec.pp.0.cpp.err.log 
Command         ap_eval done; 0.27 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/xilinx-legacy-rewriter.matvec.pp.0.cpp.out.log 2> /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/xilinx-legacy-rewriter.matvec.pp.0.cpp.err.log 
Command         ap_eval done; 0.12 sec.
Command       tidy_31 done; 0.4 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.18 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.bc
Command       clang done; 1.72 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/matvec.g.bc -hls-opt -except-internalize tiled_matvec -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.g 
Command       llvm-ld done; 0.84 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 965.727 ; gain = 526.004 ; free physical = 253 ; free virtual = 3004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 965.727 ; gain = 526.004 ; free physical = 253 ; free virtual = 3004
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.pp.bc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.84 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_matvec -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.g.0.bc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 965.727 ; gain = 526.004 ; free physical = 248 ; free virtual = 3002
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.g.1.bc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 965.727 ; gain = 526.004 ; free physical = 245 ; free virtual = 3000
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.g.1.bc to /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.o.1.bc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Atile.V.vec' (matvec.cpp:3) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'xtile.V.vec' (matvec.cpp:3) .
INFO: [XFORM 203-101] Partitioning array 'Atile.V.vec' (matvec.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xtile.V.vec' (matvec.cpp:3) in dimension 1 completely.
INFO: [XFORM 203-721] Change variable 'A' to FIFO automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (matvec.cpp:8) to a process function for dataflow in function 'tiled_matvec'.
INFO: [XFORM 203-721] Changing loop 'Loop_5_proc' (matvec.cpp:33) to a process function for dataflow in function 'tiled_matvec'.
WARNING: [XFORM 203-713] All the elements of global array 'y' should be updated in process function 'Loop_memset_y_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'ypartial' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'ypartial' has read and write operations in process function 'Loop_5_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'ypartial' should be updated in process function 'Loop_5_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'tiled_matvec', detected/extracted 5 process function(s): 
	 'tiled_matvec.entry12'
	 'Loop_1_proc10'
	 'Block_tiled_matvec_.exit2_proc11'
	 'Loop_memset_y_proc'
	 'Loop_5_proc'.
Command         transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.727 ; gain = 526.004 ; free physical = 225 ; free virtual = 2980
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.o.2.bc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (matvec.cpp:8:15) in function 'Loop_1_proc10' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'Block_tiled_matvec_.exit2_proc11' to 'Block_tiled_matvec_.' (matvec.cpp:3:52)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (matvec.cpp:25:29)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (matvec.cpp:28:4)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (matvec.cpp:20:4)
Command         transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 965.727 ; gain = 526.004 ; free physical = 179 ; free virtual = 2936
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.38 sec.
Command     elaborate done; 8.77 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_matvec' ...
Execute       ap_set_top_model tiled_matvec 
WARNING: [SYN 201-103] Legalizing function name 'tiled_matvec.entry3' to 'tiled_matvec_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'tiled_matvec.entry12' to 'tiled_matvec_entry12'.
WARNING: [SYN 201-103] Legalizing function name 'Block_tiled_matvec_.' to 'Block_tiled_matvec_s'.
Execute       get_model_list tiled_matvec -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_matvec 
Execute       preproc_iomode -model Loop_5_proc 
Execute       preproc_iomode -model Loop_memset_y_proc 
Execute       preproc_iomode -model Block_tiled_matvec_. 
Execute       preproc_iomode -model Loop_1_proc10 
Execute       preproc_iomode -model tiled_matvec.entry12 
Execute       preproc_iomode -model tiled_matvec.entry3 
Execute       get_model_list tiled_matvec -filter all-wo-channel 
INFO-FLOW: Model list for configure: tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec
INFO-FLOW: Configuring Module : tiled_matvec.entry3 ...
Execute       set_default_model tiled_matvec.entry3 
Execute       apply_spec_resource_limit tiled_matvec.entry3 
INFO-FLOW: Configuring Module : tiled_matvec.entry12 ...
Execute       set_default_model tiled_matvec.entry12 
Execute       apply_spec_resource_limit tiled_matvec.entry12 
INFO-FLOW: Configuring Module : Loop_1_proc10 ...
Execute       set_default_model Loop_1_proc10 
Execute       apply_spec_resource_limit Loop_1_proc10 
INFO-FLOW: Configuring Module : Block_tiled_matvec_. ...
Execute       set_default_model Block_tiled_matvec_. 
Execute       apply_spec_resource_limit Block_tiled_matvec_. 
INFO-FLOW: Configuring Module : Loop_memset_y_proc ...
Execute       set_default_model Loop_memset_y_proc 
Execute       apply_spec_resource_limit Loop_memset_y_proc 
INFO-FLOW: Configuring Module : Loop_5_proc ...
Execute       set_default_model Loop_5_proc 
Execute       apply_spec_resource_limit Loop_5_proc 
INFO-FLOW: Configuring Module : tiled_matvec ...
Execute       set_default_model tiled_matvec 
Execute       apply_spec_resource_limit tiled_matvec 
INFO-FLOW: Model list for preprocess: tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec
INFO-FLOW: Preprocessing Module: tiled_matvec.entry3 ...
Execute       set_default_model tiled_matvec.entry3 
Execute       cdfg_preprocess -model tiled_matvec.entry3 
Execute       rtl_gen_preprocess tiled_matvec.entry3 
INFO-FLOW: Preprocessing Module: tiled_matvec.entry12 ...
Execute       set_default_model tiled_matvec.entry12 
Execute       cdfg_preprocess -model tiled_matvec.entry12 
Execute       rtl_gen_preprocess tiled_matvec.entry12 
INFO-FLOW: Preprocessing Module: Loop_1_proc10 ...
Execute       set_default_model Loop_1_proc10 
Execute       cdfg_preprocess -model Loop_1_proc10 
Execute       rtl_gen_preprocess Loop_1_proc10 
INFO-FLOW: Preprocessing Module: Block_tiled_matvec_. ...
Execute       set_default_model Block_tiled_matvec_. 
Execute       cdfg_preprocess -model Block_tiled_matvec_. 
Execute       rtl_gen_preprocess Block_tiled_matvec_. 
INFO-FLOW: Preprocessing Module: Loop_memset_y_proc ...
Execute       set_default_model Loop_memset_y_proc 
Execute       cdfg_preprocess -model Loop_memset_y_proc 
Execute       rtl_gen_preprocess Loop_memset_y_proc 
INFO-FLOW: Preprocessing Module: Loop_5_proc ...
Execute       set_default_model Loop_5_proc 
Execute       cdfg_preprocess -model Loop_5_proc 
Execute       rtl_gen_preprocess Loop_5_proc 
INFO-FLOW: Preprocessing Module: tiled_matvec ...
Execute       set_default_model tiled_matvec 
Execute       cdfg_preprocess -model tiled_matvec 
Execute       rtl_gen_preprocess tiled_matvec 
INFO-FLOW: Model list for synthesis: tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_matvec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_matvec.entry3 
Execute       schedule -model tiled_matvec.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.94 seconds; current allocated memory: 171.535 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.verbose.sched.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_matvec.entry3.
Execute       set_default_model tiled_matvec.entry3 
Execute       bind -model tiled_matvec.entry3 
BIND OPTION: model=tiled_matvec.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 171.585 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.verbose.bind.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.bind.adb -f 
INFO-FLOW: Finish binding tiled_matvec.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_matvec_entry12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_matvec.entry12 
Execute       schedule -model tiled_matvec.entry12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 171.640 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.verbose.sched.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_matvec.entry12.
Execute       set_default_model tiled_matvec.entry12 
Execute       bind -model tiled_matvec.entry12 
BIND OPTION: model=tiled_matvec.entry12
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 171.694 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.verbose.bind.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.bind.adb -f 
INFO-FLOW: Finish binding tiled_matvec.entry12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_1_proc10 
Execute       schedule -model Loop_1_proc10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tiled_matvec_loadA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 171.823 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.verbose.sched.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc10.
Execute       set_default_model Loop_1_proc10 
Execute       bind -model Loop_1_proc10 
BIND OPTION: model=Loop_1_proc10
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.989 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.verbose.bind.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_tiled_matvec_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_tiled_matvec_. 
Execute       schedule -model Block_tiled_matvec_. 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tiled_matvec_loadx'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 172.159 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.verbose.sched.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.sched.adb -f 
INFO-FLOW: Finish scheduling Block_tiled_matvec_..
Execute       set_default_model Block_tiled_matvec_. 
Execute       bind -model Block_tiled_matvec_. 
BIND OPTION: model=Block_tiled_matvec_.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 172.302 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.verbose.bind.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.bind.adb -f 
INFO-FLOW: Finish binding Block_tiled_matvec_..
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_memset_y_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_memset_y_proc 
Execute       schedule -model Loop_memset_y_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 172.576 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.verbose.sched.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_memset_y_proc.
Execute       set_default_model Loop_memset_y_proc 
Execute       bind -model Loop_memset_y_proc 
BIND OPTION: model=Loop_memset_y_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 172.721 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.verbose.bind.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_memset_y_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_5_proc 
Execute       schedule -model Loop_5_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 172.865 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.verbose.sched.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_5_proc.
Execute       set_default_model Loop_5_proc 
Execute       bind -model Loop_5_proc 
BIND OPTION: model=Loop_5_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 172.963 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.verbose.bind.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_5_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_matvec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_matvec 
Execute       schedule -model tiled_matvec 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 173.057 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.verbose.sched.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_matvec.
Execute       set_default_model tiled_matvec 
Execute       bind -model tiled_matvec 
BIND OPTION: model=tiled_matvec
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 173.229 MB.
Execute       syn_report -verbosereport -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.verbose.bind.rpt 
Execute       db_write -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.bind.adb -f 
INFO-FLOW: Finish binding tiled_matvec.
Execute       get_model_list tiled_matvec -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess tiled_matvec.entry3 
Execute       rtl_gen_preprocess tiled_matvec.entry12 
Execute       rtl_gen_preprocess Loop_1_proc10 
Execute       rtl_gen_preprocess Block_tiled_matvec_. 
Execute       rtl_gen_preprocess Loop_memset_y_proc 
Execute       rtl_gen_preprocess Loop_5_proc 
Execute       rtl_gen_preprocess tiled_matvec 
INFO-FLOW: Model list for RTL generation: tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_matvec_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_matvec.entry3 -vendor xilinx -mg_file /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_matvec_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 173.444 MB.
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_matvec.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/systemc/tiled_matvec_entry3 -synmodules tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec 
Execute       gen_rtl tiled_matvec.entry3 -style xilinx -f -lang vhdl -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/vhdl/tiled_matvec_entry3 
Execute       gen_rtl tiled_matvec.entry3 -style xilinx -f -lang vlog -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/verilog/tiled_matvec_entry3 
Execute       syn_report -csynth -model tiled_matvec.entry3 -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/tiled_matvec_entry3_csynth.rpt 
Execute       syn_report -rtlxml -model tiled_matvec.entry3 -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/tiled_matvec_entry3_csynth.xml 
Execute       syn_report -verbosereport -model tiled_matvec.entry3 -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.verbose.rpt 
Execute       db_write -model tiled_matvec.entry3 -f -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.adb 
Execute       gen_tb_info tiled_matvec.entry3 -p /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_matvec_entry12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_matvec.entry12 -vendor xilinx -mg_file /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_matvec_entry12'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 173.681 MB.
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_matvec.entry12 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/systemc/tiled_matvec_entry12 -synmodules tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec 
Execute       gen_rtl tiled_matvec.entry12 -style xilinx -f -lang vhdl -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/vhdl/tiled_matvec_entry12 
Execute       gen_rtl tiled_matvec.entry12 -style xilinx -f -lang vlog -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/verilog/tiled_matvec_entry12 
Execute       syn_report -csynth -model tiled_matvec.entry12 -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/tiled_matvec_entry12_csynth.rpt 
Execute       syn_report -rtlxml -model tiled_matvec.entry12 -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/tiled_matvec_entry12_csynth.xml 
Execute       syn_report -verbosereport -model tiled_matvec.entry12 -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.verbose.rpt 
Execute       db_write -model tiled_matvec.entry12 -f -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.adb 
Execute       gen_tb_info tiled_matvec.entry12 -p /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_1_proc10 -vendor xilinx -mg_file /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc10'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 174.147 MB.
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_1_proc10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/systemc/Loop_1_proc10 -synmodules tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec 
Execute       gen_rtl Loop_1_proc10 -style xilinx -f -lang vhdl -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/vhdl/Loop_1_proc10 
Execute       gen_rtl Loop_1_proc10 -style xilinx -f -lang vlog -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/verilog/Loop_1_proc10 
Execute       syn_report -csynth -model Loop_1_proc10 -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/Loop_1_proc10_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_1_proc10 -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/Loop_1_proc10_csynth.xml 
Execute       syn_report -verbosereport -model Loop_1_proc10 -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.verbose.rpt 
Execute       db_write -model Loop_1_proc10 -f -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.adb 
Execute       gen_tb_info Loop_1_proc10 -p /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_tiled_matvec_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_tiled_matvec_. -vendor xilinx -mg_file /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_tiled_matvec_s'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 174.819 MB.
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_tiled_matvec_. -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/systemc/Block_tiled_matvec_s -synmodules tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec 
Execute       gen_rtl Block_tiled_matvec_. -style xilinx -f -lang vhdl -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/vhdl/Block_tiled_matvec_s 
Execute       gen_rtl Block_tiled_matvec_. -style xilinx -f -lang vlog -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/verilog/Block_tiled_matvec_s 
Execute       syn_report -csynth -model Block_tiled_matvec_. -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/Block_tiled_matvec_s_csynth.rpt 
Execute       syn_report -rtlxml -model Block_tiled_matvec_. -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/Block_tiled_matvec_s_csynth.xml 
Execute       syn_report -verbosereport -model Block_tiled_matvec_. -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.verbose.rpt 
Execute       db_write -model Block_tiled_matvec_. -f -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.adb 
Execute       gen_tb_info Block_tiled_matvec_. -p /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_memset_y_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_memset_y_proc -vendor xilinx -mg_file /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_memset_y_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 175.527 MB.
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_memset_y_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/systemc/Loop_memset_y_proc -synmodules tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec 
Execute       gen_rtl Loop_memset_y_proc -style xilinx -f -lang vhdl -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/vhdl/Loop_memset_y_proc 
Execute       gen_rtl Loop_memset_y_proc -style xilinx -f -lang vlog -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/verilog/Loop_memset_y_proc 
Execute       syn_report -csynth -model Loop_memset_y_proc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/Loop_memset_y_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_memset_y_proc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/Loop_memset_y_proc_csynth.xml 
Execute       syn_report -verbosereport -model Loop_memset_y_proc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.verbose.rpt 
Execute       db_write -model Loop_memset_y_proc -f -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.adb 
Execute       gen_tb_info Loop_memset_y_proc -p /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Loop_5_proc -vendor xilinx -mg_file /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 176.378 MB.
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_5_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/systemc/Loop_5_proc -synmodules tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec 
Execute       gen_rtl Loop_5_proc -style xilinx -f -lang vhdl -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/vhdl/Loop_5_proc 
Execute       gen_rtl Loop_5_proc -style xilinx -f -lang vlog -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/verilog/Loop_5_proc 
Execute       syn_report -csynth -model Loop_5_proc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/Loop_5_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Loop_5_proc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/Loop_5_proc_csynth.xml 
Execute       syn_report -verbosereport -model Loop_5_proc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.verbose.rpt 
Execute       db_write -model Loop_5_proc -f -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.adb 
Execute       gen_tb_info Loop_5_proc -p /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_matvec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_matvec -vendor xilinx -mg_file /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_matvec/Atile_V_vec_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_matvec/Atile_V_vec_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_matvec/xtile_V_vec_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_matvec/xtile_V_vec_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_matvec/ypartial' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_matvec/i1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_matvec/i2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_matvec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_tiled_matvec_entry12_U0' to 'start_for_tiled_mbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'tiled_matvec/i1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_matvec'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 177.482 MB.
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_matvec -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/systemc/tiled_matvec -synmodules tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec 
Execute       gen_rtl tiled_matvec -istop -style xilinx -f -lang vhdl -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/vhdl/tiled_matvec 
Execute       gen_rtl tiled_matvec -istop -style xilinx -f -lang vlog -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/verilog/tiled_matvec 
Execute       syn_report -csynth -model tiled_matvec -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/tiled_matvec_csynth.rpt 
Execute       syn_report -rtlxml -model tiled_matvec -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/syn/report/tiled_matvec_csynth.xml 
Execute       syn_report -verbosereport -model tiled_matvec -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.verbose.rpt 
Execute       db_write -model tiled_matvec -f -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.adb 
Execute       gen_tb_info tiled_matvec -p /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec 
Execute       export_constraint_db -f -tool general -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.constraint.tcl 
Execute       syn_report -designview -model tiled_matvec -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_matvec -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_matvec -o /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_matvec 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain tiled_matvec 
INFO-FLOW: Model list for RTL component generation: tiled_matvec.entry3 tiled_matvec.entry12 Loop_1_proc10 Block_tiled_matvec_. Loop_memset_y_proc Loop_5_proc tiled_matvec
INFO-FLOW: Handling components in module [tiled_matvec_entry3] ... 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [tiled_matvec_entry12] ... 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_1_proc10] ... 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.compgen.tcl 
INFO-FLOW: Handling components in module [Block_tiled_matvec_s] ... 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_memset_y_proc] ... 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_5_proc] ... 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.compgen.tcl 
INFO-FLOW: Handling components in module [tiled_matvec] ... 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component start_for_tiled_mbkb.
INFO-FLOW: Append model start_for_tiled_mbkb
INFO-FLOW: Append model tiled_matvec_entry3
INFO-FLOW: Append model tiled_matvec_entry12
INFO-FLOW: Append model Loop_1_proc10
INFO-FLOW: Append model Block_tiled_matvec_s
INFO-FLOW: Append model Loop_memset_y_proc
INFO-FLOW: Append model Loop_5_proc
INFO-FLOW: Append model tiled_matvec
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d4_A fifo_w32_d3_A start_for_tiled_mbkb tiled_matvec_entry3 tiled_matvec_entry12 Loop_1_proc10 Block_tiled_matvec_s Loop_memset_y_proc Loop_5_proc tiled_matvec
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model start_for_tiled_mbkb
INFO-FLOW: To file: write model tiled_matvec_entry3
INFO-FLOW: To file: write model tiled_matvec_entry12
INFO-FLOW: To file: write model Loop_1_proc10
INFO-FLOW: To file: write model Block_tiled_matvec_s
INFO-FLOW: To file: write model Loop_memset_y_proc
INFO-FLOW: To file: write model Loop_5_proc
INFO-FLOW: To file: write model tiled_matvec
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model tiled_matvec -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.46 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/mickael/stageFGPA/TP/matvec/matvec/solution2
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s tiled_matvec_y_memcore 
INFO: [HLS 200-741] Implementing PIPO tiled_matvec_y_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tiled_matvec_y_memcore_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s tiled_matvec_x_memcore 
INFO: [HLS 200-741] Implementing PIPO tiled_matvec_x_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tiled_matvec_x_memcore_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'i2_c1_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'i2_c_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_U(fifo_w32_d4_A)' using Shift Registers.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'i2_load_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tiled_mbkb_U(start_for_tiled_mbkb)' using Shift Registers.
Command       ap_source done; 0.2 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/mickael/stageFGPA/TP/matvec/matvec/solution2
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=tiled_matvec xml_exists=0
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s tiled_matvec_y_memcore 
INFO: [HLS 200-741] Implementing PIPO tiled_matvec_y_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s tiled_matvec_x_memcore 
INFO: [HLS 200-741] Implementing PIPO tiled_matvec_x_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.compgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Command       ap_source done; 0.2 sec.
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.compgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s tiled_matvec_y_memcore 
INFO: [HLS 200-741] Implementing PIPO tiled_matvec_y_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s tiled_matvec_x_memcore 
INFO: [HLS 200-741] Implementing PIPO tiled_matvec_x_memcore using a single memory for all blocks
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.constraint.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=12 #gSsdmPorts=14
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.compgen.dataonly.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.constraint.tcl 
Execute       sc_get_clocks tiled_matvec 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry3.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec_entry12.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_1_proc10.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Block_tiled_matvec_s.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_memset_y_proc.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/Loop_5_proc.tbgen.tcl 
Execute       source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 965.727 ; gain = 526.004 ; free physical = 160 ; free virtual = 2920
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_matvec.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_matvec.
Command     autosyn done; 2.1 sec.
Command   csynth_design done; 10.88 sec.
Command ap_source done; 12.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/mickael/stageFGPA/TP/matvec/matvec/solution2 opened at Mon Jun 01 11:18:46 EDT 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/tools/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.22 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.48 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.53 sec.
Execute   cosim_design 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data names -quiet 
Execute     ap_part_info -name xc7vx485t-ffg1157-1 -data info -quiet 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     is_encrypted /home/mickael/stageFGPA/TP/matvec/matvec_testbecnch.cpp 
Execute     is_encrypted /home/mickael/stageFGPA/TP/matvec/matvec.h 
Execute     is_encrypted /home/mickael/stageFGPA/TP/matvec/matvec.cpp 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO-FLOW: TB processing: /home/mickael/stageFGPA/TP/matvec/matvec_testbecnch.cpp /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/matvec_testbecnch.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/matvec_testbecnch.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/matvec_testbecnch.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.3 sec.
Execute     tidy_31 xilinx-tb31-process /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/matvec_testbecnch.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/matvec_testbecnch.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.55 sec.
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO-FLOW: TB processing: /home/mickael/stageFGPA/TP/matvec/matvec.cpp /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/matvec.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/matvec.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/matvec.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.28 sec.
Execute     tidy_31 xilinx-tb31-process /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/matvec.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/matvec.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.29 sec.
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/global.setting.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.rtl_wrap.cfg.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.19 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
Execute     source /home/mickael/stageFGPA/TP/matvec/matvec/solution2/.autopilot/db/tiled_matvec.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 28.44 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 34.36 sec.
Command ap_source done; 35.89 sec.
Execute cleanup_all 
