$comment
	File created using the following command:
		vcd file autito.msim.vcd -direction
$end
$date
	Thu Nov 14 22:38:06 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module doblar2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 12 " dd [11:0] $end
$var reg 1 # df $end
$var reg 12 $ di [11:0] $end
$var reg 1 % reset $end
$var wire 1 & Envio0 $end
$var wire 1 ' Envio1 $end
$var wire 1 ( ledcheckdd $end
$var wire 1 ) ledcheckdf $end
$var wire 1 * ledcheckdi $end
$var wire 1 + ledcheckm0d $end
$var wire 1 , ledcheckm0i $end
$var wire 1 - ledcheckm1d $end
$var wire 1 . ledcheckm1i $end
$var wire 1 / M0D $end
$var wire 1 0 M0I $end
$var wire 1 1 M1D $end
$var wire 1 2 M1I $end
$var wire 1 3 velmd $end
$var wire 1 4 velmi $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < counter|LPM_COUNTER_component|auto_generated|counter_comb_bita11~combout $end
$var wire 1 = counter|LPM_COUNTER_component|auto_generated|counter_comb_bita13~combout $end
$var wire 1 > pll50k|altpll_component|auto_generated|wire_pll1_fbout $end
$var wire 1 ? LessThan0~1_combout $end
$var wire 1 @ Selector1~2_combout $end
$var wire 1 A state.reversa~q $end
$var wire 1 B Selector3~2_combout $end
$var wire 1 C cclkfin~combout $end
$var wire 1 D Selector3~3_combout $end
$var wire 1 E di[1]~input_o $end
$var wire 1 F di[8]~input_o $end
$var wire 1 G di[7]~input_o $end
$var wire 1 H dd[9]~input_o $end
$var wire 1 I dd[3]~input_o $end
$var wire 1 J dd[2]~input_o $end
$var wire 1 K dd[0]~input_o $end
$var wire 1 L dd[1]~input_o $end
$var wire 1 M dd[7]~input_o $end
$var wire 1 N clk~input_o $end
$var wire 1 O pll50k|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk $end
$var wire 1 P cclkfin~clkctrl_outclk $end
$var wire 1 Q clk~inputclkctrl_outclk $end
$var wire 1 R counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 S counter|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 T counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 U counter|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 V counter|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 W counter|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 X counter|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 Y counter|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout $end
$var wire 1 Z counter|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 [ counter|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 \ counter|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout $end
$var wire 1 ] counter|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 ^ counter|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout $end
$var wire 1 _ counter|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 ` counter|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout $end
$var wire 1 a counter|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 b counter|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout $end
$var wire 1 c counter|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 d counter|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout $end
$var wire 1 e counter|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 f counter|LPM_COUNTER_component|auto_generated|counter_comb_bita11~COUT $end
$var wire 1 g counter|LPM_COUNTER_component|auto_generated|counter_comb_bita12~combout $end
$var wire 1 h counter|LPM_COUNTER_component|auto_generated|counter_comb_bita12~COUT $end
$var wire 1 i counter|LPM_COUNTER_component|auto_generated|counter_comb_bita13~COUT $end
$var wire 1 j counter|LPM_COUNTER_component|auto_generated|counter_comb_bita14~combout $end
$var wire 1 k counter|LPM_COUNTER_component|auto_generated|counter_comb_bita14~COUT $end
$var wire 1 l counter|LPM_COUNTER_component|auto_generated|counter_comb_bita15~combout $end
$var wire 1 m tc2~1_combout $end
$var wire 1 n tc1~0_combout $end
$var wire 1 o counter|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout $end
$var wire 1 p counter|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 q tc2~0_combout $end
$var wire 1 r Selector0~0_combout $end
$var wire 1 s state.parado~feeder_combout $end
$var wire 1 t df~input_o $end
$var wire 1 u df~_wirecell_combout $end
$var wire 1 v reset~input_o $end
$var wire 1 w reset~inputclkctrl_outclk $end
$var wire 1 x state.parado~q $end
$var wire 1 y dd[6]~input_o $end
$var wire 1 z dd[5]~input_o $end
$var wire 1 { dd[4]~input_o $end
$var wire 1 | LessThan0~2_combout $end
$var wire 1 } dd[8]~input_o $end
$var wire 1 ~ dd[10]~input_o $end
$var wire 1 !! dd[11]~input_o $end
$var wire 1 "! LessThan0~0_combout $end
$var wire 1 #! LessThan0~3_combout $end
$var wire 1 $! di[6]~input_o $end
$var wire 1 %! di[5]~input_o $end
$var wire 1 &! di[4]~input_o $end
$var wire 1 '! LessThan1~2_combout $end
$var wire 1 (! di[10]~input_o $end
$var wire 1 )! di[9]~input_o $end
$var wire 1 *! di[11]~input_o $end
$var wire 1 +! LessThan1~0_combout $end
$var wire 1 ,! di[3]~input_o $end
$var wire 1 -! di[2]~input_o $end
$var wire 1 .! di[0]~input_o $end
$var wire 1 /! LessThan1~1_combout $end
$var wire 1 0! LessThan1~3_combout $end
$var wire 1 1! Selector2~0_combout $end
$var wire 1 2! Selector2~1_combout $end
$var wire 1 3! state.izq~q $end
$var wire 1 4! M1I~0_combout $end
$var wire 1 5! Selector1~3_combout $end
$var wire 1 6! Selector1~4_combout $end
$var wire 1 7! state.der~q $end
$var wire 1 8! Envio0~0_combout $end
$var wire 1 9! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [15] $end
$var wire 1 :! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [14] $end
$var wire 1 ;! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [13] $end
$var wire 1 <! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [12] $end
$var wire 1 =! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [11] $end
$var wire 1 >! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] $end
$var wire 1 ?! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] $end
$var wire 1 @! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] $end
$var wire 1 A! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 B! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 C! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 D! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 E! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 F! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 G! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 H! counter|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 I! pll50k|altpll_component|auto_generated|wire_pll1_clk [4] $end
$var wire 1 J! pll50k|altpll_component|auto_generated|wire_pll1_clk [3] $end
$var wire 1 K! pll50k|altpll_component|auto_generated|wire_pll1_clk [2] $end
$var wire 1 L! pll50k|altpll_component|auto_generated|wire_pll1_clk [1] $end
$var wire 1 M! pll50k|altpll_component|auto_generated|wire_pll1_clk [0] $end
$var wire 1 N! pll50k|altpll_component|auto_generated|pll1_CLK_bus [4] $end
$var wire 1 O! pll50k|altpll_component|auto_generated|pll1_CLK_bus [3] $end
$var wire 1 P! pll50k|altpll_component|auto_generated|pll1_CLK_bus [2] $end
$var wire 1 Q! pll50k|altpll_component|auto_generated|pll1_CLK_bus [1] $end
$var wire 1 R! pll50k|altpll_component|auto_generated|pll1_CLK_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b111111111111 "
0#
b111111111111 $
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
13
14
x5
06
17
x8
19
1:
1;
0<
0=
0>
1?
1@
0A
0B
0C
0D
1E
1F
1G
1H
1I
1J
1K
1L
1M
0N
0O
0P
0Q
1R
0S
0T
1U
0V
0W
1X
0Y
0Z
1[
0\
0]
0^
1_
0`
0a
0b
1c
0d
0e
1f
0g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
1r
1s
0t
1u
0v
0w
0x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
1*!
1+!
1,!
1-!
1.!
1/!
10!
01!
02!
03!
14!
05!
16!
07!
18!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
0M!
0L!
0K!
0J!
0I!
0R!
0Q!
0P!
0O!
0N!
$end
#10000
1!
05
1N
1Q
#20000
1%
0!
1v
1w
15
0N
xN!
xO!
xP!
xQ!
xR!
xI!
xJ!
xK!
xL!
xM!
0Q
xO
#20833
1>
#30000
1!
05
1N
1Q
1x
17!
06!
04!
xC
0@
15!
xP
16!
12
1/
1'
1.
1+
#30833
0>
#40000
0!
15
0N
0Q
#40833
1>
#50000
1!
05
1N
1Q
#50833
0>
#60000
0!
15
0N
0Q
#60833
1>
#70000
1!
05
1N
1Q
#70833
0>
#80000
0!
15
0N
0Q
#80833
1>
#90000
1!
05
1N
1Q
#95416
0>
#100000
0!
15
0N
0Q
#110000
1!
05
1N
1Q
1>
0N!
0O!
0P!
0Q!
1R!
0I!
0J!
0K!
0L!
1M!
1O
1C
1P
#120000
0!
15
0N
0Q
0>
#130000
1!
05
1N
1Q
1>
#140000
0!
15
0N
0Q
0>
#150000
1!
05
1N
1Q
1>
#160000
0!
15
0N
0Q
0>
#170000
1!
05
1N
1Q
1>
#180000
0!
15
0N
0Q
0>
#190000
1!
05
1N
1Q
1>
#200000
0!
15
0N
0Q
0>
#210000
1!
05
1N
1Q
1>
#220000
0!
15
0N
0Q
0>
#230000
1!
05
1N
1Q
1>
#240000
0!
15
0N
0Q
0>
#250000
1!
05
1N
1Q
1>
#260000
0!
15
0N
0Q
0>
#270000
1!
05
1N
1Q
1>
#280000
0!
15
0N
0Q
0>
#290000
1!
05
1N
1Q
1>
#300000
0!
15
0N
0Q
0>
#310000
1!
05
1N
1Q
1>
#320000
0!
15
0N
0Q
0>
#330000
1!
05
1N
1Q
1>
#340000
0!
15
0N
0Q
0>
#350000
1!
05
1N
1Q
1>
#360000
0!
15
0N
0Q
0>
#370000
1!
05
1N
1Q
1>
#380000
0!
15
0N
0Q
0>
#390000
1!
05
1N
1Q
1>
#400000
0!
15
0N
0Q
0>
#410000
1!
05
1N
1Q
1>
#420000
0!
15
0N
0Q
0>
#430000
1!
05
1N
1Q
1>
#440000
0!
15
0N
0Q
0>
#450000
1!
05
1N
1Q
1>
#460000
0!
15
0N
0Q
0>
#470000
1!
05
1N
1Q
1>
#480000
0!
15
0N
0Q
0>
#490000
1!
05
1N
1Q
1>
#500000
0!
15
0N
0Q
0>
#510000
1!
05
1N
1Q
1>
#520000
0!
15
0N
0Q
0>
#530000
1!
05
1N
1Q
1>
#540000
0!
15
0N
0Q
0>
#550000
1!
05
1N
1Q
1>
#560000
0!
15
0N
0Q
0>
#570000
1!
05
1N
1Q
1>
#580000
0!
15
0N
0Q
0>
#590000
1!
05
1N
1Q
1>
#600000
0!
15
0N
0Q
0>
#610000
1!
05
1N
1Q
1>
#620000
0!
15
0N
0Q
0>
#630000
1!
05
1N
1Q
1>
#640000
0!
15
0N
0Q
0>
#650000
1!
05
1N
1Q
1>
#660000
0!
15
0N
0Q
0>
#670000
1!
05
1N
1Q
1>
#680000
0!
15
0N
0Q
0>
#690000
1!
05
1N
1Q
1>
#700000
0!
15
0N
0Q
0>
#710000
1!
05
1N
1Q
1>
#720000
0!
15
0N
0Q
0>
#730000
1!
05
1N
1Q
1>
#740000
0!
15
0N
0Q
0>
#750000
1!
05
1N
1Q
1>
#760000
0!
15
0N
0Q
0>
#770000
1!
05
1N
1Q
1>
#780000
0!
15
0N
0Q
0>
#790000
1!
05
1N
1Q
1>
#800000
0!
15
0N
0Q
0>
#810000
1!
05
1N
1Q
1>
#820000
0!
15
0N
0Q
0>
#830000
1!
05
1N
1Q
1>
#840000
0!
15
0N
0Q
0>
#850000
1!
05
1N
1Q
1>
#860000
0!
15
0N
0Q
0>
#870000
1!
05
1N
1Q
1>
#880000
0!
15
0N
0Q
0>
#890000
1!
05
1N
1Q
1>
#900000
0!
15
0N
0Q
0>
#910000
1!
05
1N
1Q
1>
#920000
0!
15
0N
0Q
0>
#930000
1!
05
1N
1Q
1>
#940000
0!
15
0N
0Q
0>
#950000
1!
05
1N
1Q
1>
#960000
0!
15
0N
0Q
0>
#970000
1!
05
1N
1Q
1>
#980000
0!
15
0N
0Q
0>
#990000
1!
05
1N
1Q
1>
