# 1 "arch/arm/dts/.fsl-imx8mm-ddr4-val.dtb.pre.tmp"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 1 "<command-line>" 2
# 1 "arch/arm/dts/.fsl-imx8mm-ddr4-val.dtb.pre.tmp"






/dts-v1/;

# 1 "arch/arm/dts/fsl-imx8mm.dtsi" 1
# 15 "arch/arm/dts/fsl-imx8mm.dtsi"
# 1 "arch/arm/dts/fsl-imx8-ca53.dtsi" 1
# 15 "arch/arm/dts/fsl-imx8-ca53.dtsi"
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 16 "arch/arm/dts/fsl-imx8-ca53.dtsi" 2

/{
 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  idle-states {
   entry-method = "psci";

   CPU_SLEEP: cpu-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0000000>;
    entry-latency-us = <700>;
    exit-latency-us = <250>;
    min-residency-us = <1000>;
   };

   CLUSTER_SLEEP: cluster-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x1000000>;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
    wakeup-latency-us = <1500>;
   };
  };


  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
  cpu_suspend = <0xc4000001>;
  cpu_off = <0xc4000002>;
  cpu_on = <0xc4000003>;
 };

 pmu {
                compatible = "arm,armv8-pmuv3";
                interrupts = <1 7
                        ((((1 << (6)) - 1) << 8) | 4)>;
                interrupt-affinity = <&A53_0>, <&A53_1>, <&A53_2>, <&A53_3>;
        };
};
# 16 "arch/arm/dts/fsl-imx8mm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/clock/imx8mm-clock.h" 1
# 17 "arch/arm/dts/fsl-imx8mm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 18 "arch/arm/dts/fsl-imx8mm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/dts/include/dt-bindings/input/input.h" 2
# 19 "arch/arm/dts/fsl-imx8mm.dtsi" 2

# 1 "./arch/arm/dts/include/dt-bindings/pinctrl/pins-imx8mm.h" 1
# 21 "arch/arm/dts/fsl-imx8mm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/thermal/thermal.h" 1
# 22 "arch/arm/dts/fsl-imx8mm.dtsi" 2

/ {
 compatible = "fsl,imx8mm";
 interrupt-parent = <&gpc>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec1;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  spi0 = &flexspi;
  usb0 = &usbotg1;
  usb1 = &usbotg2;
  usbgadget0 = &usbg1;
  usbgadget1 = &usbg2;
 };

 cpus {
  idle-states {
   entry-method = "psci";

   CPU_SLEEP: cpu-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010033>;
    local-timer-stop;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
    wakeup-latency-us = <1500>;
   };
  };
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x0 0x40000000 0 0x80000000>;
 };

 resmem: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x28000000>;
   alloc-ranges = <0 0x40000000 0 0x60000000>;
   linux,cma-default;
  };

  rpmsg_reserved: rpmsg@0xb8000000 {
   no-map;
   reg = <0 0xb8000000 0 0x400000>;
  };
 };

 gic: interrupt-controller@38800000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x38800000 0 0x10000>,
        <0x0 0x38880000 0 0xC0000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9 4>;
  interrupt-parent = <&gic>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
  clock-frequency = <8000000>;
  arm,no-tick-in-suspend;
  interrupt-parent = <&gic>;
 };

 pmu {
  interrupt-parent = <&gic>;
 };

 busfreq {
  compatible = "fsl,imx_busfreq";
  clocks = <&clk 41>, <&clk 144>,
    <&clk 145>, <&clk 267>,
           <&clk 453>, <&clk 454>,
    <&clk 48>, <&clk 50>,
    <&clk 63>, <&clk 127>,
    <&clk 138>, <&clk 81>,
    <&clk 2>, <&clk 56>;
  clock-names = "dram_pll", "dram_alt_src", "dram_apb_src", "dram_apb_pre_div",
         "dram_core", "dram_alt_root", "sys_pll1_40m", "sys_pll1_100m",
         "sys_pll2_333m", "noc_div", "ahb_div", "main_axi_src", "osc_24m",
         "sys_pll1_800m";
  interrupts = <0 74 4>, <0 75 4>,
        <0 76 4>, <0 77 4>;
  interrupt-name = "irq_busfreq_0", "irq_busfreq_1", "irq_busfreq_2", "irq_busfreq_3";
 };

 ddr_pmu0: ddr_pmu@3d800000 {
  compatible = "fsl,imx8m-ddr-pmu", "fsl,imx8-ddr-pmu";
  reg = <0x0 0x3d800000 0x0 0x400000>;
  interrupts = <0 98 4>;
 };

 clocks {
  #address-cells = <1>;
  #size-cells = <0>;

  osc_32k: clock@0 {
   compatible = "fixed-clock";
   reg = <0>;
   #clock-cells = <0>;
   clock-frequency = <32768>;
   clock-output-names = "osc_32k";
  };

  osc_24m: clock@1 {
   compatible = "fixed-clock";
   reg = <1>;
   #clock-cells = <0>;
   clock-frequency = <24000000>;
   clock-output-names = "osc_24m";
  };

  clk_ext1: clock@2 {
   compatible = "fixed-clock";
   reg = <3>;
   #clock-cells = <0>;
   clock-frequency = <133000000>;
   clock-output-names = "clk_ext1";
  };

  clk_ext2: clock@3 {
   compatible = "fixed-clock";
   reg = <4>;
   #clock-cells = <0>;
   clock-frequency = <133000000>;
   clock-output-names = "clk_ext2";
  };

  clk_ext3: clock@4 {
   compatible = "fixed-clock";
   reg = <5>;
   #clock-cells = <0>;
   clock-frequency = <133000000>;
   clock-output-names = "clk_ext3";
  };

  clk_ext4: clock@5 {
   compatible = "fixed-clock";
   reg = <6>;
   #clock-cells = <0>;
   clock-frequency= <133000000>;
   clock-output-names = "clk_ext4";
  };
 };

 power-domains {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;


  hsio_pd: power-domain@0 {
   compatible = "fsl,imx8mm-pm-domain";
   #address-cells = <1>;
   #size-cells = <0>;
   domain-id = <0>;
   #power-domain-cells = <0>;
   domain-name = "HSIO_PD";
   clocks = <&clk 421>,
     <&clk 456>;

   pcie0_pd: power-domain@1 {
    domain-id = <1>;
    #power-domain-cells = <0>;
    domain-name = "PCIE0_PD";
    clocks = <&clk 398>;
   };

   usb_otg1_pd: power-domain@2 {
    domain-id = <2>;
    #power-domain-cells = <0>;
    domain-name = "USB_OTG1_PD";
   };

   usb_otg2_pd: power-domain@3 {
    domain-id = <3>;
    #power-domain-cells = <0>;
    domain-name = "USB_OTG2_PD";
   };
  };


  gpumix_pd: power-domain@4 {
   compatible = "fsl,imx8mm-pm-domain";
   domain-id = <4>;
   #power-domain-cells = <0>;
   domain-name = "GPUMIX_PD";
   clocks = <&clk 429>,
     <&clk 446>,
     <&clk 422>,
     <&clk 126>;
  };

  vpumix_pd: power-domain@5 {
   compatible = "fsl,imx8mm-pm-domain";
   #address-cells = <1>;
   #size-cells = <0>;
   domain-id = <5>;
   #power-domain-cells = <0>;
   domain-name = "VPUMIX_PD";
   clocks = <&clk 439>;

   vpu_g1_pd: power-domain@6 {
    domain-id = <6>;
    #power-domain-cells = <0>;
    domain-name = "VPU_G1_PD";
    clocks = <&clk 428>;
   };

   vpu_g2_pd: power-domain@7 {
    domain-id = <7>;
    #power-domain-cells = <0>;
    domain-name = "VPU_G2_PD";
    clocks = <&clk 431>;
   };

   vpu_h1_pd: power-domain@8 {
    domain-id = <8>;
    #power-domain-cells = <0>;
    domain-name = "VPU_H1_PD";
    clocks = <&clk 430>;
   };
  };

  dispmix_pd: power-domain@9 {
   compatible = "fsl,imx8mm-pm-domain";
   #address-cells = <1>;
   #size-cells = <0>;
   domain-id = <9>;
   #power-domain-cells = <0>;
   domain-name = "DISPMIX_PD";
   clocks = <&clk 433>;

   mipi_pd: power-domain@10 {
    domain-id = <10>;
    #power-domain-cells = <0>;
    domain-name = "MIPI_PD";
   };
  };
 };

 csi1_bridge: csi1_bridge@32e20000 {
  compatible = "fsl,imx8mm-csi", "fsl,imx8mq-csi", "fsl,imx6s-csi";
  reg = <0x0 0x32e20000 0x0 0x10000>;
  interrupts = <0 16 4>;
  clocks = <&clk 434>,
   <&clk 448>,
   <&clk 435>;
  clock-names = "disp-axi", "csi_mclk", "disp_dcic";
  power-domains = <&dispmix_pd>;
  status = "disabled";
 };

 mipi_csi_1: mipi_csi@32e30000 {
  compatible = "fsl,imx8mm-mipi-csi";
  reg = <0x0 0x32e30000 0x0 0x1000>;
  interrupts = <0 17 4>;
  clock-frequency = <333000000>;
  clocks = <&clk 376>,
   <&clk 377>,
   <&clk 434>,
   <&clk 435>;
  clock-names = "mipi_clk", "phy_clk", "disp_axi", "disp_apb";
  bus-width = <4>;
  csi-gpr = <&dispmix_gpr>;
  power-domains = <&mipi_pd>;
  status = "disabled";
 };

 gpio1: gpio@30200000 {
  compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x30200000 0x0 0x10000>;
  interrupts = <0 64 4>,
        <0 65 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio2: gpio@30210000 {
  compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x30210000 0x0 0x10000>;
  interrupts = <0 66 4>,
        <0 67 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio3: gpio@30220000 {
  compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x30220000 0x0 0x10000>;
  interrupts = <0 68 4>,
        <0 69 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio4: gpio@30230000 {
  compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x30230000 0x0 0x10000>;
  interrupts = <0 70 4>,
        <0 71 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio5: gpio@30240000 {
  compatible = "fsl,imx8mm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x30240000 0x0 0x10000>;
  interrupts = <0 72 4>,
        <0 73 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 tmu: tmu@30260000 {
  compatible = "fsl,imx8mm-tmu";
  reg = <0x0 0x30260000 0x0 0x10000>;
  clocks = <&clk 438>;
  interrupt = <0 49 4>;
  little-endian;
  u-boot,dm-pre-reloc;
  #thermal-sensor-cells = <0>;
 };

 thermal-zones {

  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu>;
   trips {
    cpu_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
     <&A53_0 (~0) (~0)>;
    };
   };
  };
 };

 iomuxc: pinctrl@30330000 {
  compatible = "fsl,imx8mm-iomuxc";
  reg = <0x0 0x30330000 0x0 0x10000>;
 };

 gpr: iomuxc-gpr@30340000 {
  compatible = "fsl,imx8mm-iomuxc-gpr", "fsl,imx7d-iomuxc-gpr", "syscon";
  reg = <0x0 0x30340000 0x0 0x10000>;
 };

 anatop: anatop@30360000 {
  compatible = "fsl,imx8mm-anatop", "syscon", "simple-bus";
  reg = <0x0 0x30360000 0x0 0x10000>;
 };

 snvs: snvs@30370000 {
  compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
  reg = <0x0 0x30370000 0x0 0x10000>;

  snvs_rtc: snvs-rtc-lp{
   compatible = "fsl,sec-v4.0-mon-rtc-lp";
   regmap =<&snvs>;
   offset = <0x34>;
   interrupts = <0 19 4>,
         <0 20 4>;
  };

  snvs_pwrkey: snvs-powerkey {
   compatible = "fsl,sec-v4.0-pwrkey";
   regmap = <&snvs>;
   interrupts = <0 4 4>;
   linux,keycode = <116>;
   wakeup-source;
  };
 };

 clk: clock-controller@30380000 {
  compatible = "fsl,imx8mm-ccm";
  reg = <0x0 0x30380000 0x0 0x10000>;
  #clock-cells = <1>;
  clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
    <&clk_ext3>, <&clk_ext4>;
  clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
         "clk_ext3", "clk_ext4";
 };

 src: src@30390000 {
  compatible = "fsl,imx8mm-src", "fsl,imx8mq-src", "syscon";
  reg = <0x0 0x30390000 0x0 0x10000>;
  interrupts = <0 89 4>;
  #reset-cells = <1>;
 };

 gpc: gpc@303a0000 {
  compatible = "fsl,imx8mm-gpc", "fsl,imx8mq-gpc", "syscon";
  reg = <0x0 0x303a0000 0x0 0x10000>;
  interrupt-controller;
  interrupts = <0 87 4>;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
 };

 system_counter: timer@306a0000 {
  compatible = "nxp,sysctr-timer";
  reg = <0x0 0x306a0000 0x0 0x10000>,
        <0x0 0x306b0000 0x0 0x10000>,
        <0x0 0x306c0000 0x0 0x10000>;
  clock-frequency = <8000000>;
  interrupts = <0 47 4>,
        <0 48 4>;
 };

 uart1: serial@30860000 {
  compatible = "fsl,imx8mm-uart",
        "fsl,imx6q-uart", "fsl,imx21-uart";
  reg = <0x0 0x30860000 0x0 0x10000>;
  interrupts = <0 26 4>;
  clocks = <&clk 417>,
   <&clk 417>;
  clock-names = "ipg", "per";
  dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 uart3: serial@30880000 {
  compatible = "fsl,imx8mm-uart",
        "fsl,imx6q-uart", "fsl,imx21-uart";
  reg = <0x0 0x30880000 0x0 0x10000>;
  interrupts = <0 28 4>;
  clocks = <&clk 419>,
   <&clk 419>;
  clock-names = "ipg", "per";
  dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 uart2: serial@30890000 {
  compatible = "fsl,imx8mm-uart",
        "fsl,imx6q-uart", "fsl,imx21-uart";
  reg = <0x0 0x30890000 0x0 0x10000>;
  interrupts = <0 27 4>;
  clocks = <&clk 418>,
   <&clk 418>;
  clock-names = "ipg", "per";
  status = "disabled";
 };

 i2c1: i2c@30a20000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
  reg = <0x0 0x30a20000 0x0 0x10000>;
  interrupts = <0 35 4>;
  clocks = <&clk 393>;
  status = "disabled";
 };

 i2c2: i2c@30a30000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
  reg = <0x0 0x30a30000 0x0 0x10000>;
  interrupts = <0 36 4>;
  clocks = <&clk 394>;
  status = "disabled";
 };

 i2c3: i2c@30a40000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
  reg = <0x0 0x30a40000 0x0 0x10000>;
  interrupts = <0 37 4>;
  clocks = <&clk 395>;
  status = "disabled";
 };

 i2c4: i2c@30a50000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8mm-i2c", "fsl,imx21-i2c";
  reg = <0x0 0x30a50000 0x0 0x10000>;
  interrupts = <0 38 4>;
  clocks = <&clk 396>;
  status = "disabled";
 };

 uart4: serial@30a60000 {
  compatible = "fsl,imx8mq-uart",
        "fsl,imx6q-uart", "fsl,imx21-uart";
  reg = <0x0 0x30a60000 0x0 0x10000>;
  interrupts = <0 29 4>;
  clocks = <&clk 420>,
   <&clk 420>;
  clock-names = "ipg", "per";
  dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
  dma-names = "rx", "tx";
  status = "disabled";
 };


 imx_rpmsg: imx_rpmsg {
  compatible = "fsl,rpmsg-bus", "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  mu: mu@30aa0000 {
   compatible = "fsl,imx8mq-mu", "fsl,imx6sx-mu";
   reg = <0x0 0x30aa0000 0x0 0x10000>;
   interrupts = <0 88 4>;
   clocks = <&clk 447>;
   clock-names = "mu";
   status = "disabled";
  };

  rpmsg: rpmsg{
   compatible = "fsl,imx8mq-rpmsg";
   status = "disabled";
  };
 };

 ocotp: ocotp-ctrl@30350000 {
  compatible = "fsl,imx8mq-ocotp", "fsl,imx7d-ocotp", "syscon";
  reg = <0 0x30350000 0 0x10000>;
  clocks = <&clk 397>;

  #address-cells = <1>;
  #size-cells = <1>;
 };

 dispmix_gpr: display-gpr@32e28000 {
  compatible = "fsl, imx8mm-iomuxc-gpr", "syscon";
  reg = <0x0 0x32e28000 0x0 0x100>;
 };

 usbg1: usbg1 {
  compatible = "fsl,imx27-usb-gadget";
  dr_mode = "peripheral";
  chipidea,usb = <&usbotg1>;
  status = "okay";
 };

 usbg2: usbg2 {
  compatible = "fsl,imx27-usb-gadget";
  dr_mode = "peripheral";
  chipidea,usb = <&usbotg2>;
  status = "okay";
 };

 usbotg1: usb@32e40000 {
  compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb", "fsl,imx27-usb";
  reg = <0x0 0x32e40000 0x0 0x200>;
  interrupts = <0 40 4>;
  clocks = <&clk 421>;
  clock-names = "usb1_ctrl_root_clk";
  assigned-clocks = <&clk 88>,
      <&clk 178>;
  assigned-clock-parents = <&clk 64>,
      <&clk 50>;
  fsl,usbphy = <&usbphynop1>;
  fsl,usbmisc = <&usbmisc1 0>;
  power-domains = <&usb_otg1_pd>;
  status = "disabled";
 };

 usbphynop1: usbphynop1 {
  compatible = "usb-nop-xceiv";
  clocks = <&clk 179>;
  assigned-clocks = <&clk 179>;
  assigned-clock-parents = <&clk 50>;
  clock-names = "main_clk";
 };

 usbmisc1: usbmisc@32e40200 {
  #index-cells = <1>;
  compatible = "fsl,imx7d-usbmisc", "fsl,imx6q-usbmisc";
  reg = <0x0 0x32e40200 0x0 0x200>;
 };

 usbotg2: usb@32e50000 {
  compatible = "fsl,imx8mm-usb", "fsl,imx7d-usb", "fsl,imx27-usb";
  reg = <0x0 0x32e50000 0x0 0x200>;
  interrupts = <0 41 4>;
  clocks = <&clk 421>;
  clock-names = "usb1_ctrl_root_clk";
  assigned-clocks = <&clk 88>,
    <&clk 178>;
  assigned-clock-parents = <&clk 64>,
    <&clk 50>;
  fsl,usbphy = <&usbphynop2>;
  fsl,usbmisc = <&usbmisc2 0>;
  power-domains = <&usb_otg2_pd>;
  status = "disabled";
 };

 usbphynop2: usbphynop2 {
  compatible = "usb-nop-xceiv";
  clocks = <&clk 179>;
  assigned-clocks = <&clk 179>;
  assigned-clock-parents = <&clk 50>;
  clock-names = "main_clk";
 };

 usbmisc2: usbmisc@32e50200 {
  #index-cells = <1>;
  compatible = "fsl,imx7d-usbmisc", "fsl,imx6q-usbmisc";
  reg = <0x0 0x32e50200 0x0 0x200>;
 };

 usdhc1: mmc@30b40000 {
  compatible = "fsl,imx8mm-usdhc", "fsl,imx8qm-usdhc";
  reg = <0x0 0x30b40000 0x0 0x10000>;
  interrupts = <0 22 4>;
  clocks = <&clk 0>,
    <&clk 119>,
    <&clk 423>;
  clock-names = "ipg", "ahb", "per";
  assigned-clocks = <&clk 351>;
  assigned-clock-rates = <400000000>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;
  bus-width = <4>;
  status = "disabled";
 };

 usdhc2: mmc@30b50000 {
  compatible = "fsl,imx8mm-usdhc", "fsl,imx8qm-usdhc";
  reg = <0x0 0x30b50000 0x0 0x10000>;
  interrupts = <0 23 4>;
  clocks = <&clk 0>,
    <&clk 119>,
    <&clk 424>;
  clock-names = "ipg", "ahb", "per";
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;
  bus-width = <4>;
  status = "disabled";
 };

 usdhc3: mmc@30b60000 {
  compatible = "fsl,imx8mm-usdhc", "fsl,imx8qm-usdhc";
  reg = <0x0 0x30b60000 0x0 0x10000>;
  interrupts = <0 24 4>;
  clocks = <&clk 0>,
    <&clk 119>,
    <&clk 437>;
  clock-names = "ipg", "ahb", "per";
  assigned-clocks = <&clk 437>;
  assigned-clock-rates = <400000000>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;
  bus-width = <4>;
  status = "disabled";
 };

 sai1: sai@30010000 {
  compatible = "fsl,imx8mq-sai",
        "fsl,imx6sx-sai";
  reg = <0x0 0x30010000 0x0 0x10000>;
  interrupts = <0 95 4>;
  clocks = <&clk 406>,
    <&clk 0>,
    <&clk 405>,
    <&clk 0>, <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dmas = <&sdma2 0 2 0>, <&sdma2 1 2 0>;
  dma-names = "rx", "tx";
  fsl,dataline = <0 0xff 0xff>;
  status = "disabled";
 };

 sai2: sai@30020000 {
  compatible = "fsl,imx8mq-sai",
        "fsl,imx6sx-sai";
  reg = <0x0 0x30020000 0x0 0x10000>;
  interrupts = <0 96 4>;
  clocks = <&clk 408>,
   <&clk 0>,
   <&clk 407>,
   <&clk 0>, <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 sai3: sai@30030000 {
  compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai", "fsl,imx6sx-sai";
  reg = <0x0 0x30030000 0x0 0x10000>;
  interrupts = <0 50 4>;
  clocks = <&clk 410>,
    <&clk 0>,
    <&clk 409>,
    <&clk 0>, <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 sai5: sai@30050000 {
  compatible = "fsl,imx8mm-sai", "fsl,imx8mq-sai", "fsl,imx6sx-sai";
  reg = <0x0 0x30050000 0x0 0x10000>;
  interrupts = <0 90 4>;
  clocks = <&clk 414>,
    <&clk 0>,
    <&clk 413>,
    <&clk 0>, <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
  dma-names = "rx", "tx";
  fsl,shared-interrupt;
  fsl,dataline = <0 0xf 0xf>;
  status = "disabled";
 };

 sai6: sai@30060000 {
  compatible = "fsl,imx8mq-sai",
        "fsl,imx6sx-sai";
  reg = <0x0 0x30060000 0x0 0x10000>;
  interrupts = <0 90 4>;
  clocks = <&clk 416>,
    <&clk 0>,
    <&clk 415>,
    <&clk 0>, <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
  dma-names = "rx", "tx";
  fsl,shared-interrupt;
  status = "disabled";
 };

 micfil: micfil@30080000 {
  compatible = "fsl,imx8mm-micfil";
  reg = <0x0 0x30080000 0x0 0x10000>;
  interrupts = <0 44 4>,
        <0 45 4>,
        <0 109 4>,
        <0 110 4>;
  clocks = <&clk 445>,
    <&clk 432>,
    <&clk 38>,
    <&clk 39>,
    <&clk 6>;
  clock-names = "ipg_clk", "ipg_clk_app",
         "pll8k", "pll11k", "clkext3";
  dmas = <&sdma2 24 26 0x80000000>;
  dma-names = "rx";
  status = "disabled";
 };

 spdif1: spdif@30090000 {
  compatible = "fsl,imx8mm-spdif";
  reg = <0x0 0x30090000 0x0 0x10000>;
  interrupts = <0 6 4>;
  clocks = <&clk 139>,
    <&clk 2>,
    <&clk 344>,
    <&clk 0>,
    <&clk 0>,
    <&clk 0>,
    <&clk 139>,
    <&clk 0>,
    <&clk 0>,
    <&clk 0>;
  clock-names = "core", "rxtx0",
         "rxtx1", "rxtx2",
         "rxtx3", "rxtx4",
         "rxtx5", "rxtx6",
         "rxtx7", "spba";
  dmas = <&sdma2 28 18 0>, <&sdma2 29 18 0>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 sdma1: dma-controller@30bd0000 {
  compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma", "fsl,imx7d-sdma";
  reg = <0x0 0x30bd0000 0x0 0x10000>;
  interrupts = <0 2 4>;
  clocks = <&clk 440>,
    <&clk 440>;
  clock-names = "ipg", "ahb";
  #dma-cells = <3>;
  fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
  status = "okay";
 };

 sdma2: dma-controller@302c0000 {
  compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma", "fsl,imx7d-sdma";
  reg = <0x0 0x302c0000 0x0 0x10000>;
  interrupts = <0 103 4>;
  clocks = <&clk 441>,
    <&clk 441>;
  clock-names = "ipg", "ahb";
  #dma-cells = <3>;
  fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
  fsl,ratio-1-1;
  status = "okay";
 };

 sdma3: dma-controller@302b0000 {
  compatible = "fsl,imx8mm-sdma", "fsl,imx8mq-sdma", "fsl,imx7d-sdma";
  reg = <0x0 0x302b0000 0x0 0x10000>;
  interrupts = <0 34 4>;
  clocks = <&clk 442>,
    <&clk 442>;
  clock-names = "ipg", "ahb";
  #dma-cells = <3>;
  fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
  fsl,ratio-1-1;
  status = "okay";
 };

 wdog1: wdog@30280000 {
  compatible = "fsl,imx21-wdt";
  reg = <0 0x30280000 0 0x10000>;
  interrupts = <0 78 4>;
  clocks = <&clk 425>;
  status = "disabled";
 };

 wdog2: wdog@30290000 {
  compatible = "fsl,imx21-wdt";
  reg = <0 0x30290000 0 0x10000>;
  interrupts = <0 79 4>;
  clocks = <&clk 426>;
  status = "disabled";
 };

 wdog3: wdog@302a0000 {
  compatible = "fsl,imx21-wdt";
  reg = <0 0x302a0000 0 0x10000>;
  interrupts = <0 10 4>;
  clocks = <&clk 427>;
  status = "disabled";
 };

 flexspi: flexspi@30bb0000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8mm-flexspi";
  reg = <0 0x30bb0000 0 0x10000>, <0 0x08000000 0 0x10000000>;
  reg-names = "FlexSPI", "FlexSPI-memory";
  interrupts = <0 107 4>;
  clocks = <&clk 403>;
  clock-names = "fspi";
  assigned-clock-rates = <80000000>;
  assigned-clocks = <&clk 167>;
  assigned-clock-parents = <&clk 56>;
  status = "disabled";
 };

 ecspi1: ecspi@30820000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
  reg = <0x0 0x30820000 0x0 0x10000>;
  interrupts = <0 31 4>;
  clocks = <&clk 388>,
   <&clk 388>;
  clock-names = "ipg", "per";
  dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 ecspi2: ecspi@30830000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
  reg = <0x0 0x30830000 0x0 0x10000>;
  interrupts = <0 32 4>;
  clocks = <&clk 389>,
   <&clk 389>;
  clock-names = "ipg", "per";
  dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 ecspi3: ecspi@30840000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8mm-ecspi", "fsl,imx51-ecspi";
  reg = <0x0 0x30840000 0x0 0x10000>;
  interrupts = <0 33 4>;
  clocks = <&clk 390>,
   <&clk 390>;
  clock-names = "ipg", "per";
  dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 fec1: ethernet@30be0000 {
  compatible = "fsl,imx8mm-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
  reg = <0x0 0x30be0000 0x0 0x10000>;
  interrupts = <0 118 4>,
        <0 119 4>,
        <0 120 4>;
  clocks = <&clk 391>,
    <&clk 391>,
    <&clk 347>,
    <&clk 346>,
    <&clk 348>;
  clock-names = "ipg", "ahb", "ptp",
   "enet_clk_ref", "enet_out";
  assigned-clocks = <&clk 82>,
      <&clk 164>,
      <&clk 163>,
      <&clk 347>;
  assigned-clock-parents = <&clk 54>,
      <&clk 58>,
      <&clk 59>;
  assigned-clock-rates = <0>, <0>, <125000000>, <100000000>;
  stop-mode = <&gpr 0x10 3>;
  fsl,num-tx-queues=<3>;
  fsl,num-rx-queues=<3>;
  fsl,wakeup_irq = <2>;
  status = "disabled";
 };

 dma_cap: dma_cap {
  compatible = "dma-capability";
  only-dma-mask32 = <1>;
 };

 imx_ion: imx_ion {
  compatible = "fsl,mxc-ion";
  fsl,heap-id = <0>;
 };

 lcdif: lcdif@32E00000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8mm-lcdif";
  reg = <0x0 0x32e00000 0x0 0x10000>;
  clocks = <&clk 337>,
    <&clk 434>,
    <&clk 435>;
  clock-names = "pix", "disp-axi", "disp-apb";
  assigned-clocks = <&clk 154>,
      <&clk 85>,
      <&clk 86>;
  assigned-clock-parents = <&clk 40>,
      <&clk 65>,
      <&clk 56>;
  assigned-clock-rate = <594000000>, <500000000>, <200000000>;
  interrupts = <0 5 4>;
  lcdif-gpr = <&dispmix_gpr>;
  power-domains = <&dispmix_pd>;
  status = "disabled";

  lcdif_disp0: port@0 {
   reg = <0>;

   lcdif_to_dsim: endpoint {
    remote-endpoint = <&dsim_from_lcdif>;
   };
  };
 };

 mipi_dsi: mipi_dsi@32E10000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8mm-mipi-dsim";
  reg = <0x0 0x32e10000 0x0 0x400>;
  clocks = <&clk 372>,
    <&clk 373>;
  clock-names = "cfg", "pll-ref";
  assigned-clocks = <&clk 189>,
      <&clk 190>;
  assigned-clock-parents = <&clk 54>,
      <&clk 40>;
  assigned-clock-rates = <266000000>, <594000000>;
  interrupts = <0 18 4>;
  dsi-gpr = <&dispmix_gpr>;
  power-domains = <&mipi_pd>;
  status = "disabled";

  port@0 {
   dsim_from_lcdif: endpoint {
    remote-endpoint = <&lcdif_to_dsim>;
   };
  };
 };

 display-subsystem {
  compatible = "fsl,imx-display-subsystem";
  ports = <&lcdif_disp0>;
 };

 pcie0: pcie@0x33800000 {
  compatible = "fsl,imx8mm-pcie", "snps,dw-pcie";
  reg = <0x0 0x33800000 0x0 0x400000>, <0x0 0x32f00000 0x0 0x10000>,
   <0x0 0x1ff00000 0x0 0x80000>;
  reg-names = "dbi", "phy", "config";
  reserved-region = <&rpmsg_reserved>;
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";
  ranges = <0x81000000 0 0x00000000 0x0 0x1ff80000 0 0x00010000
      0x82000000 0 0x18000000 0x0 0x18000000 0 0x07f00000>;
  num-lanes = <1>;
  interrupts = <0 122 4>,
    <0 127 4>;
  interrupt-names = "msi";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0x7>;
  interrupt-map = <0 0 0 1 &gic 0 125 4>,
    <0 0 0 2 &gic 0 124 4>,
    <0 0 0 3 &gic 0 123 4>,
    <0 0 0 4 &gic 0 122 4>;
  clocks = <&clk 398>,
   <&clk 213>,
   <&clk 212>;
  clock-names = "pcie", "pcie_bus", "pcie_phy";
  fsl,max-link-speed = <2>;
  ctrl-id = <0>;
  power-domains = <&pcie0_pd>;
  status = "disabled";
 };

 pwm1: pwm@30660000 {
  compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x30660000 0x0 0x10000>;
  interrupts = <0 81 4>;
  clocks = <&clk 399>,
   <&clk 399>;
  clock-names = "ipg", "per";
  #pwm-cells = <2>;
  status = "disabled";
 };

 pwm2: pwm@30670000 {
  compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x30670000 0x0 0x10000>;
  interrupts = <0 82 4>;
  clocks = <&clk 400>,
   <&clk 400>;
  clock-names = "ipg", "per";
  #pwm-cells = <2>;
  status = "disabled";
 };

 pwm3: pwm@30680000 {
  compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x30680000 0x0 0x10000>;
  interrupts = <0 83 4>;
  clocks = <&clk 401>,
   <&clk 401>;
  clock-names = "ipg", "per";
  #pwm-cells = <2>;
  status = "disabled";
 };

 pwm4: pwm@30690000 {
  compatible = "fsl,imx8mm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x30690000 0x0 0x10000>;
  interrupts = <0 84 4>;
  clocks = <&clk 402>,
   <&clk 402>;
  clock-names = "ipg", "per";
  #pwm-cells = <2>;
  status = "disabled";
 };

 vpu_h1: vpu_h1@38320000 {
  compatible = "nxp,imx8mm-hantro-h1";
  reg = <0x0 0x38320000 0x0 0x10000>;
  reg-names = "regs_hantro_h1";
  interrupts = <0 30 4>;
  interrupt-names = "irq_hantro_h1";
  clocks = <&clk 430>, <&clk 439>;
  clock-names = "clk_hantro_h1", "clk_hantro_h1_bus";
  assigned-clocks = <&clk 204>,<&clk 84>;
  assigned-clock-parents = <&clk 43>, <&clk 56>;
  assigned-clock-rates = <600000000>, <800000000>;
  power-domains = <&vpu_h1_pd>;
  status = "disabled";
 };

 vpu_g1: vpu_g1@38300000 {
  compatible = "nxp,imx8mm-hantro";
  reg = <0x0 0x38300000 0x0 0x100000>;
  reg-names = "regs_hantro";
  interrupts = <0 7 4>;
  interrupt-names = "irq_hantro";
  clocks = <&clk 428>, <&clk 439>;
  clock-names = "clk_hantro", "clk_hantro_bus";
  assigned-clocks = <&clk 146>, <&clk 84>;
  assigned-clock-parents = <&clk 43>, <&clk 56>;
  assigned-clock-rates = <600000000>, <800000000>;
  power-domains = <&vpu_g1_pd>;
  status = "disabled";
 };

 vpu_g2: vpu_g2@38310000 {
  compatible = "nxp,imx8mm-hantro";
  reg = <0x0 0x38310000 0x0 0x100000>;
  reg-names = "regs_hantro";
  interrupts = <0 8 4>;
  interrupt-names = "irq_hantro";
  clocks = <&clk 431>, <&clk 439>;
  clock-names = "clk_hantro", "clk_hantro_bus";
  assigned-clocks = <&clk 147>, <&clk 84>;
  assigned-clock-parents = <&clk 43>, <&clk 56>;
  assigned-clock-rates = <600000000>, <800000000>;
  power-domains = <&vpu_g2_pd>;
  status = "disabled";
 };

 gpu: gpu@38000000 {
  compatible ="fsl,imx8mm-gpu", "fsl,imx6q-gpu";
  reg = <0x0 0x38000000 0x0 0x8000>, <0x0 0x38008000 0x0 0x8000>,
                        <0x0 0x40000000 0x0 0x80000000>, <0x0 0x0 0x0 0x8000000>;
  reg-names = "iobase_3d", "iobase_2d",
                        "phys_baseaddr", "contiguous_mem";
  interrupts = <0 3 4>,
                        <0 25 4>;
  interrupt-names = "irq_3d", "irq_2d";
  clocks = <&clk 422>,
   <&clk 0>,
   <&clk 429>,
   <&clk 126>,
   <&clk 446>,
   <&clk 429>,
   <&clk 126>;
  clock-names = "gpu3d_clk", "gpu3d_shader_clk",
                              "gpu3d_axi_clk", "gpu3d_ahb_clk",
         "gpu2d_clk", "gpu2d_axi_clk",
                              "gpu2d_ahb_clk";

  assigned-clocks = <&clk 69>, <&clk 70>, <&clk 89>, <&clk 90>,<&clk 42>, <&clk 126>;
  assigned-clock-parents = <&clk 42>,<&clk 42>, <&clk 56>, <&clk 56>;
  assigned-clock-rates = <0>, <0>, <0>,<0>,<1000000000>, <400000000>;

  power-domains = <&gpumix_pd>;

  status = "disabled";
 };

 crypto: caam@30900000 {
  compatible = "fsl,sec-v4.0";
  #address-cells = <0x1>;
  #size-cells = <0x1>;
  reg = <0 0x30900000 0 0x40000>;
  ranges = <0 0 0x30900000 0x40000>;
  interrupts = <0 91 4>;

  sec_jr0: jr0@1000 {
    compatible = "fsl,sec-v4.0-job-ring";
    reg = <0x1000 0x1000>;
    interrupts = <0 105 4>;
  };

  sec_jr1: jr1@2000 {
    compatible = "fsl,sec-v4.0-job-ring";
    reg = <0x2000 0x1000>;
    interrupts = <0 106 4>;
  };

  sec_jr2: jr2@3000 {
    compatible = "fsl,sec-v4.0-job-ring";
    reg = <0x3000 0x1000>;
    interrupts = <0 114 4>;
  };
 };

 caam_sm: caam-sm@00100000 {
  compatible = "fsl,imx6q-caam-sm";
  reg = <0 0x00100000 0 0x8000>;
 };

 caam_snvs: caam-snvs@30370000 {
  compatible = "fsl,imx6q-caam-snvs";
  reg = <0 0x30370000 0 0x10000>;
 };

 irq_sec_vio: caam_secvio {
  compatible = "fsl,imx7d-caam-secvio", "fsl,imx6q-caam-secvio";
  interrupts = <0 20 4>;
  jtag-tamper = "disabled";
  watchdog-tamper = "enabled";
  internal-boot-tamper = "enabled";
  external-pin-tamper = "disabled";
 };

 dma_apbh: dma-apbh@33000000 {
  compatible = "fsl,imx7d-dma-apbh", "fsl,imx28-dma-apbh";
  reg = <0 0x33000000 0 0x2000>;
  interrupts = <0 12 4>,
        <0 12 4>,
        <0 12 4>,
        <0 12 4>;
  interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
  #dma-cells = <1>;
  dma-channels = <4>;
  clocks = <&clk 455>;
 };

 gpmi: gpmi-nand@33002000{
  compatible = "fsl,imx7d-gpmi-nand";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0 0x33002000 0 0x2000>, <0 0x33004000 0 0x4000>;
  reg-names = "gpmi-nand", "bch";
  interrupts = <0 14 4>;
  interrupt-names = "bch";
  clocks = <&clk 404>,
   <&clk 455>;
  clock-names = "gpmi_io", "gpmi_bch_apb";
  dmas = <&dma_apbh 0>;
  dma-names = "rx-tx";
  status = "disabled";
 };
};

&A53_0 {
 operating-points = <

  1800000 1000000
  1600000 950000
  1200000 850000
 >;
 clocks = <&clk 76>, <&clk 66>,
  <&clk 24>, <&clk 44>,
  <&clk 56>;
 clock-names = "a53", "arm_a53_src", "arm_pll",
  "arm_pll_out", "sys1_pll_800m";
 clock-latency = <61036>;
 #cooling-cells = <2>;
};
# 10 "arch/arm/dts/.fsl-imx8mm-ddr4-val.dtb.pre.tmp" 2

/ {
 model = "FSL i.MX8MM DDR4 Validation board";
 compatible = "fsl,imx8mm-val", "fsl,imx8mm";

 chosen {
  bootargs = "console=ttymxc1,115200 earlycon=ec_imx6q,0x30890000,115200";
  stdout-patch = &uart2;
 };

 reg_usdhc2_vmmc: regulator-usdhc2 {
  compatible = "regulator-fixed";
  regulator-name = "VSD_3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&gpio2 19 0>;
  enable-active-high;
  startup-delay-us = <100>;
  u-boot,off-on-delay-us = <12000>;
 };
};

&iomuxc {
 pinctrl-names = "default";

 imx8mm-val {
  pinctrl_fec1: fec1grp {
   fsl,pins = <
    0x068 0x2D0 0x000 0x0 0x0 0x3
    0x06C 0x2D4 0x4C0 0x0 0x1 0x3
    0x070 0x2D8 0x000 0x0 0x0 0x1f
    0x074 0x2DC 0x000 0x0 0x0 0x1f
    0x078 0x2E0 0x000 0x0 0x0 0x1f
    0x07C 0x2E4 0x000 0x0 0x0 0x1f
    0x09C 0x304 0x000 0x0 0x0 0x91
    0x098 0x300 0x000 0x0 0x0 0x91
    0x094 0x2FC 0x000 0x0 0x0 0x91
    0x090 0x2F8 0x000 0x0 0x0 0x91
    0x084 0x2EC 0x000 0x0 0x0 0x1f
    0x08C 0x2F4 0x000 0x0 0x0 0x91
    0x088 0x2F0 0x000 0x0 0x0 0x91
    0x080 0x2E8 0x000 0x0 0x0 0x1f
    0x1B4 0x41C 0x000 0x5 0x0 0x19
   >;
  };

  pinctrl_flexspi: flexspigrp {
   fsl,pins = <
    0x0F4 0x35C 0x000 0x1 0x0 0x1c4
    0x0F8 0x360 0x000 0x1 0x0 0x84

    0x10C 0x374 0x000 0x1 0x0 0x84
    0x110 0x378 0x000 0x1 0x0 0x84
    0x114 0x37C 0x000 0x1 0x0 0x84
    0x118 0x380 0x000 0x1 0x0 0x84
   >;
  };

  pinctrl_i2c1: i2c1grp {
   fsl,pins = <
    0x214 0x47C 0x000 0x0 0x0 0x400001c3
    0x218 0x480 0x000 0x0 0x0 0x400001c3
   >;
  };

  pinctrl_i2c2: i2c2grp {
   fsl,pins = <
    0x21C 0x484 0x000 0x0 0x0 0x400001c3
    0x220 0x488 0x000 0x0 0x0 0x400001c3
   >;
  };

  pinctrl_i2c3: i2c3grp {
   fsl,pins = <
    0x224 0x48C 0x000 0x0 0x0 0x400001c3
    0x228 0x490 0x000 0x0 0x0 0x400001c3
   >;
  };

  pinctrl_i2c1_gpio: i2c1grp-gpio {
   fsl,pins = <
    0x214 0x47C 0x000 0x5 0x0 0x1c3
    0x218 0x480 0x000 0x5 0x0 0x1c3
   >;
  };

  pinctrl_i2c2_gpio: i2c2grp-gpio {
   fsl,pins = <
    0x21C 0x484 0x000 0x5 0x0 0x1c3
    0x220 0x488 0x000 0x5 0x0 0x1c3
   >;
  };

  pinctrl_i2c3_gpio: i2c3grp-gpio {
   fsl,pins = <
    0x224 0x48C 0x000 0x5 0x0 0x1c3
    0x228 0x490 0x000 0x5 0x0 0x1c3
   >;
  };

  pinctrl_pmic: pmicirq {
   fsl,pins = <
    0x034 0x29C 0x000 0x0 0x0 0x41
   >;
  };

  pinctrl_uart2: uart1grp {
   fsl,pins = <
    0x23C 0x4A4 0x4FC 0x0 0x0 0x49
    0x240 0x4A8 0x000 0x0 0x0 0x49
   >;
  };

  pinctrl_usdhc2_gpio: usdhc2grpgpio {
   fsl,pins = <
    0x0EC 0x354 0x000 0x5 0x0 0x41
   >;
  };

  pinctrl_usdhc2: usdhc2grp {
   fsl,pins = <
    0x0D4 0x33C 0x000 0x0 0x0 0x190
    0x0D8 0x340 0x000 0x0 0x0 0x1d0
    0x0DC 0x344 0x000 0x0 0x0 0x1d0
    0x0E0 0x348 0x000 0x0 0x0 0x1d0
    0x0E4 0x34C 0x000 0x0 0x0 0x1d0
    0x0E8 0x350 0x000 0x0 0x0 0x1d0
    0x038 0x2A0 0x000 0x1 0x0 0x1d0
   >;
  };

  pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
   fsl,pins = <
    0x0D4 0x33C 0x000 0x0 0x0 0x194
    0x0D8 0x340 0x000 0x0 0x0 0x1d4
    0x0DC 0x344 0x000 0x0 0x0 0x1d4
    0x0E0 0x348 0x000 0x0 0x0 0x1d4
    0x0E4 0x34C 0x000 0x0 0x0 0x1d4
    0x0E8 0x350 0x000 0x0 0x0 0x1d4
    0x038 0x2A0 0x000 0x1 0x0 0x1d0
   >;
  };

  pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
   fsl,pins = <
    0x0D4 0x33C 0x000 0x0 0x0 0x196
    0x0D8 0x340 0x000 0x0 0x0 0x1d6
    0x0DC 0x344 0x000 0x0 0x0 0x1d6
    0x0E0 0x348 0x000 0x0 0x0 0x1d6
    0x0E4 0x34C 0x000 0x0 0x0 0x1d6
    0x0E8 0x350 0x000 0x0 0x0 0x1d6
    0x038 0x2A0 0x000 0x1 0x0 0x1d0
   >;
  };

  pinctrl_usdhc3: usdhc3grp {
   fsl,pins = <
    0x138 0x3A0 0x000 0x12 0x0 0x40000190
    0x13C 0x3A4 0x000 0x2 0x0 0x1d0
    0x11C 0x384 0x000 0x2 0x0 0x1d0
    0x120 0x388 0x000 0x2 0x0 0x1d0
    0x124 0x38C 0x000 0x2 0x0 0x1d0
    0x128 0x390 0x000 0x2 0x0 0x1d0
    0x130 0x398 0x000 0x2 0x0 0x1d0
    0x100 0x368 0x000 0x2 0x0 0x1d0
    0x104 0x36C 0x000 0x2 0x0 0x1d0
    0x108 0x370 0x000 0x2 0x0 0x1d0
    0x0FC 0x364 0x000 0x2 0x0 0x190
   >;
  };

  pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
   fsl,pins = <
    0x138 0x3A0 0x000 0x12 0x0 0x40000194
    0x13C 0x3A4 0x000 0x2 0x0 0x1d4
    0x11C 0x384 0x000 0x2 0x0 0x1d4
    0x120 0x388 0x000 0x2 0x0 0x1d4
    0x124 0x38C 0x000 0x2 0x0 0x1d4
    0x128 0x390 0x000 0x2 0x0 0x1d4
    0x130 0x398 0x000 0x2 0x0 0x1d4
    0x100 0x368 0x000 0x2 0x0 0x1d4
    0x104 0x36C 0x000 0x2 0x0 0x1d4
    0x108 0x370 0x000 0x2 0x0 0x1d4
    0x0FC 0x364 0x000 0x2 0x0 0x194
   >;
  };

  pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
   fsl,pins = <
    0x138 0x3A0 0x000 0x12 0x0 0x40000196
    0x13C 0x3A4 0x000 0x2 0x0 0x1d6
    0x11C 0x384 0x000 0x2 0x0 0x1d6
    0x120 0x388 0x000 0x2 0x0 0x1d6
    0x124 0x38C 0x000 0x2 0x0 0x1d6
    0x128 0x390 0x000 0x2 0x0 0x1d6
    0x130 0x398 0x000 0x2 0x0 0x1d6
    0x100 0x368 0x000 0x2 0x0 0x1d6
    0x104 0x36C 0x000 0x2 0x0 0x1d6
    0x108 0x370 0x000 0x2 0x0 0x1d6
    0x0FC 0x364 0x000 0x2 0x0 0x196
   >;
  };

  pinctrl_wdog: wdoggrp {
   fsl,pins = <
    0x030 0x298 0x000 0x1 0x0 0xc6
   >;
  };
 };
};

&i2c1 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c1>;
 pinctrl-1 = <&pinctrl_i2c1_gpio>;
 scl-gpios = <&gpio5 14 0>;
 sda-gpios = <&gpio5 15 0>;
 status = "okay";

 pmic: bd71837@4b {
  reg = <0x4b>;
  compatible = "rohm,bd71837";

  pinctrl-0 = <&pinctrl_pmic>;
  gpio_intr = <&gpio1 3 1>;

  gpo {
   rohm,drv = <0x0C>;
  };

  regulators {
   #address-cells = <1>;
   #size-cells = <0>;

   bd71837,pmic-buck2-uses-i2c-dvs;
   bd71837,pmic-buck2-dvs-voltage = <1000000>, <900000>, <0>;

   buck1_reg: regulator@0 {
    reg = <0>;
    regulator-compatible = "buck1";
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <1300000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <1250>;
   };

   buck2_reg: regulator@1 {
    reg = <1>;
    regulator-compatible = "buck2";
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <1300000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-ramp-delay = <1250>;
   };

   buck3_reg: regulator@2 {
    reg = <2>;
    regulator-compatible = "buck3";
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <1300000>;
   };

   buck4_reg: regulator@3 {
    reg = <3>;
    regulator-compatible = "buck4";
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <1300000>;
   };

   buck5_reg: regulator@4 {
    reg = <4>;
    regulator-compatible = "buck5";
    regulator-min-microvolt = <700000>;
    regulator-max-microvolt = <1350000>;
    regulator-boot-on;
    regulator-always-on;
   };

   buck6_reg: regulator@5 {
    reg = <5>;
    regulator-compatible = "buck6";
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   buck7_reg: regulator@6 {
    reg = <6>;
    regulator-compatible = "buck7";
    regulator-min-microvolt = <1605000>;
    regulator-max-microvolt = <1995000>;
    regulator-boot-on;
    regulator-always-on;
   };

   buck8_reg: regulator@7 {
    reg = <7>;
    regulator-compatible = "buck8";
    regulator-min-microvolt = <800000>;
    regulator-max-microvolt = <1400000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo1_reg: regulator@8 {
    reg = <8>;
    regulator-compatible = "ldo1";
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo2_reg: regulator@9 {
    reg = <9>;
    regulator-compatible = "ldo2";
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <900000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo3_reg: regulator@10 {
    reg = <10>;
    regulator-compatible = "ldo3";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo4_reg: regulator@11 {
    reg = <11>;
    regulator-compatible = "ldo4";
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo5_reg: regulator@12 {
    reg = <12>;
    regulator-compatible = "ldo5";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
   };

   ldo6_reg: regulator@13 {
    reg = <13>;
    regulator-compatible = "ldo6";
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
   };

   ldo7_reg: regulator@14 {
    reg = <14>;
    regulator-compatible = "ldo7";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;
   };
  };
 };
};

&i2c2 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c2>;
 pinctrl-1 = <&pinctrl_i2c2_gpio>;
 scl-gpios = <&gpio5 16 0>;
 sda-gpios = <&gpio5 17 0>;
 status = "okay";

 typec_ptn5110_1: ptn5110@50 {
  compatible = "usb,tcpci";
  reg = <0x50>;
  src-pdos = <0x380190c8>;
  snk-pdos = <0x380190c8 0x3802d0c8>;
  max-snk-mv = <9000>;
  max-snk-ma = <2000>;
  op-snk-mw = <9000>;
  max-snk-mw = <18000>;
  port-type = "drp";
  default-role = "sink";
 };

 typec_ptn5110_2: ptn5110@52 {
  compatible = "usb,tcpci";
  reg = <0x52>;
  src-pdos = <0x380190c8>;
  snk-pdos = <0x380190c8 0x3802d0c8>;
  max-snk-mv = <9000>;
  max-snk-ma = <2000>;
  op-snk-mw = <9000>;
  max-snk-mw = <18000>;
  port-type = "drp";
  default-role = "sink";
 };
};

&i2c3 {
 clock-frequency = <100000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c3>;
 pinctrl-1 = <&pinctrl_i2c3_gpio>;
 scl-gpios = <&gpio5 18 0>;
 sda-gpios = <&gpio5 19 0>;
 status = "okay";
};

&flexspi {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexspi>;
 status = "okay";

 flash0: n25q256a@0 {
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "spi-flash";
  spi-max-frequency = <29000000>;
  spi-nor,ddr-quad-read-dummy = <8>;
 };
};

&fec1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy0>;
 fsl,magic-packet;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0>;
   at803x,led-act-blind-workaround;
   at803x,eee-okay;
   at803x,vddio-1p8v;
  };
 };
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
 bus-width = <4>;
 non-removable;
 vmmc-supply = <&reg_usdhc2_vmmc>;
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&wdog1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wdog>;
 fsl,ext-reset-output;
 status = "okay";
};

&A53_0 {
 arm-supply = <&buck2_reg>;
};

&usbotg1 {
 status = "okay";
 extcon = <&typec_ptn5110_1>;
};

&usbotg2 {
 status = "okay";
 extcon = <&typec_ptn5110_2>;
};
