#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May 26 13:38:37 2023
# Process ID: 7080
# Current directory: C:/Users/Mihnea/Desktop/proiect_psn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23576 C:\Users\Mihnea\Desktop\proiect_psn\ssd.xpr
# Log file: C:/Users/Mihnea/Desktop/proiect_psn/vivado.log
# Journal file: C:/Users/Mihnea/Desktop/proiect_psn\vivado.jou
# Running On: DESKTOP-4SNUS8S, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 8, Host memory: 8384 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mihnea/Desktop/proiect_psn/ssd.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 1136.441 ; gain = 341.324
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1486.285 ; gain = 333.836
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1881.715 ; gain = 395.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:14]
INFO: [Synth 8-3491] module 'num_15b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/num_15b.vhd:5' bound to instance 'p1' of component 'num_15b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:101]
INFO: [Synth 8-638] synthesizing module 'num_15b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/num_15b.vhd:10]
WARNING: [Synth 8-614] signal 'aux' is read in the process but is not in the sensitivity list [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/num_15b.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'num_15b' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/num_15b.vhd:10]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux4.vhd:5' bound to instance 'p2' of component 'mux4' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:104]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux4.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux4' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux4.vhd:11]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux8.vhd:5' bound to instance 'p3' of component 'mux8' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:111]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux8.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux8' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux8.vhd:11]
INFO: [Synth 8-3491] module 'Numarator_rev_1_15' declared at 'C:/Users/Mihnea/Desktop/Numarator_rev_1_15.vhd:5' bound to instance 'p4' of component 'Numarator_rev_1_15' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Numarator_rev_1_15' [C:/Users/Mihnea/Desktop/Numarator_rev_1_15.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Numarator_rev_1_15' (0#1) [C:/Users/Mihnea/Desktop/Numarator_rev_1_15.vhd:14]
INFO: [Synth 8-3491] module 'SSD_DEC' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/SSD_DEC.vhd:4' bound to instance 'p5' of component 'SSD_DEC' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:123]
INFO: [Synth 8-638] synthesizing module 'SSD_DEC' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/SSD_DEC.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'SSD_DEC' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/SSD_DEC.vhd:14]
INFO: [Synth 8-3491] module 'Registru_4b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:5' bound to instance 'p6' of component 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Registru_4b' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:14]
INFO: [Synth 8-3491] module 'Registru_4b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:5' bound to instance 'p7' of component 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:147]
INFO: [Synth 8-3491] module 'Registru_4b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:5' bound to instance 'p8' of component 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:153]
INFO: [Synth 8-3491] module 'Registru_4b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:5' bound to instance 'p9' of component 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:159]
INFO: [Synth 8-3491] module 'Registru_4b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:5' bound to instance 'p10' of component 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:165]
INFO: [Synth 8-3491] module 'UC' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/UC.vhd:4' bound to instance 'p12' of component 'UC' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:172]
INFO: [Synth 8-638] synthesizing module 'UC' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/UC.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UC' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/UC.vhd:25]
INFO: [Synth 8-3491] module 'Comparator_4b' declared at 'C:/Users/Mihnea/Desktop/Comparator_4b.vhd:4' bound to instance 'p13' of component 'Comparator_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Comparator_4b' [C:/Users/Mihnea/Desktop/Comparator_4b.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Comparator_4b' (0#1) [C:/Users/Mihnea/Desktop/Comparator_4b.vhd:11]
INFO: [Synth 8-3491] module 'Comparator_4b' declared at 'C:/Users/Mihnea/Desktop/Comparator_4b.vhd:4' bound to instance 'p14' of component 'Comparator_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:197]
INFO: [Synth 8-3491] module 'Comparator_4b' declared at 'C:/Users/Mihnea/Desktop/Comparator_4b.vhd:4' bound to instance 'p15' of component 'Comparator_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:14]
WARNING: [Synth 8-3848] Net init6 in module/entity main does not have driver. [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:24]
WARNING: [Synth 8-7129] Port up in module UC is either unconnected or has no load
WARNING: [Synth 8-7129] Port down in module UC is either unconnected or has no load
WARNING: [Synth 8-7129] Port init6 in module SSD_DEC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1995.586 ; gain = 509.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1995.586 ; gain = 509.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1995.586 ; gain = 509.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1995.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/constrs_1/new/basys3.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2062.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2107.035 ; gain = 620.750
35 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 2107.035 ; gain = 620.750
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2130.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:14]
INFO: [Synth 8-3491] module 'num_15b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/num_15b.vhd:5' bound to instance 'p1' of component 'num_15b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:101]
INFO: [Synth 8-638] synthesizing module 'num_15b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/num_15b.vhd:10]
WARNING: [Synth 8-614] signal 'aux' is read in the process but is not in the sensitivity list [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/num_15b.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'num_15b' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/num_15b.vhd:10]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux4.vhd:5' bound to instance 'p2' of component 'mux4' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:104]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux4.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux4' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux4.vhd:11]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux8.vhd:5' bound to instance 'p3' of component 'mux8' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:111]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux8.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux8' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/mux8.vhd:11]
INFO: [Synth 8-3491] module 'Numarator_rev_1_15' declared at 'C:/Users/Mihnea/Desktop/Numarator_rev_1_15.vhd:5' bound to instance 'p4' of component 'Numarator_rev_1_15' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Numarator_rev_1_15' [C:/Users/Mihnea/Desktop/Numarator_rev_1_15.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Numarator_rev_1_15' (0#1) [C:/Users/Mihnea/Desktop/Numarator_rev_1_15.vhd:14]
INFO: [Synth 8-3491] module 'SSD_DEC' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/SSD_DEC.vhd:4' bound to instance 'p5' of component 'SSD_DEC' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:123]
INFO: [Synth 8-638] synthesizing module 'SSD_DEC' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/SSD_DEC.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'SSD_DEC' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/SSD_DEC.vhd:14]
INFO: [Synth 8-3491] module 'Registru_4b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:5' bound to instance 'p6' of component 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Registru_4b' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:14]
INFO: [Synth 8-3491] module 'Registru_4b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:5' bound to instance 'p7' of component 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:147]
INFO: [Synth 8-3491] module 'Registru_4b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:5' bound to instance 'p8' of component 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:153]
INFO: [Synth 8-3491] module 'Registru_4b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:5' bound to instance 'p9' of component 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:159]
INFO: [Synth 8-3491] module 'Registru_4b' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/Registru_4b.vhd:5' bound to instance 'p10' of component 'Registru_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:165]
INFO: [Synth 8-3491] module 'UC' declared at 'C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/UC.vhd:4' bound to instance 'p12' of component 'UC' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:172]
INFO: [Synth 8-638] synthesizing module 'UC' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/UC.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UC' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/UC.vhd:25]
INFO: [Synth 8-3491] module 'Comparator_4b' declared at 'C:/Users/Mihnea/Desktop/Comparator_4b.vhd:4' bound to instance 'p13' of component 'Comparator_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Comparator_4b' [C:/Users/Mihnea/Desktop/Comparator_4b.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Comparator_4b' (0#1) [C:/Users/Mihnea/Desktop/Comparator_4b.vhd:11]
INFO: [Synth 8-3491] module 'Comparator_4b' declared at 'C:/Users/Mihnea/Desktop/Comparator_4b.vhd:4' bound to instance 'p14' of component 'Comparator_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:197]
INFO: [Synth 8-3491] module 'Comparator_4b' declared at 'C:/Users/Mihnea/Desktop/Comparator_4b.vhd:4' bound to instance 'p15' of component 'Comparator_4b' [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:14]
WARNING: [Synth 8-3848] Net init6 in module/entity main does not have driver. [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/sources_1/new/main.vhd:24]
WARNING: [Synth 8-7129] Port up in module UC is either unconnected or has no load
WARNING: [Synth 8-7129] Port down in module UC is either unconnected or has no load
WARNING: [Synth 8-7129] Port init6 in module SSD_DEC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2130.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2130.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2130.367 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2130.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/Mihnea/Desktop/proiect_psn/ssd.srcs/constrs_1/new/basys3.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2185.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2185.109 ; gain = 54.742
35 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2185.109 ; gain = 54.742
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 27 13:05:16 2023...
