[View]
Entity=testbench_for_top
Architecture=
TopLevelType=2
[file:.\src\softprocessor_constants.vhd]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\Clock_prescaler.vhd]
Enabled=1
[file:.\src\constant_values.vhd]
Enabled=1
[file:.\src\Control_unit.vhd]
Enabled=1
[file:.\src\Data_memory.bde]
Enabled=1
[file:.\src\GPIO.vhd]
Enabled=1
[file:.\src\Instruction_decoder.vhd]
Enabled=1
[file:.\src\MMIO.bde]
Enabled=1
[file:.\src\MUX2_8bit_read_data.vhd]
Enabled=1
[file:.\src\MUX2_8bit_src1.vhd]
Enabled=1
[file:.\src\MUX2_8bit_src2.vhd]
Enabled=1
[file:.\src\MUX2_16bit_addr.vhd]
Enabled=1
[file:.\src\MUX2_16bit_branch.vhd]
Enabled=1
[file:.\src\MUX2_16bit_PC.vhd]
Enabled=1
[file:.\src\MUX4_8bit.vhd]
Enabled=1
[file:.\src\Program_counter.vhd]
Enabled=1
[file:.\src\Program_memory.vhd]
Enabled=1
[file:.\src\Register_file.vhd]
Enabled=1
[file:.\src\Reset_LED.vhd]
Enabled=1
[file:.\src\SRAM.vhd]
Enabled=1
[file:.\src\UART_Rx.vhd]
Enabled=1
[file:.\src\UART_Tx.vhd]
Enabled=1
[file:.\compile\MMIO.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\Data_memory.vhd]
Generated=TRUE
Enabled=1
[file:.\src\top.bde]
Enabled=1
[file:.\compile\top.vhd]
Generated=TRUE
Enabled=1
[file:.\src\Adder_16bit.vhd]
Enabled=1
[file:.\src\top_tb.vhd]
Enabled=1
[file:.\src\top_tb_runtest.do]
Enabled=1
[file:.\src\testbench\top_tb.vhd]
Enabled=1
[file:.\src\testbench\top_tb_runtest.do]
Enabled=1
[file:.\src\Arty-S7-50-Master.xdc]
Enabled=1
[file:.\src\constraints\Arty-S7-50-Master.xdc]
Enabled=1
[file:.\synthesis\top.edn]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=Soutys8_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\top.vhd]
Enabled=1
LIB=Soutys8_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\implement\top.v]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=Soutys8_timing
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\implement\top.sdf]
Enabled=1
[file:.\implement\glbl.v]
Enabled=1
LIB=Soutys8_timing
SIM.FUNC.INCLUDED=0
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\src\ALU_tb.vhd]
Enabled=1
[file:.\src\ALU_tb_runtest.do]
Enabled=1
[file:.\src\testbench\ALU_tb.vhd]
Enabled=1
[file:.\src\testbench\ALU_tb_runtest.do]
Enabled=1
[file:.\src\testbench\Data_memory_tb_runtest.do]
Enabled=1
[file:.\src\testbench\SRAM_tb.vhd]
Enabled=1
[file:.\src\testbench\GPIO_tb_runtest.do]
Enabled=1
[file:.\src\testbench\GPIO_tb.vhd]
Enabled=1
[file:.\src\testbench\Program_counter_tb.vhd]
Enabled=1
[file:.\src\testbench\Program_counter_tb_runtest.do]
Enabled=1
[file:.\src\testbench\SRAM_tb_runtest.do]
Enabled=1
[file:.\src\testbench\Register_file_tb.vhd]
Enabled=1
[file:.\src\testbench\Register_file_tb_runtest.do]
Enabled=1
[file:.\src\testbench\UART_Rx_tb.vhd]
Enabled=1
[file:.\src\testbench\UART_Rx_tb_runtest.do]
Enabled=1
[file:.\src\temp.bde]
Enabled=1
