# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ForGenerate1_Verilog_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_Verilog {C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_Verilog/ForGenerate1_Verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:23 on May 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_Verilog" C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_Verilog/ForGenerate1_Verilog.v 
# -- Compiling module MyOr2
# -- Compiling module ForGenerate1_Verilog
# 
# Top level modules:
# 	ForGenerate1_Verilog
# End time: 21:22:23 on May 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_Verilog/simulation/modelsim {C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_Verilog/simulation/modelsim/ForGenerate1_Verilog.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:23 on May 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_Verilog/simulation/modelsim" C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_Verilog/simulation/modelsim/ForGenerate1_Verilog.vt 
# -- Compiling module ForGenerate1_Verilog_vlg_tst
# 
# Top level modules:
# 	ForGenerate1_Verilog_vlg_tst
# End time: 21:22:23 on May 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  ForGenerate1_Verilog_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" ForGenerate1_Verilog_vlg_tst 
# Start time: 21:22:23 on May 16,2024
# Loading work.ForGenerate1_Verilog_vlg_tst
# Loading work.ForGenerate1_Verilog
# Loading work.MyOr2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 50 ns
# Running testbench at CIC
# End time: 21:26:53 on May 16,2024, Elapsed time: 0:04:30
# Errors: 0, Warnings: 0
