// Seed: 1104691119
module module_0 (
    input uwire id_0,
    output wor id_1,
    input tri1 id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    output tri0 id_8,
    output tri id_9,
    input uwire id_10,
    input supply0 id_11,
    output wire id_12,
    output wor id_13,
    input supply1 id_14,
    input tri1 id_15
    , id_28,
    output wor id_16
    , id_29,
    input wire id_17
    , id_30,
    output wire id_18,
    output supply1 id_19,
    input supply0 id_20,
    input supply1 id_21,
    output supply1 id_22,
    input wire id_23,
    input wand id_24,
    output tri id_25,
    input supply1 id_26
    , id_31
);
  wire id_32;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    input  tri0 id_4,
    output wor  id_5,
    input  tri1 id_6,
    output wor  id_7,
    input  tri  id_8
);
  wire id_10;
  module_0(
      id_6,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_6,
      id_1,
      id_7,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_8,
      id_6,
      id_7,
      id_0,
      id_3,
      id_7,
      id_6,
      id_0,
      id_2,
      id_0,
      id_8,
      id_3,
      id_0
  );
  assign id_5 = id_1;
  wire id_11;
  assign id_7 = 1;
  wire id_12;
  assign id_2 = id_4;
  wire id_13;
endmodule
