1 9 demux1to4 4 fast 61 D:/FPGA/verilog-labs/06-demux-1to4/simulation/questa/rtl_work 0 0 0 0 46 0
1 9 testbench 4 fast 61 D:/FPGA/verilog-labs/06-demux-1to4/simulation/questa/rtl_work 0 0 0 0 63 0
