[{"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-07-18T17:16:34+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1e6gr62/tenstorrent_wormhole_dev_kits_and_workstations/\"> <img alt=\"Tenstorrent Wormhole Dev Kits and Workstations Power High-End AI Development\" src=\"https://external-preview.redd.it/5QmzDn6vcy-SBYDbz5MWci0QsgKszDAAsyqI4EbXD4Y.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=119d36e68546a06da7cfff3ed0bb552957869ed1\" title=\"Tenstorrent Wormhole Dev Kits and Workstations Power High-End AI Development\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br /> <span><a href=\"https://hothardware.com/news/tenstorrent-wormhole-developer-kits-workstations\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1e6gr62/tenstorrent_wormhole_dev_kits_and_workstations/\">[comments]</a></span> </td></tr></table>", "id": 890064, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1e6gr62/tenstorrent_wormhole_dev_kits_and_workstations", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source": "https://www.reddit.com/r/RISCV/.rss", "source_obj__id": 471, "status_code": 0, "tags": [], "thumbnail": "https://external-preview.redd.it/5QmzDn6vcy-SBYDbz5MWci0QsgKszDAAsyqI4EbXD4Y.jpg?width=640&crop=smart&auto=webp&s=119d36e68546a06da7cfff3ed0bb552957869ed1", "title": "Tenstorrent Wormhole Dev Kits and Workstations Power High-End AI Development", "user": null, "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-07-18T10:11:59+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1e67uqj/how_to_fix_this_issue_and_is_there_is_any/\"> <img alt=\"How to fix this issue? And is there is any tutorial available how to install spike on Ubuntu \" src=\"https://b.thumbs.redditmedia.com/4Fk8QINFfmL6WntAjKY6nQHKoqhCOuFwvhp1_uYbEUw.jpg\" title=\"How to fix this issue? And is there is any tutorial available how to install spike on Ubuntu \" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ChanceStuff21\"> /u/ChanceStuff21 </a> <br /> <span><a href=\"https://www.reddit.com/gallery/1e67uqj\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1e67uqj/how_to_fix_this_issue_and_is_there_is_any/\">[comments]</a></span> </td></tr></table>", "id": 887362, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1e67uqj/how_to_fix_this_issue_and_is_there_is_any", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source": "https://www.reddit.com/r/RISCV/.rss", "source_obj__id": 471, "status_code": 0, "tags": [], "thumbnail": "https://b.thumbs.redditmedia.com/4Fk8QINFfmL6WntAjKY6nQHKoqhCOuFwvhp1_uYbEUw.jpg", "title": "How to fix this issue? And is there is any tutorial available how to install spike on Ubuntu", "user": null, "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-07-18T08:58:23+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p><strong><em>Platima's Preface</em></strong></p> <p><em>I fully acknowledge that this may start one specific mod on a mad tirade about this topic akin to one of those rip-cord spinning toys, however, it struck my curiosity, so whilst most of this is ChatGPT-generated, I did a bit of my own proofing, and changed some parts where I feel they were biased, incorrect, or needed alternate wording or otherwise notes added.</em></p> <p><em>I welcome any input or further correction, and I share it here to help others learn as it appears to be something that is rather hard to find easy reading material about with a cursory web search</em></p> <h1>First off, what does tso.fence do?</h1> <p><code>tso.fence</code> is a memory barrier instruction used in RISC-V implementations to enforce memory ordering constraints, particularly in systems that adhere to Total Store Order (TSO) semantics.</p> <p>In simple form, the <code>tso.fence</code> instruction ensures that all", "id": 886870, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1e66sjt/why_is_it_we_see_tsofence_used_so_flagrantly_a", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source": "https://www.reddit.com/r/RISCV/.rss", "source_obj__id": 471, "status_code": 0, "tags": [], "thumbnail": null, "title": "Why is it we see `tso.fence` used so flagrantly? (A summary write-up by me, with possible rant in comments)", "user": null, "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-07-18T06:50:56+00:00", "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1e64yzy/imm_instruction_format_out_of_order/\"> <img alt=\"IMM Instruction Format Out of Order?\" src=\"https://a.thumbs.redditmedia.com/GmKE6mRy1DZtufZwj8Yf0PYdFKyDt15Dk_MR7Kr6QQ0.jpg\" title=\"IMM Instruction Format Out of Order?\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p><a href=\"https://preview.redd.it/a73xe8ou48dd1.png?width=1486&amp;format=png&amp;auto=webp&amp;s=12bd4de9ff1256f08b8b02098391d4be12f233e9\">https://preview.redd.it/a73xe8ou48dd1.png?width=1486&amp;format=png&amp;auto=webp&amp;s=12bd4de9ff1256f08b8b02098391d4be12f233e9</a></p> <p><a href=\"https://preview.redd.it/vf7kbcx158dd1.png?width=1890&amp;format=png&amp;auto=webp&amp;s=ace0689fc1cf1f904e6efa0879f2b47e472057fc\">https://preview.redd.it/vf7kbcx158dd1.png?width=1890&amp;format=png&amp;auto=webp&amp;s=ace0689fc1cf1f904e6efa0879f2b47e472057fc</a></p> <p>I've been trying to implement my own RISC-V processor but I've been struggling to understand the", "id": 886361, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1e64yzy/imm_instruction_format_out_of_order", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 86, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source": "https://www.reddit.com/r/RISCV/.rss", "source_obj__id": 471, "status_code": 0, "tags": [], "thumbnail": "https://a.thumbs.redditmedia.com/GmKE6mRy1DZtufZwj8Yf0PYdFKyDt15Dk_MR7Kr6QQ0.jpg", "title": "IMM Instruction Format Out of Order?", "user": null, "vote": 0}]