---
title: "References"
weight: 100
---

## Table of contents
- [Table of contents](#table-of-contents)
- [Digital system design and tools](#digital-system-design-and-tools)
- [Instruction Set Architecture](#instruction-set-architecture)
- [Processor microarchitecture & design](#processor-microarchitecture--design)
- [Microarchitecture isolation](#microarchitecture-isolation)
- [Power & electromagnetic side-channels](#power--electromagnetic-side-channels)

## Digital system design and tools

{{< bib
key = "Chisel"
title = "Chisel/FIRRTL Hardware Compiler Framework"
date = "2023"
link = "https://www.chisel-lang.org/"
>}}

{{< bib
key = "Verilator"
title = "Verilator"
author = "Snyder, Wilson"
date = "2022"
link = "https://veripool.org/verilator/"
>}}

## Instruction Set Architecture

{{< bib
key = "Patt2017"
title = "Computer Organization and Design RISC-V Edition: The Hardware Software Interface"
author = "Patterson, David A. and Hennessy, John L."
date = "April 2017"
>}}

{{< bib
key = "Wate2019"
title = "The RISC-V Instruction Set Manual Volume I: Unprivileged ISA"
author = "Waterman, Andrew and Asanovic, Krste"
date = "December 2019"
link = "https://riscv.org/technical/specifications/"
>}}

{{< bib
key = "Wate2021"
title = "The RISC-V Instruction Set Manual Volume II: Privileged Architecture"
author = "Waterman, Andrew and Asanovic, Krste"
date = "December 2021"
link = "https://riscv.org/technical/specifications/"
>}}

## Processor microarchitecture & design

{{< bib
key = "Henn2011"
title = "Computer Architecture: A Quantitative Approach"
author = "Hennessy, John L. and Patterson, David A."
date = "September 2011"
>}}

## Microarchitecture isolation

{{< bib
key = "Ge2018a"
title = "No Security Without Time Protection: We Need a New Hardware-Software Contract"
author = "Ge, Qian and Yarom, Yuval and Heiser, Gernot"
book = "9th Asia-Pacific Workshop on Systems (APSys'18)"
date = "2018"
link = "http://dl.acm.org/citation.cfm?doid=3265723.3265724"
>}}

{{< bib
key = "Koch2019"
title = "Spectre Attacks: Exploiting Speculative Execution"
author = "Kocher, Paul and Horn, Jann and Fogh, Anders and Genkin, Daniel and Gruss, Daniel and Haas, Werner and Hamburg, Mike and Lipp, Moritz and Mangard, Stefan and Prescher, Thomas and Schwarz, Michael and Yarom, Yuval"
book = "40th IEEE Symposium on Security and Privacy (S&P'19)"
date = "May 2019"
link = "https://meltdownattack.com/"
note = "There is a note."
>}}

{{< bib
key = "Lipp2018"
title = "Meltdown: Reading Kernel Memory from User Space"
author = "Lipp, Moritz and Schwarz, Michael and Gruss, Daniel and Prescher, Thomas and Haas, Werner and Fogh, Anders and Horn, Jann and Mangard, Stefan and Kocher, Paul and Genkin, Daniel and Yarom, Yuval and Hamburg, Mike"
book = "27th USENIX Security Symposium (USENIX Security'18)"
date = "August 2018"
link = "https://meltdownattack.com/"
>}}

{{< bib
key = "Van2018"
title = "Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient out-of-Order Execution"
author = "Van Bulck, Jo and Minkin, Marina and Weisse, Ofir and Genkin, Daniel and Kasikci, Baris and Piessens, Frank and Silberstein, Mark and Wenisch, Thomas F. and Yarom, Yuval and Strackx, Raoul"
book = "27th USENIX Security Symposium (USENIX Security'18)"
date = "August 2018"
>}}

{{< bib
key = "Weis2018"
title = "Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient out-of-Order Execution"
author = "Weisse, Ofir and Van Bulck, Jo and Minkin, Marina and Genkin, Daniel and Kasikci, Baris and Piessens, Frank and Silberstein, Mark and Strackx, Raoul and Wenisch, Thomas F. and Yarom, Yuval"
date = "2018"
>}}

## Power & electromagnetic side-channels

{{< bib
key = "Mars2021a"
title = "MIRACLE: MIcRo-ArChitectural Leakage Evaluation: A Study of Micro-Architectural Power Leakage across Many Devices"
author = "Marshall, Ben and Page, Dan and Webb, James"
date = "November 2021"
>}}

