
STM32H756ZG_Nucleo_sandbox_FCDEV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc64  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000150c  0800fe38  0800fe38  00010e38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011344  08011344  00013320  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011344  08011344  00012344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801134c  0801134c  00013320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801134c  0801134c  0001234c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011350  08011350  00012350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08011354  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001e0  08011534  000131e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000280  080115d4  00013280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000c1c  20000320  08011674  00013320  2**3
                  ALLOC
 12 ._user_heap_stack 00000604  20000f3c  08011674  00013f3c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00013320  2**0
                  CONTENTS, READONLY
 14 .debug_info   000257b9  00000000  00000000  00013350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003552  00000000  00000000  00038b09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001f10  00000000  00000000  0003c060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000180a  00000000  00000000  0003df70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029813  00000000  00000000  0003f77a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f3cc  00000000  00000000  00068f8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000feaa6  00000000  00000000  00088359  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00186dff  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00009e24  00000000  00000000  00186e44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006f  00000000  00000000  00190c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000320 	.word	0x20000320
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800fe1c 	.word	0x0800fe1c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000324 	.word	0x20000324
 800020c:	0800fe1c 	.word	0x0800fe1c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <MadgwickAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b09c      	sub	sp, #112	@ 0x70
 8001064:	af00      	add	r7, sp, #0
 8001066:	ed87 0a05 	vstr	s0, [r7, #20]
 800106a:	edc7 0a04 	vstr	s1, [r7, #16]
 800106e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001072:	edc7 1a02 	vstr	s3, [r7, #8]
 8001076:	ed87 2a01 	vstr	s4, [r7, #4]
 800107a:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800107e:	4bec      	ldr	r3, [pc, #944]	@ (8001430 <MadgwickAHRSupdateIMU+0x3d0>)
 8001080:	edd3 7a00 	vldr	s15, [r3]
 8001084:	eeb1 7a67 	vneg.f32	s14, s15
 8001088:	edd7 7a05 	vldr	s15, [r7, #20]
 800108c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001090:	4be8      	ldr	r3, [pc, #928]	@ (8001434 <MadgwickAHRSupdateIMU+0x3d4>)
 8001092:	edd3 6a00 	vldr	s13, [r3]
 8001096:	edd7 7a04 	vldr	s15, [r7, #16]
 800109a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800109e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010a2:	4be5      	ldr	r3, [pc, #916]	@ (8001438 <MadgwickAHRSupdateIMU+0x3d8>)
 80010a4:	edd3 6a00 	vldr	s13, [r3]
 80010a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010b4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80010b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010bc:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80010c0:	4bde      	ldr	r3, [pc, #888]	@ (800143c <MadgwickAHRSupdateIMU+0x3dc>)
 80010c2:	ed93 7a00 	vldr	s14, [r3]
 80010c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80010ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ce:	4bd9      	ldr	r3, [pc, #868]	@ (8001434 <MadgwickAHRSupdateIMU+0x3d4>)
 80010d0:	edd3 6a00 	vldr	s13, [r3]
 80010d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80010d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010e0:	4bd5      	ldr	r3, [pc, #852]	@ (8001438 <MadgwickAHRSupdateIMU+0x3d8>)
 80010e2:	edd3 6a00 	vldr	s13, [r3]
 80010e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80010ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010f2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80010f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010fa:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80010fe:	4bcf      	ldr	r3, [pc, #828]	@ (800143c <MadgwickAHRSupdateIMU+0x3dc>)
 8001100:	ed93 7a00 	vldr	s14, [r3]
 8001104:	edd7 7a04 	vldr	s15, [r7, #16]
 8001108:	ee27 7a27 	vmul.f32	s14, s14, s15
 800110c:	4bc8      	ldr	r3, [pc, #800]	@ (8001430 <MadgwickAHRSupdateIMU+0x3d0>)
 800110e:	edd3 6a00 	vldr	s13, [r3]
 8001112:	edd7 7a03 	vldr	s15, [r7, #12]
 8001116:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800111a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800111e:	4bc6      	ldr	r3, [pc, #792]	@ (8001438 <MadgwickAHRSupdateIMU+0x3d8>)
 8001120:	edd3 6a00 	vldr	s13, [r3]
 8001124:	edd7 7a05 	vldr	s15, [r7, #20]
 8001128:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800112c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001130:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001134:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001138:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800113c:	4bbf      	ldr	r3, [pc, #764]	@ (800143c <MadgwickAHRSupdateIMU+0x3dc>)
 800113e:	ed93 7a00 	vldr	s14, [r3]
 8001142:	edd7 7a03 	vldr	s15, [r7, #12]
 8001146:	ee27 7a27 	vmul.f32	s14, s14, s15
 800114a:	4bb9      	ldr	r3, [pc, #740]	@ (8001430 <MadgwickAHRSupdateIMU+0x3d0>)
 800114c:	edd3 6a00 	vldr	s13, [r3]
 8001150:	edd7 7a04 	vldr	s15, [r7, #16]
 8001154:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001158:	ee37 7a27 	vadd.f32	s14, s14, s15
 800115c:	4bb5      	ldr	r3, [pc, #724]	@ (8001434 <MadgwickAHRSupdateIMU+0x3d4>)
 800115e:	edd3 6a00 	vldr	s13, [r3]
 8001162:	edd7 7a05 	vldr	s15, [r7, #20]
 8001166:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800116a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800116e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001172:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001176:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800117a:	edd7 7a02 	vldr	s15, [r7, #8]
 800117e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001186:	d10e      	bne.n	80011a6 <MadgwickAHRSupdateIMU+0x146>
 8001188:	edd7 7a01 	vldr	s15, [r7, #4]
 800118c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d107      	bne.n	80011a6 <MadgwickAHRSupdateIMU+0x146>
 8001196:	edd7 7a00 	vldr	s15, [r7]
 800119a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800119e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a2:	f000 81e5 	beq.w	8001570 <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80011a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80011aa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80011ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80011b2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011ba:	edd7 7a00 	vldr	s15, [r7]
 80011be:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c6:	eeb0 0a67 	vmov.f32	s0, s15
 80011ca:	f000 fa6d 	bl	80016a8 <invSqrt>
 80011ce:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 80011d2:	ed97 7a02 	vldr	s14, [r7, #8]
 80011d6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80011da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011de:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 80011e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80011e6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80011ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011ee:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;
 80011f2:	ed97 7a00 	vldr	s14, [r7]
 80011f6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80011fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011fe:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8001202:	4b8e      	ldr	r3, [pc, #568]	@ (800143c <MadgwickAHRSupdateIMU+0x3dc>)
 8001204:	edd3 7a00 	vldr	s15, [r3]
 8001208:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800120c:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 8001210:	4b87      	ldr	r3, [pc, #540]	@ (8001430 <MadgwickAHRSupdateIMU+0x3d0>)
 8001212:	edd3 7a00 	vldr	s15, [r3]
 8001216:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800121a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 800121e:	4b85      	ldr	r3, [pc, #532]	@ (8001434 <MadgwickAHRSupdateIMU+0x3d4>)
 8001220:	edd3 7a00 	vldr	s15, [r3]
 8001224:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001228:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 800122c:	4b82      	ldr	r3, [pc, #520]	@ (8001438 <MadgwickAHRSupdateIMU+0x3d8>)
 800122e:	edd3 7a00 	vldr	s15, [r3]
 8001232:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001236:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 800123a:	4b80      	ldr	r3, [pc, #512]	@ (800143c <MadgwickAHRSupdateIMU+0x3dc>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001244:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001248:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 800124c:	4b78      	ldr	r3, [pc, #480]	@ (8001430 <MadgwickAHRSupdateIMU+0x3d0>)
 800124e:	edd3 7a00 	vldr	s15, [r3]
 8001252:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001256:	ee67 7a87 	vmul.f32	s15, s15, s14
 800125a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 800125e:	4b75      	ldr	r3, [pc, #468]	@ (8001434 <MadgwickAHRSupdateIMU+0x3d4>)
 8001260:	edd3 7a00 	vldr	s15, [r3]
 8001264:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001268:	ee67 7a87 	vmul.f32	s15, s15, s14
 800126c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 8001270:	4b6f      	ldr	r3, [pc, #444]	@ (8001430 <MadgwickAHRSupdateIMU+0x3d0>)
 8001272:	edd3 7a00 	vldr	s15, [r3]
 8001276:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800127a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800127e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 8001282:	4b6c      	ldr	r3, [pc, #432]	@ (8001434 <MadgwickAHRSupdateIMU+0x3d4>)
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800128c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001290:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 8001294:	4b69      	ldr	r3, [pc, #420]	@ (800143c <MadgwickAHRSupdateIMU+0x3dc>)
 8001296:	ed93 7a00 	vldr	s14, [r3]
 800129a:	4b68      	ldr	r3, [pc, #416]	@ (800143c <MadgwickAHRSupdateIMU+0x3dc>)
 800129c:	edd3 7a00 	vldr	s15, [r3]
 80012a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 80012a8:	4b61      	ldr	r3, [pc, #388]	@ (8001430 <MadgwickAHRSupdateIMU+0x3d0>)
 80012aa:	ed93 7a00 	vldr	s14, [r3]
 80012ae:	4b60      	ldr	r3, [pc, #384]	@ (8001430 <MadgwickAHRSupdateIMU+0x3d0>)
 80012b0:	edd3 7a00 	vldr	s15, [r3]
 80012b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 80012bc:	4b5d      	ldr	r3, [pc, #372]	@ (8001434 <MadgwickAHRSupdateIMU+0x3d4>)
 80012be:	ed93 7a00 	vldr	s14, [r3]
 80012c2:	4b5c      	ldr	r3, [pc, #368]	@ (8001434 <MadgwickAHRSupdateIMU+0x3d4>)
 80012c4:	edd3 7a00 	vldr	s15, [r3]
 80012c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012cc:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 80012d0:	4b59      	ldr	r3, [pc, #356]	@ (8001438 <MadgwickAHRSupdateIMU+0x3d8>)
 80012d2:	ed93 7a00 	vldr	s14, [r3]
 80012d6:	4b58      	ldr	r3, [pc, #352]	@ (8001438 <MadgwickAHRSupdateIMU+0x3d8>)
 80012d8:	edd3 7a00 	vldr	s15, [r3]
 80012dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80012e4:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80012e8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80012ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012f0:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80012f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001300:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8001304:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001308:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800130c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001310:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8001314:	edd7 7a01 	vldr	s15, [r7, #4]
 8001318:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800131c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001320:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8001324:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001328:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800132c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001330:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8001334:	edd7 7a02 	vldr	s15, [r7, #8]
 8001338:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800133c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001340:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001344:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001348:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800134c:	4b38      	ldr	r3, [pc, #224]	@ (8001430 <MadgwickAHRSupdateIMU+0x3d0>)
 800134e:	edd3 7a00 	vldr	s15, [r3]
 8001352:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001356:	ee37 7a27 	vadd.f32	s14, s14, s15
 800135a:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 800135e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001362:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001366:	ee37 7a67 	vsub.f32	s14, s14, s15
 800136a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800136e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001372:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8001376:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800137a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800137e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001382:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8001386:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800138a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800138e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001392:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8001396:	edd7 7a00 	vldr	s15, [r7]
 800139a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800139e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a2:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80013a6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80013aa:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80013ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013b2:	4b20      	ldr	r3, [pc, #128]	@ (8001434 <MadgwickAHRSupdateIMU+0x3d4>)
 80013b4:	edd3 7a00 	vldr	s15, [r3]
 80013b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013bc:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 80013c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80013c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013cc:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80013d0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80013d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013dc:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80013e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80013e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013ec:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80013f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013f4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80013f8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80013fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001400:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001404:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8001408:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800140c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001410:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001414:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001418:	edd7 7a00 	vldr	s15, [r7]
 800141c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001420:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001424:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8001428:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800142c:	e008      	b.n	8001440 <MadgwickAHRSupdateIMU+0x3e0>
 800142e:	bf00      	nop
 8001430:	2000033c 	.word	0x2000033c
 8001434:	20000340 	.word	0x20000340
 8001438:	20000344 	.word	0x20000344
 800143c:	20000004 	.word	0x20000004
 8001440:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001444:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001448:	4b91      	ldr	r3, [pc, #580]	@ (8001690 <MadgwickAHRSupdateIMU+0x630>)
 800144a:	edd3 7a00 	vldr	s15, [r3]
 800144e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001452:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8001456:	edd7 7a02 	vldr	s15, [r7, #8]
 800145a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800145e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001462:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001466:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800146a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800146e:	4b88      	ldr	r3, [pc, #544]	@ (8001690 <MadgwickAHRSupdateIMU+0x630>)
 8001470:	edd3 7a00 	vldr	s15, [r3]
 8001474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001478:	ee37 7a27 	vadd.f32	s14, s14, s15
 800147c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8001480:	edd7 7a01 	vldr	s15, [r7, #4]
 8001484:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001488:	ee77 7a67 	vsub.f32	s15, s14, s15
 800148c:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001490:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001494:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001498:	edd7 7a08 	vldr	s15, [r7, #32]
 800149c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014a4:	edd7 7a07 	vldr	s15, [r7, #28]
 80014a8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80014b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014bc:	eeb0 0a67 	vmov.f32	s0, s15
 80014c0:	f000 f8f2 	bl	80016a8 <invSqrt>
 80014c4:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 80014c8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80014cc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80014d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 80014d8:	ed97 7a08 	vldr	s14, [r7, #32]
 80014dc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80014e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e4:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 80014e8:	ed97 7a07 	vldr	s14, [r7, #28]
 80014ec:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80014f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f4:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 80014f8:	ed97 7a06 	vldr	s14, [r7, #24]
 80014fc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001500:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001504:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 8001508:	4b62      	ldr	r3, [pc, #392]	@ (8001694 <MadgwickAHRSupdateIMU+0x634>)
 800150a:	ed93 7a00 	vldr	s14, [r3]
 800150e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001516:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 800151a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800151e:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 8001522:	4b5c      	ldr	r3, [pc, #368]	@ (8001694 <MadgwickAHRSupdateIMU+0x634>)
 8001524:	ed93 7a00 	vldr	s14, [r3]
 8001528:	edd7 7a08 	vldr	s15, [r7, #32]
 800152c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001530:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8001534:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001538:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 800153c:	4b55      	ldr	r3, [pc, #340]	@ (8001694 <MadgwickAHRSupdateIMU+0x634>)
 800153e:	ed93 7a00 	vldr	s14, [r3]
 8001542:	edd7 7a07 	vldr	s15, [r7, #28]
 8001546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800154a:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 800154e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001552:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 8001556:	4b4f      	ldr	r3, [pc, #316]	@ (8001694 <MadgwickAHRSupdateIMU+0x634>)
 8001558:	ed93 7a00 	vldr	s14, [r3]
 800155c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001560:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001564:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8001568:	ee77 7a67 	vsub.f32	s15, s14, s15
 800156c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8001570:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8001574:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001698 <MadgwickAHRSupdateIMU+0x638>
 8001578:	ee27 7a87 	vmul.f32	s14, s15, s14
 800157c:	4b47      	ldr	r3, [pc, #284]	@ (800169c <MadgwickAHRSupdateIMU+0x63c>)
 800157e:	edd3 7a00 	vldr	s15, [r3]
 8001582:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001586:	4b45      	ldr	r3, [pc, #276]	@ (800169c <MadgwickAHRSupdateIMU+0x63c>)
 8001588:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 800158c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001590:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001698 <MadgwickAHRSupdateIMU+0x638>
 8001594:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001598:	4b41      	ldr	r3, [pc, #260]	@ (80016a0 <MadgwickAHRSupdateIMU+0x640>)
 800159a:	edd3 7a00 	vldr	s15, [r3]
 800159e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015a2:	4b3f      	ldr	r3, [pc, #252]	@ (80016a0 <MadgwickAHRSupdateIMU+0x640>)
 80015a4:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 80015a8:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80015ac:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001698 <MadgwickAHRSupdateIMU+0x638>
 80015b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015b4:	4b3b      	ldr	r3, [pc, #236]	@ (80016a4 <MadgwickAHRSupdateIMU+0x644>)
 80015b6:	edd3 7a00 	vldr	s15, [r3]
 80015ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015be:	4b39      	ldr	r3, [pc, #228]	@ (80016a4 <MadgwickAHRSupdateIMU+0x644>)
 80015c0:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 80015c4:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80015c8:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001698 <MadgwickAHRSupdateIMU+0x638>
 80015cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015d0:	4b2f      	ldr	r3, [pc, #188]	@ (8001690 <MadgwickAHRSupdateIMU+0x630>)
 80015d2:	edd3 7a00 	vldr	s15, [r3]
 80015d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015da:	4b2d      	ldr	r3, [pc, #180]	@ (8001690 <MadgwickAHRSupdateIMU+0x630>)
 80015dc:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80015e0:	4b2e      	ldr	r3, [pc, #184]	@ (800169c <MadgwickAHRSupdateIMU+0x63c>)
 80015e2:	ed93 7a00 	vldr	s14, [r3]
 80015e6:	4b2d      	ldr	r3, [pc, #180]	@ (800169c <MadgwickAHRSupdateIMU+0x63c>)
 80015e8:	edd3 7a00 	vldr	s15, [r3]
 80015ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015f0:	4b2b      	ldr	r3, [pc, #172]	@ (80016a0 <MadgwickAHRSupdateIMU+0x640>)
 80015f2:	edd3 6a00 	vldr	s13, [r3]
 80015f6:	4b2a      	ldr	r3, [pc, #168]	@ (80016a0 <MadgwickAHRSupdateIMU+0x640>)
 80015f8:	edd3 7a00 	vldr	s15, [r3]
 80015fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001600:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001604:	4b27      	ldr	r3, [pc, #156]	@ (80016a4 <MadgwickAHRSupdateIMU+0x644>)
 8001606:	edd3 6a00 	vldr	s13, [r3]
 800160a:	4b26      	ldr	r3, [pc, #152]	@ (80016a4 <MadgwickAHRSupdateIMU+0x644>)
 800160c:	edd3 7a00 	vldr	s15, [r3]
 8001610:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001614:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001618:	4b1d      	ldr	r3, [pc, #116]	@ (8001690 <MadgwickAHRSupdateIMU+0x630>)
 800161a:	edd3 6a00 	vldr	s13, [r3]
 800161e:	4b1c      	ldr	r3, [pc, #112]	@ (8001690 <MadgwickAHRSupdateIMU+0x630>)
 8001620:	edd3 7a00 	vldr	s15, [r3]
 8001624:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001628:	ee77 7a27 	vadd.f32	s15, s14, s15
 800162c:	eeb0 0a67 	vmov.f32	s0, s15
 8001630:	f000 f83a 	bl	80016a8 <invSqrt>
 8001634:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 8001638:	4b18      	ldr	r3, [pc, #96]	@ (800169c <MadgwickAHRSupdateIMU+0x63c>)
 800163a:	ed93 7a00 	vldr	s14, [r3]
 800163e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001646:	4b15      	ldr	r3, [pc, #84]	@ (800169c <MadgwickAHRSupdateIMU+0x63c>)
 8001648:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 800164c:	4b14      	ldr	r3, [pc, #80]	@ (80016a0 <MadgwickAHRSupdateIMU+0x640>)
 800164e:	ed93 7a00 	vldr	s14, [r3]
 8001652:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800165a:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <MadgwickAHRSupdateIMU+0x640>)
 800165c:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8001660:	4b10      	ldr	r3, [pc, #64]	@ (80016a4 <MadgwickAHRSupdateIMU+0x644>)
 8001662:	ed93 7a00 	vldr	s14, [r3]
 8001666:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800166a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166e:	4b0d      	ldr	r3, [pc, #52]	@ (80016a4 <MadgwickAHRSupdateIMU+0x644>)
 8001670:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <MadgwickAHRSupdateIMU+0x630>)
 8001676:	ed93 7a00 	vldr	s14, [r3]
 800167a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800167e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001682:	4b03      	ldr	r3, [pc, #12]	@ (8001690 <MadgwickAHRSupdateIMU+0x630>)
 8001684:	edc3 7a00 	vstr	s15, [r3]
}
 8001688:	bf00      	nop
 800168a:	3770      	adds	r7, #112	@ 0x70
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20000344 	.word	0x20000344
 8001694:	20000000 	.word	0x20000000
 8001698:	3c23d70a 	.word	0x3c23d70a
 800169c:	20000004 	.word	0x20000004
 80016a0:	2000033c 	.word	0x2000033c
 80016a4:	20000340 	.word	0x20000340

080016a8 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b088      	sub	sp, #32
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	ed87 0a01 	vstr	s0, [r7, #4]
	if (instability_fix == 0)
 80016b2:	4b34      	ldr	r3, [pc, #208]	@ (8001784 <invSqrt+0xdc>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d12d      	bne.n	8001716 <invSqrt+0x6e>
	{
		/* original code */
		float halfx = 0.5f * x;
 80016ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80016be:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80016c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016c6:	edc7 7a06 	vstr	s15, [r7, #24]
		float y = x;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	617b      	str	r3, [r7, #20]
		long i = *(long*)&y;
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	613b      	str	r3, [r7, #16]
		i = 0x5f3759df - (i>>1);
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	105a      	asrs	r2, r3, #1
 80016da:	4b2b      	ldr	r3, [pc, #172]	@ (8001788 <invSqrt+0xe0>)
 80016dc:	1a9b      	subs	r3, r3, r2
 80016de:	613b      	str	r3, [r7, #16]
		y = *(float*)&i;
 80016e0:	f107 0310 	add.w	r3, r7, #16
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	617b      	str	r3, [r7, #20]
		y = y * (1.5f - (halfx * y * y));
 80016e8:	ed97 7a05 	vldr	s14, [r7, #20]
 80016ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80016f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80016f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016fc:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001700:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001704:	edd7 7a05 	vldr	s15, [r7, #20]
 8001708:	ee67 7a27 	vmul.f32	s15, s14, s15
 800170c:	edc7 7a05 	vstr	s15, [r7, #20]
		return y;
 8001710:	edd7 7a05 	vldr	s15, [r7, #20]
 8001714:	e030      	b.n	8001778 <invSqrt+0xd0>
	}
	else if (instability_fix == 1)
 8001716:	4b1b      	ldr	r3, [pc, #108]	@ (8001784 <invSqrt+0xdc>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d120      	bne.n	8001760 <invSqrt+0xb8>
	{
		/* close-to-optimal  method with low cost from http://pizer.wordpress.com/2008/10/12/fast-inverse-square-root */
		unsigned int i = 0x5F1F1412 - (*(unsigned int*)&x >> 1);
 800171e:	1d3b      	adds	r3, r7, #4
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	085a      	lsrs	r2, r3, #1
 8001724:	4b19      	ldr	r3, [pc, #100]	@ (800178c <invSqrt+0xe4>)
 8001726:	1a9b      	subs	r3, r3, r2
 8001728:	60fb      	str	r3, [r7, #12]
		float tmp = *(float*)&i;
 800172a:	f107 030c 	add.w	r3, r7, #12
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	61fb      	str	r3, [r7, #28]
		return tmp * (1.69000231f - 0.714158168f * x * tmp * tmp);
 8001732:	edd7 7a01 	vldr	s15, [r7, #4]
 8001736:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001790 <invSqrt+0xe8>
 800173a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800173e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001742:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001746:	edd7 7a07 	vldr	s15, [r7, #28]
 800174a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800174e:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001794 <invSqrt+0xec>
 8001752:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001756:	edd7 7a07 	vldr	s15, [r7, #28]
 800175a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800175e:	e00b      	b.n	8001778 <invSqrt+0xd0>
	}
	else
	{
		/* optimal but expensive method: */
		return 1.0f / sqrtf(x);
 8001760:	edd7 7a01 	vldr	s15, [r7, #4]
 8001764:	eeb0 0a67 	vmov.f32	s0, s15
 8001768:	f00d ffcc 	bl	800f704 <sqrtf>
 800176c:	eeb0 7a40 	vmov.f32	s14, s0
 8001770:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001774:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}
}
 8001778:	eeb0 0a67 	vmov.f32	s0, s15
 800177c:	3720      	adds	r7, #32
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000008 	.word	0x20000008
 8001788:	5f3759df 	.word	0x5f3759df
 800178c:	5f1f1412 	.word	0x5f1f1412
 8001790:	3f36d312 	.word	0x3f36d312
 8001794:	3fd851ff 	.word	0x3fd851ff

08001798 <adxl375_write>:

// Optional: for serial debug display
char x_char[6], y_char[6], z_char[6];

void adxl375_write(uint8_t reg, uint8_t value)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af02      	add	r7, sp, #8
 800179e:	4603      	mov	r3, r0
 80017a0:	460a      	mov	r2, r1
 80017a2:	71fb      	strb	r3, [r7, #7]
 80017a4:	4613      	mov	r3, r2
 80017a6:	71bb      	strb	r3, [r7, #6]
    uint8_t data[2];
    data[0] = reg;
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	733b      	strb	r3, [r7, #12]
    data[1] = value;
 80017ac:	79bb      	ldrb	r3, [r7, #6]
 80017ae:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, ADXL375_ADDRESS, data, 2, HAL_MAX_DELAY);
 80017b0:	f107 020c 	add.w	r2, r7, #12
 80017b4:	f04f 33ff 	mov.w	r3, #4294967295
 80017b8:	9300      	str	r3, [sp, #0]
 80017ba:	2302      	movs	r3, #2
 80017bc:	21a6      	movs	r1, #166	@ 0xa6
 80017be:	4803      	ldr	r0, [pc, #12]	@ (80017cc <adxl375_write+0x34>)
 80017c0:	f006 f9c8 	bl	8007b54 <HAL_I2C_Master_Transmit>
}
 80017c4:	bf00      	nop
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000438 	.word	0x20000438

080017d0 <adxl375_read>:

uint8_t adxl375_read(uint8_t reg)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b088      	sub	sp, #32
 80017d4:	af04      	add	r7, sp, #16
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
    uint8_t value = 0;
 80017da:	2300      	movs	r3, #0
 80017dc:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c1, ADXL375_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, HAL_MAX_DELAY);
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	f04f 33ff 	mov.w	r3, #4294967295
 80017e6:	9302      	str	r3, [sp, #8]
 80017e8:	2301      	movs	r3, #1
 80017ea:	9301      	str	r3, [sp, #4]
 80017ec:	f107 030f 	add.w	r3, r7, #15
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	2301      	movs	r3, #1
 80017f4:	21a6      	movs	r1, #166	@ 0xa6
 80017f6:	4804      	ldr	r0, [pc, #16]	@ (8001808 <adxl375_read+0x38>)
 80017f8:	f006 fbd8 	bl	8007fac <HAL_I2C_Mem_Read>
    return value;
 80017fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000438 	.word	0x20000438

0800180c <adxl375_read_xyz>:

void adxl375_read_xyz(int16_t *x, int16_t *y, int16_t *z)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b088      	sub	sp, #32
 8001810:	af04      	add	r7, sp, #16
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c1, ADXL375_ADDRESS, ADXL375_REG_DATAX0, I2C_MEMADD_SIZE_8BIT, data_rec, 6, HAL_MAX_DELAY);
 8001818:	f04f 33ff 	mov.w	r3, #4294967295
 800181c:	9302      	str	r3, [sp, #8]
 800181e:	2306      	movs	r3, #6
 8001820:	9301      	str	r3, [sp, #4]
 8001822:	4b18      	ldr	r3, [pc, #96]	@ (8001884 <adxl375_read_xyz+0x78>)
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	2301      	movs	r3, #1
 8001828:	2232      	movs	r2, #50	@ 0x32
 800182a:	21a6      	movs	r1, #166	@ 0xa6
 800182c:	4816      	ldr	r0, [pc, #88]	@ (8001888 <adxl375_read_xyz+0x7c>)
 800182e:	f006 fbbd 	bl	8007fac <HAL_I2C_Mem_Read>

    *x = (int16_t)((data_rec[1] << 8) | data_rec[0]);
 8001832:	4b14      	ldr	r3, [pc, #80]	@ (8001884 <adxl375_read_xyz+0x78>)
 8001834:	785b      	ldrb	r3, [r3, #1]
 8001836:	b21b      	sxth	r3, r3
 8001838:	021b      	lsls	r3, r3, #8
 800183a:	b21a      	sxth	r2, r3
 800183c:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <adxl375_read_xyz+0x78>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	b21b      	sxth	r3, r3
 8001842:	4313      	orrs	r3, r2
 8001844:	b21a      	sxth	r2, r3
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)((data_rec[3] << 8) | data_rec[2]);
 800184a:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <adxl375_read_xyz+0x78>)
 800184c:	78db      	ldrb	r3, [r3, #3]
 800184e:	b21b      	sxth	r3, r3
 8001850:	021b      	lsls	r3, r3, #8
 8001852:	b21a      	sxth	r2, r3
 8001854:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <adxl375_read_xyz+0x78>)
 8001856:	789b      	ldrb	r3, [r3, #2]
 8001858:	b21b      	sxth	r3, r3
 800185a:	4313      	orrs	r3, r2
 800185c:	b21a      	sxth	r2, r3
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)((data_rec[5] << 8) | data_rec[4]);
 8001862:	4b08      	ldr	r3, [pc, #32]	@ (8001884 <adxl375_read_xyz+0x78>)
 8001864:	795b      	ldrb	r3, [r3, #5]
 8001866:	b21b      	sxth	r3, r3
 8001868:	021b      	lsls	r3, r3, #8
 800186a:	b21a      	sxth	r2, r3
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <adxl375_read_xyz+0x78>)
 800186e:	791b      	ldrb	r3, [r3, #4]
 8001870:	b21b      	sxth	r3, r3
 8001872:	4313      	orrs	r3, r2
 8001874:	b21a      	sxth	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	801a      	strh	r2, [r3, #0]
}
 800187a:	bf00      	nop
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000348 	.word	0x20000348
 8001888:	20000438 	.word	0x20000438

0800188c <adxl375_init>:

void adxl375_init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
    chipid = adxl375_read(ADXL375_REG_DEVID);  // Read device ID (should be 0xE5)
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff ff9d 	bl	80017d0 <adxl375_read>
 8001896:	4603      	mov	r3, r0
 8001898:	461a      	mov	r2, r3
 800189a:	4b08      	ldr	r3, [pc, #32]	@ (80018bc <adxl375_init+0x30>)
 800189c:	701a      	strb	r2, [r3, #0]

    adxl375_write(ADXL375_REG_DATA_FORMAT, 0x0B); // (0x0B = 00001011)
 800189e:	210b      	movs	r1, #11
 80018a0:	2031      	movs	r0, #49	@ 0x31
 80018a2:	f7ff ff79 	bl	8001798 <adxl375_write>
    adxl375_write(ADXL375_REG_BW_RATE, 0x0A);     // Set Output Data Rate to 100 Hz (0x0A = 00001010)
 80018a6:	210a      	movs	r1, #10
 80018a8:	202c      	movs	r0, #44	@ 0x2c
 80018aa:	f7ff ff75 	bl	8001798 <adxl375_write>
    adxl375_write(ADXL375_REG_POWER_CTL, 0x08);   // Set Measure bit (00001000)
 80018ae:	2108      	movs	r1, #8
 80018b0:	202d      	movs	r0, #45	@ 0x2d
 80018b2:	f7ff ff71 	bl	8001798 <adxl375_write>
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	2000034e 	.word	0x2000034e

080018c0 <adxl375_write_offsets>:
    }
}

// New functions for offset registers
void adxl375_write_offsets(int8_t ofx, int8_t ofy, int8_t ofz)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	71fb      	strb	r3, [r7, #7]
 80018ca:	460b      	mov	r3, r1
 80018cc:	71bb      	strb	r3, [r7, #6]
 80018ce:	4613      	mov	r3, r2
 80018d0:	717b      	strb	r3, [r7, #5]
    adxl375_write(ADXL375_REG_OFSX, (uint8_t)ofx);
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	4619      	mov	r1, r3
 80018d6:	201e      	movs	r0, #30
 80018d8:	f7ff ff5e 	bl	8001798 <adxl375_write>
    adxl375_write(ADXL375_REG_OFSY, (uint8_t)ofy);
 80018dc:	79bb      	ldrb	r3, [r7, #6]
 80018de:	4619      	mov	r1, r3
 80018e0:	201f      	movs	r0, #31
 80018e2:	f7ff ff59 	bl	8001798 <adxl375_write>
    adxl375_write(ADXL375_REG_OFSZ, (uint8_t)ofz);
 80018e6:	797b      	ldrb	r3, [r7, #5]
 80018e8:	4619      	mov	r1, r3
 80018ea:	2020      	movs	r0, #32
 80018ec:	f7ff ff54 	bl	8001798 <adxl375_write>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <adxl375_read_offsets>:

void adxl375_read_offsets(int8_t *ofx, int8_t *ofy, int8_t *ofz)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
    if (ofx != NULL) {
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d006      	beq.n	8001918 <adxl375_read_offsets+0x20>
        *ofx = (int8_t)adxl375_read(ADXL375_REG_OFSX);
 800190a:	201e      	movs	r0, #30
 800190c:	f7ff ff60 	bl	80017d0 <adxl375_read>
 8001910:	4603      	mov	r3, r0
 8001912:	b25a      	sxtb	r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	701a      	strb	r2, [r3, #0]
    }
    if (ofy != NULL) {
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d006      	beq.n	800192c <adxl375_read_offsets+0x34>
        *ofy = (int8_t)adxl375_read(ADXL375_REG_OFSY);
 800191e:	201f      	movs	r0, #31
 8001920:	f7ff ff56 	bl	80017d0 <adxl375_read>
 8001924:	4603      	mov	r3, r0
 8001926:	b25a      	sxtb	r2, r3
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	701a      	strb	r2, [r3, #0]
    }
    if (ofz != NULL) {
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d006      	beq.n	8001940 <adxl375_read_offsets+0x48>
        *ofz = (int8_t)adxl375_read(ADXL375_REG_OFSZ);
 8001932:	2020      	movs	r0, #32
 8001934:	f7ff ff4c 	bl	80017d0 <adxl375_read>
 8001938:	4603      	mov	r3, r0
 800193a:	b25a      	sxtb	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	701a      	strb	r2, [r3, #0]
    }
}
 8001940:	bf00      	nop
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <adxl375_calibrate>:

void adxl375_calibrate(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08e      	sub	sp, #56	@ 0x38
 800194c:	af00      	add	r7, sp, #0
    int32_t sum_x = 0, sum_y = 0, sum_z = 0;
 800194e:	2300      	movs	r3, #0
 8001950:	637b      	str	r3, [r7, #52]	@ 0x34
 8001952:	2300      	movs	r3, #0
 8001954:	633b      	str	r3, [r7, #48]	@ 0x30
 8001956:	2300      	movs	r3, #0
 8001958:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int16_t raw_x, raw_y, raw_z;

    for (int i = 0; i < ADXL375_CALIBRATION_SAMPLES; i++) {
 800195a:	2300      	movs	r3, #0
 800195c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800195e:	e020      	b.n	80019a2 <adxl375_calibrate+0x5a>
        adxl375_read_xyz(&raw_x, &raw_y, &raw_z);
 8001960:	f107 020e 	add.w	r2, r7, #14
 8001964:	f107 0110 	add.w	r1, r7, #16
 8001968:	f107 0312 	add.w	r3, r7, #18
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff ff4d 	bl	800180c <adxl375_read_xyz>
        sum_x += raw_x;
 8001972:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001976:	461a      	mov	r2, r3
 8001978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800197a:	4413      	add	r3, r2
 800197c:	637b      	str	r3, [r7, #52]	@ 0x34
        sum_y += raw_y;
 800197e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001982:	461a      	mov	r2, r3
 8001984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001986:	4413      	add	r3, r2
 8001988:	633b      	str	r3, [r7, #48]	@ 0x30
        sum_z += raw_z;
 800198a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800198e:	461a      	mov	r2, r3
 8001990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001992:	4413      	add	r3, r2
 8001994:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_Delay(10); // Delay between samples, as was in main.c
 8001996:	200a      	movs	r0, #10
 8001998:	f005 f9f0 	bl	8006d7c <HAL_Delay>
    for (int i = 0; i < ADXL375_CALIBRATION_SAMPLES; i++) {
 800199c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800199e:	3301      	adds	r3, #1
 80019a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019a4:	2b31      	cmp	r3, #49	@ 0x31
 80019a6:	dddb      	ble.n	8001960 <adxl375_calibrate+0x18>
    }

    float avg_x = (float)sum_x / ADXL375_CALIBRATION_SAMPLES;
 80019a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019aa:	ee07 3a90 	vmov	s15, r3
 80019ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019b2:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8001a70 <adxl375_calibrate+0x128>
 80019b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019ba:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float avg_y = (float)sum_y / ADXL375_CALIBRATION_SAMPLES;
 80019be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019c0:	ee07 3a90 	vmov	s15, r3
 80019c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019c8:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8001a70 <adxl375_calibrate+0x128>
 80019cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019d0:	edc7 7a08 	vstr	s15, [r7, #32]
    float avg_z = (float)sum_z / ADXL375_CALIBRATION_SAMPLES;
 80019d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019d6:	ee07 3a90 	vmov	s15, r3
 80019da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019de:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8001a70 <adxl375_calibrate+0x128>
 80019e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019e6:	edc7 7a07 	vstr	s15, [r7, #28]

    // Calculate offsets needed to make Z read 1G (approx) and X/Y read 0G
    // The sensitivity 49.0f mg/LSB is from adxl375.h
    float expected_1g_raw = 1000.0f / ADXL375_SENSITIVITY_MG_PER_LSB; 
 80019ea:	4b22      	ldr	r3, [pc, #136]	@ (8001a74 <adxl375_calibrate+0x12c>)
 80019ec:	61bb      	str	r3, [r7, #24]

    // Using the same offset calculation logic as was in main.c
    // The factor 4.0f was empirically derived or a simplification.
    // ADXL375 datasheet specifies offset register scale factor of 15.6 mg/LSB.
    int8_t offset_x = -(int8_t)(avg_x / 4.0f); 
 80019ee:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80019f2:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80019f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019fe:	edc7 7a01 	vstr	s15, [r7, #4]
 8001a02:	793b      	ldrb	r3, [r7, #4]
 8001a04:	b25b      	sxtb	r3, r3
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	425b      	negs	r3, r3
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	75fb      	strb	r3, [r7, #23]
    int8_t offset_y = -(int8_t)(avg_y / 4.0f);
 8001a0e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a12:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001a16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a1e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001a22:	793b      	ldrb	r3, [r7, #4]
 8001a24:	b25b      	sxtb	r3, r3
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	425b      	negs	r3, r3
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	75bb      	strb	r3, [r7, #22]
    int8_t offset_z = -(int8_t)((avg_z - expected_1g_raw) / 4.0f);
 8001a2e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a32:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a3a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001a3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a46:	edc7 7a01 	vstr	s15, [r7, #4]
 8001a4a:	793b      	ldrb	r3, [r7, #4]
 8001a4c:	b25b      	sxtb	r3, r3
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	425b      	negs	r3, r3
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	757b      	strb	r3, [r7, #21]
    // However, direct casting from float usually truncates. The (int8_t) cast will take the lower 8 bits.
    // A more robust clamping for int8_t would be:
    // offset_x = (offset_x_float < -128.0f) ? -128 : ((offset_x_float > 127.0f) ? 127 : (int8_t)offset_x_float);
    // For now, sticking to the original simple cast as in main.c

    adxl375_write_offsets(offset_x, offset_y, offset_z);
 8001a56:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8001a5a:	f997 1016 	ldrsb.w	r1, [r7, #22]
 8001a5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7ff ff2c 	bl	80018c0 <adxl375_write_offsets>
}
 8001a68:	bf00      	nop
 8001a6a:	3738      	adds	r7, #56	@ 0x38
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	42480000 	.word	0x42480000
 8001a74:	41a343eb 	.word	0x41a343eb

08001a78 <a_bmp390_iic_spi_read>:
 *             - 0 success
 *             - 1 iic spi read failed
 * @note       none
 */
static uint8_t a_bmp390_iic_spi_read(bmp390_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8001a78:	b590      	push	{r4, r7, lr}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	607a      	str	r2, [r7, #4]
 8001a82:	461a      	mov	r2, r3
 8001a84:	460b      	mov	r3, r1
 8001a86:	72fb      	strb	r3, [r7, #11]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == BMP390_INTERFACE_IIC)                                      /* iic interface */
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f893 3231 	ldrb.w	r3, [r3, #561]	@ 0x231
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d10f      	bne.n	8001ab6 <a_bmp390_iic_spi_read+0x3e>
    {
        if (handle->iic_read(handle->iic_addr, reg, buf, len) != 0)                   /* iic read */
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	f8d3 420c 	ldr.w	r4, [r3, #524]	@ 0x20c
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	7818      	ldrb	r0, [r3, #0]
 8001aa0:	893b      	ldrh	r3, [r7, #8]
 8001aa2:	7af9      	ldrb	r1, [r7, #11]
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	47a0      	blx	r4
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <a_bmp390_iic_spi_read+0x3a>
        {
            return 1;                                                                 /* return error */
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e029      	b.n	8001b06 <a_bmp390_iic_spi_read+0x8e>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e027      	b.n	8001b06 <a_bmp390_iic_spi_read+0x8e>
        }
    }
    else                                                                              /* spi interface */
    {
        reg |= 1 << 7;                                                                /* set read mode */
 8001ab6:	7afb      	ldrb	r3, [r7, #11]
 8001ab8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001abc:	72fb      	strb	r3, [r7, #11]
        if (handle->spi_read(reg, handle->buf, 
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8001ac4:	68fa      	ldr	r2, [r7, #12]
 8001ac6:	1c51      	adds	r1, r2, #1
 8001ac8:	893a      	ldrh	r2, [r7, #8]
 8001aca:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8001ace:	bf28      	it	cs
 8001ad0:	f44f 7200 	movcs.w	r2, #512	@ 0x200
 8001ad4:	b292      	uxth	r2, r2
 8001ad6:	3201      	adds	r2, #1
 8001ad8:	b292      	uxth	r2, r2
 8001ada:	7af8      	ldrb	r0, [r7, #11]
 8001adc:	4798      	blx	r3
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <a_bmp390_iic_spi_read+0x70>
                             len > 512 ? (512 + 1) : (len + 1)) != 0)                 /* spi read */
        {
            return 1;                                                                 /* return error */
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e00e      	b.n	8001b06 <a_bmp390_iic_spi_read+0x8e>
        }
        memcpy(buf, handle->buf+1, (len > 512) ? 512 : len);                          /* copy data */
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	3301      	adds	r3, #1
 8001aec:	1c59      	adds	r1, r3, #1
 8001aee:	893b      	ldrh	r3, [r7, #8]
 8001af0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001af4:	bf28      	it	cs
 8001af6:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	461a      	mov	r2, r3
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f00a fa4b 	bl	800bf9a <memcpy>
        
        return 0;                                                                     /* success return 0 */
 8001b04:	2300      	movs	r3, #0
    }
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd90      	pop	{r4, r7, pc}

08001b0e <a_bmp390_iic_spi_write>:
 *            - 0 success
 *            - 1 iic spi write failed
 * @note      none
 */
static uint8_t a_bmp390_iic_spi_write(bmp390_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8001b0e:	b590      	push	{r4, r7, lr}
 8001b10:	b087      	sub	sp, #28
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	60f8      	str	r0, [r7, #12]
 8001b16:	607a      	str	r2, [r7, #4]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	72fb      	strb	r3, [r7, #11]
 8001b1e:	4613      	mov	r3, r2
 8001b20:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == BMP390_INTERFACE_IIC)                             /* iic interface */
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f893 3231 	ldrb.w	r3, [r3, #561]	@ 0x231
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d11f      	bne.n	8001b6c <a_bmp390_iic_spi_write+0x5e>
    {
        uint16_t i;
        
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	82fb      	strh	r3, [r7, #22]
 8001b30:	e016      	b.n	8001b60 <a_bmp390_iic_spi_write+0x52>
        {
            if (handle->iic_write(handle->iic_addr, 
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	f8d3 4210 	ldr.w	r4, [r3, #528]	@ 0x210
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	7818      	ldrb	r0, [r3, #0]
 8001b3c:	8afb      	ldrh	r3, [r7, #22]
 8001b3e:	b2da      	uxtb	r2, r3
 8001b40:	7afb      	ldrb	r3, [r7, #11]
 8001b42:	4413      	add	r3, r2
 8001b44:	b2d9      	uxtb	r1, r3
 8001b46:	8afb      	ldrh	r3, [r7, #22]
 8001b48:	687a      	ldr	r2, [r7, #4]
 8001b4a:	441a      	add	r2, r3
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	47a0      	blx	r4
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <a_bmp390_iic_spi_write+0x4c>
                                  (uint8_t)(reg + i), buf + i, 1) != 0)      /* iic write */
            {
                return 1;                                                    /* return error */
 8001b56:	2301      	movs	r3, #1
 8001b58:	e029      	b.n	8001bae <a_bmp390_iic_spi_write+0xa0>
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 8001b5a:	8afb      	ldrh	r3, [r7, #22]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	82fb      	strh	r3, [r7, #22]
 8001b60:	8afa      	ldrh	r2, [r7, #22]
 8001b62:	893b      	ldrh	r3, [r7, #8]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d3e4      	bcc.n	8001b32 <a_bmp390_iic_spi_write+0x24>
            }
        }
        
        return 0;                                                            /* success return 0 */
 8001b68:	2300      	movs	r3, #0
 8001b6a:	e020      	b.n	8001bae <a_bmp390_iic_spi_write+0xa0>
    }
    else
    {
        uint16_t i;
        
        reg &= ~(1 << 7);                                                    /* write mode */
 8001b6c:	7afb      	ldrb	r3, [r7, #11]
 8001b6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b72:	72fb      	strb	r3, [r7, #11]
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 8001b74:	2300      	movs	r3, #0
 8001b76:	82bb      	strh	r3, [r7, #20]
 8001b78:	e014      	b.n	8001ba4 <a_bmp390_iic_spi_write+0x96>
        {
            if (handle->spi_write((uint8_t)(reg + i), buf + i, 1) != 0)      /* spi write */
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8001b80:	8aba      	ldrh	r2, [r7, #20]
 8001b82:	b2d1      	uxtb	r1, r2
 8001b84:	7afa      	ldrb	r2, [r7, #11]
 8001b86:	440a      	add	r2, r1
 8001b88:	b2d0      	uxtb	r0, r2
 8001b8a:	8aba      	ldrh	r2, [r7, #20]
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	4411      	add	r1, r2
 8001b90:	2201      	movs	r2, #1
 8001b92:	4798      	blx	r3
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <a_bmp390_iic_spi_write+0x90>
            {
                return 1;                                                    /* return error */
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e007      	b.n	8001bae <a_bmp390_iic_spi_write+0xa0>
        for (i = 0; i < len; i++)                                            /* write data one byte by one byte */
 8001b9e:	8abb      	ldrh	r3, [r7, #20]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	82bb      	strh	r3, [r7, #20]
 8001ba4:	8aba      	ldrh	r2, [r7, #20]
 8001ba6:	893b      	ldrh	r3, [r7, #8]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d3e6      	bcc.n	8001b7a <a_bmp390_iic_spi_write+0x6c>
            }
        }
        
        return 0;                                                            /* success return 0 */
 8001bac:	2300      	movs	r3, #0
    }
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	371c      	adds	r7, #28
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd90      	pop	{r4, r7, pc}
	...

08001bb8 <a_bmp390_get_calibration_data>:
 *            - 0 success
 *            - 1 get calibration data failed
 * @note      none
 */
static uint8_t a_bmp390_get_calibration_data(bmp390_handle_t *handle)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
    uint8_t buf[2];
    
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_T1_L, (uint8_t *)buf, 2) != 0)  /* read t1 */
 8001bc0:	f107 020c 	add.w	r2, r7, #12
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	2131      	movs	r1, #49	@ 0x31
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f7ff ff55 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d006      	beq.n	8001be2 <a_bmp390_get_calibration_data+0x2a>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001bda:	48a8      	ldr	r0, [pc, #672]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001bdc:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001bde:	2301      	movs	r3, #1
 8001be0:	e154      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->t1 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set t1 */
 8001be2:	7b7b      	ldrb	r3, [r7, #13]
 8001be4:	b21b      	sxth	r3, r3
 8001be6:	021b      	lsls	r3, r3, #8
 8001be8:	b21a      	sxth	r2, r3
 8001bea:	7b3b      	ldrb	r3, [r7, #12]
 8001bec:	b21b      	sxth	r3, r3
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	b21b      	sxth	r3, r3
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f8a3 2232 	strh.w	r2, [r3, #562]	@ 0x232
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_T2_L, (uint8_t *)buf, 2) != 0)  /* read t2 */
 8001bfa:	f107 020c 	add.w	r2, r7, #12
 8001bfe:	2302      	movs	r3, #2
 8001c00:	2133      	movs	r1, #51	@ 0x33
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7ff ff38 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d006      	beq.n	8001c1c <a_bmp390_get_calibration_data+0x64>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001c14:	4899      	ldr	r0, [pc, #612]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001c16:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e137      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->t2 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set t2 */
 8001c1c:	7b7b      	ldrb	r3, [r7, #13]
 8001c1e:	b21b      	sxth	r3, r3
 8001c20:	021b      	lsls	r3, r3, #8
 8001c22:	b21a      	sxth	r2, r3
 8001c24:	7b3b      	ldrb	r3, [r7, #12]
 8001c26:	b21b      	sxth	r3, r3
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	b21b      	sxth	r3, r3
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f8a3 2234 	strh.w	r2, [r3, #564]	@ 0x234
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_T3, (uint8_t *)buf, 1) != 0)    /* read t3 */
 8001c34:	f107 020c 	add.w	r2, r7, #12
 8001c38:	2301      	movs	r3, #1
 8001c3a:	2135      	movs	r1, #53	@ 0x35
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7ff ff1b 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d006      	beq.n	8001c56 <a_bmp390_get_calibration_data+0x9e>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001c4e:	488b      	ldr	r0, [pc, #556]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001c50:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001c52:	2301      	movs	r3, #1
 8001c54:	e11a      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->t3 = (int8_t)(buf[0]);                                                       /* set t3 */
 8001c56:	7b3b      	ldrb	r3, [r7, #12]
 8001c58:	b25a      	sxtb	r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f883 2236 	strb.w	r2, [r3, #566]	@ 0x236
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P1_L, (uint8_t *)buf, 2) != 0)  /* read p1 */
 8001c60:	f107 020c 	add.w	r2, r7, #12
 8001c64:	2302      	movs	r3, #2
 8001c66:	2136      	movs	r1, #54	@ 0x36
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff ff05 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d006      	beq.n	8001c82 <a_bmp390_get_calibration_data+0xca>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001c7a:	4880      	ldr	r0, [pc, #512]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001c7c:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e104      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p1 = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);                              /* set p1 */
 8001c82:	7b7b      	ldrb	r3, [r7, #13]
 8001c84:	b21b      	sxth	r3, r3
 8001c86:	021b      	lsls	r3, r3, #8
 8001c88:	b21a      	sxth	r2, r3
 8001c8a:	7b3b      	ldrb	r3, [r7, #12]
 8001c8c:	b21b      	sxth	r3, r3
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	b21a      	sxth	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P2_L, (uint8_t *)buf, 2) != 0)  /* read p2 */
 8001c98:	f107 020c 	add.w	r2, r7, #12
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	2138      	movs	r1, #56	@ 0x38
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff fee9 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d006      	beq.n	8001cba <a_bmp390_get_calibration_data+0x102>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001cb2:	4872      	ldr	r0, [pc, #456]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001cb4:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e0e8      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p2 = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);                              /* set p2 */
 8001cba:	7b7b      	ldrb	r3, [r7, #13]
 8001cbc:	b21b      	sxth	r3, r3
 8001cbe:	021b      	lsls	r3, r3, #8
 8001cc0:	b21a      	sxth	r2, r3
 8001cc2:	7b3b      	ldrb	r3, [r7, #12]
 8001cc4:	b21b      	sxth	r3, r3
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	b21a      	sxth	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f8a3 223a 	strh.w	r2, [r3, #570]	@ 0x23a
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P3, (uint8_t *)buf, 1) != 0)    /* read p3 */
 8001cd0:	f107 020c 	add.w	r2, r7, #12
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	213a      	movs	r1, #58	@ 0x3a
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff fecd 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d006      	beq.n	8001cf2 <a_bmp390_get_calibration_data+0x13a>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001cea:	4864      	ldr	r0, [pc, #400]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001cec:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e0cc      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p3 = (int8_t)(buf[0]);                                                       /* set p3 */
 8001cf2:	7b3b      	ldrb	r3, [r7, #12]
 8001cf4:	b25a      	sxtb	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P4, (uint8_t *)buf, 1) != 0)    /* read p4 */
 8001cfc:	f107 020c 	add.w	r2, r7, #12
 8001d00:	2301      	movs	r3, #1
 8001d02:	213b      	movs	r1, #59	@ 0x3b
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f7ff feb7 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d006      	beq.n	8001d1e <a_bmp390_get_calibration_data+0x166>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001d16:	4859      	ldr	r0, [pc, #356]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001d18:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e0b6      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p4 = (int8_t)(buf[0]);                                                       /* set p4 */
 8001d1e:	7b3b      	ldrb	r3, [r7, #12]
 8001d20:	b25a      	sxtb	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f883 223d 	strb.w	r2, [r3, #573]	@ 0x23d
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P5_L, (uint8_t *)buf, 2) != 0)  /* read p5 */
 8001d28:	f107 020c 	add.w	r2, r7, #12
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	213c      	movs	r1, #60	@ 0x3c
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f7ff fea1 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d006      	beq.n	8001d4a <a_bmp390_get_calibration_data+0x192>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001d42:	484e      	ldr	r0, [pc, #312]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001d44:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001d46:	2301      	movs	r3, #1
 8001d48:	e0a0      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p5 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set p5 */
 8001d4a:	7b7b      	ldrb	r3, [r7, #13]
 8001d4c:	b21b      	sxth	r3, r3
 8001d4e:	021b      	lsls	r3, r3, #8
 8001d50:	b21a      	sxth	r2, r3
 8001d52:	7b3b      	ldrb	r3, [r7, #12]
 8001d54:	b21b      	sxth	r3, r3
 8001d56:	4313      	orrs	r3, r2
 8001d58:	b21b      	sxth	r3, r3
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P6_L, (uint8_t *)buf, 2) != 0)  /* read p6l */
 8001d62:	f107 020c 	add.w	r2, r7, #12
 8001d66:	2302      	movs	r3, #2
 8001d68:	213e      	movs	r1, #62	@ 0x3e
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f7ff fe84 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d006      	beq.n	8001d84 <a_bmp390_get_calibration_data+0x1cc>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001d7c:	483f      	ldr	r0, [pc, #252]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001d7e:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001d80:	2301      	movs	r3, #1
 8001d82:	e083      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p6 = (uint16_t)buf[1] << 8 | buf[0];                                         /* set p6 */
 8001d84:	7b7b      	ldrb	r3, [r7, #13]
 8001d86:	b21b      	sxth	r3, r3
 8001d88:	021b      	lsls	r3, r3, #8
 8001d8a:	b21a      	sxth	r2, r3
 8001d8c:	7b3b      	ldrb	r3, [r7, #12]
 8001d8e:	b21b      	sxth	r3, r3
 8001d90:	4313      	orrs	r3, r2
 8001d92:	b21b      	sxth	r3, r3
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P7, (uint8_t *)buf, 1) != 0)    /* read p7 */
 8001d9c:	f107 020c 	add.w	r2, r7, #12
 8001da0:	2301      	movs	r3, #1
 8001da2:	2140      	movs	r1, #64	@ 0x40
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f7ff fe67 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d006      	beq.n	8001dbe <a_bmp390_get_calibration_data+0x206>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001db6:	4831      	ldr	r0, [pc, #196]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001db8:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e066      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p7 = (int8_t)(buf[0]);                                                       /* set p7 */
 8001dbe:	7b3b      	ldrb	r3, [r7, #12]
 8001dc0:	b25a      	sxtb	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f883 2242 	strb.w	r2, [r3, #578]	@ 0x242
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P8, (uint8_t *)buf, 1) != 0)    /* read p8 */
 8001dc8:	f107 020c 	add.w	r2, r7, #12
 8001dcc:	2301      	movs	r3, #1
 8001dce:	2141      	movs	r1, #65	@ 0x41
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f7ff fe51 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d006      	beq.n	8001dea <a_bmp390_get_calibration_data+0x232>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001de2:	4826      	ldr	r0, [pc, #152]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001de4:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001de6:	2301      	movs	r3, #1
 8001de8:	e050      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p8 = (int8_t)(buf[0]);                                                       /* set p8 */
 8001dea:	7b3b      	ldrb	r3, [r7, #12]
 8001dec:	b25a      	sxtb	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f883 2243 	strb.w	r2, [r3, #579]	@ 0x243
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P9_L, (uint8_t *)buf, 2) != 0)  /* read p9l */
 8001df4:	f107 020c 	add.w	r2, r7, #12
 8001df8:	2302      	movs	r3, #2
 8001dfa:	2142      	movs	r1, #66	@ 0x42
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f7ff fe3b 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d006      	beq.n	8001e16 <a_bmp390_get_calibration_data+0x25e>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001e0e:	481b      	ldr	r0, [pc, #108]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001e10:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001e12:	2301      	movs	r3, #1
 8001e14:	e03a      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p9 = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);                              /* set p9 */
 8001e16:	7b7b      	ldrb	r3, [r7, #13]
 8001e18:	b21b      	sxth	r3, r3
 8001e1a:	021b      	lsls	r3, r3, #8
 8001e1c:	b21a      	sxth	r2, r3
 8001e1e:	7b3b      	ldrb	r3, [r7, #12]
 8001e20:	b21b      	sxth	r3, r3
 8001e22:	4313      	orrs	r3, r2
 8001e24:	b21a      	sxth	r2, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P10, (uint8_t *)buf, 1) != 0)   /* read p10 */
 8001e2c:	f107 020c 	add.w	r2, r7, #12
 8001e30:	2301      	movs	r3, #1
 8001e32:	2144      	movs	r1, #68	@ 0x44
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7ff fe1f 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d006      	beq.n	8001e4e <a_bmp390_get_calibration_data+0x296>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001e46:	480d      	ldr	r0, [pc, #52]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001e48:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e01e      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
    }
    handle->p10 = (int8_t)(buf[0]);                                                      /* set p10 */
 8001e4e:	7b3b      	ldrb	r3, [r7, #12]
 8001e50:	b25a      	sxtb	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f883 2246 	strb.w	r2, [r3, #582]	@ 0x246
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_NVM_PAR_P11, (uint8_t *)buf, 1) != 0)   /* read p11 */
 8001e58:	f107 020c 	add.w	r2, r7, #12
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	2145      	movs	r1, #69	@ 0x45
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff fe09 	bl	8001a78 <a_bmp390_iic_spi_read>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d009      	beq.n	8001e80 <a_bmp390_get_calibration_data+0x2c8>
    {
        handle->debug_print("bmp390: get calibration data failed.\n");                   /* get calibration data failed */
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8001e72:	4802      	ldr	r0, [pc, #8]	@ (8001e7c <a_bmp390_get_calibration_data+0x2c4>)
 8001e74:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8001e76:	2301      	movs	r3, #1
 8001e78:	e008      	b.n	8001e8c <a_bmp390_get_calibration_data+0x2d4>
 8001e7a:	bf00      	nop
 8001e7c:	0800fe38 	.word	0x0800fe38
    }
    handle->p11 = (int8_t)(buf[0]);                                                      /* set p11 */
 8001e80:	7b3b      	ldrb	r3, [r7, #12]
 8001e82:	b25a      	sxtb	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f883 2247 	strb.w	r2, [r3, #583]	@ 0x247

    return 0;                                                                            /* success return 0 */
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <a_bmp390_compensate_temperature>:
 * @param[in] data raw temperature
 * @return    compensated temperature
 * @note      none
 */
static int64_t a_bmp390_compensate_temperature(bmp390_handle_t *handle, uint32_t data)
{ 
 8001e94:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001e98:	b0a5      	sub	sp, #148	@ 0x94
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6578      	str	r0, [r7, #84]	@ 0x54
 8001e9e:	6539      	str	r1, [r7, #80]	@ 0x50
    int64_t partial_data5;
    int64_t partial_data6;
    int64_t comp_temp;

    /* calculate compensate temperature */
    partial_data1 = (uint64_t)(data - (256 * (uint64_t)(handle->t1)));
 8001ea0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001ea6:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001ea8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eaa:	f8b3 3232 	ldrh.w	r3, [r3, #562]	@ 0x232
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	461c      	mov	r4, r3
 8001eb4:	4615      	mov	r5, r2
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	f04f 0300 	mov.w	r3, #0
 8001ebe:	022b      	lsls	r3, r5, #8
 8001ec0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8001ec4:	0222      	lsls	r2, r4, #8
 8001ec6:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8001eca:	4621      	mov	r1, r4
 8001ecc:	1a89      	subs	r1, r1, r2
 8001ece:	61b9      	str	r1, [r7, #24]
 8001ed0:	4629      	mov	r1, r5
 8001ed2:	eb61 0303 	sbc.w	r3, r1, r3
 8001ed6:	61fb      	str	r3, [r7, #28]
 8001ed8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001edc:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
    partial_data2 = (uint64_t)(handle->t2 * partial_data1);
 8001ee0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ee2:	f8b3 3234 	ldrh.w	r3, [r3, #564]	@ 0x234
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	2200      	movs	r2, #0
 8001eea:	633b      	str	r3, [r7, #48]	@ 0x30
 8001eec:	637a      	str	r2, [r7, #52]	@ 0x34
 8001eee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ef2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001ef6:	4622      	mov	r2, r4
 8001ef8:	fb02 f203 	mul.w	r2, r2, r3
 8001efc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f00:	4629      	mov	r1, r5
 8001f02:	fb01 f303 	mul.w	r3, r1, r3
 8001f06:	441a      	add	r2, r3
 8001f08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f0c:	4621      	mov	r1, r4
 8001f0e:	fba3 ab01 	umull	sl, fp, r3, r1
 8001f12:	eb02 030b 	add.w	r3, r2, fp
 8001f16:	469b      	mov	fp, r3
 8001f18:	e9c7 ab20 	strd	sl, fp, [r7, #128]	@ 0x80
 8001f1c:	e9c7 ab20 	strd	sl, fp, [r7, #128]	@ 0x80
    partial_data3 = (uint64_t)(partial_data1 * partial_data1);
 8001f20:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001f24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f28:	fb03 f102 	mul.w	r1, r3, r2
 8001f2c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001f30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f34:	fb02 f303 	mul.w	r3, r2, r3
 8001f38:	18ca      	adds	r2, r1, r3
 8001f3a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f3e:	fba3 1303 	umull	r1, r3, r3, r3
 8001f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f44:	460b      	mov	r3, r1
 8001f46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f4a:	18d3      	adds	r3, r2, r3
 8001f4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f4e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8001f52:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
 8001f56:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
    partial_data4 = (int64_t)(((int64_t)partial_data3) * ((int64_t)handle->t3));
 8001f5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f5c:	f993 3236 	ldrsb.w	r3, [r3, #566]	@ 0x236
 8001f60:	b25b      	sxtb	r3, r3
 8001f62:	17da      	asrs	r2, r3, #31
 8001f64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f68:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001f6c:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001f70:	4629      	mov	r1, r5
 8001f72:	fb02 f001 	mul.w	r0, r2, r1
 8001f76:	4621      	mov	r1, r4
 8001f78:	fb01 f103 	mul.w	r1, r1, r3
 8001f7c:	4401      	add	r1, r0
 8001f7e:	4620      	mov	r0, r4
 8001f80:	fba0 2302 	umull	r2, r3, r0, r2
 8001f84:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f86:	4613      	mov	r3, r2
 8001f88:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f8c:	18cb      	adds	r3, r1, r3
 8001f8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f90:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001f94:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
 8001f98:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
    partial_data5 = ((int64_t)(((int64_t)partial_data2) * 262144) + (int64_t)partial_data4);
 8001f9c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	f04f 0300 	mov.w	r3, #0
 8001fa8:	048b      	lsls	r3, r1, #18
 8001faa:	ea43 3390 	orr.w	r3, r3, r0, lsr #14
 8001fae:	0482      	lsls	r2, r0, #18
 8001fb0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001fb4:	1884      	adds	r4, r0, r2
 8001fb6:	613c      	str	r4, [r7, #16]
 8001fb8:	eb41 0303 	adc.w	r3, r1, r3
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001fc2:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
    partial_data6 = (int64_t)(((int64_t)partial_data5) / 4294967296U);
 8001fc6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	f04f 0300 	mov.w	r3, #0
 8001fd2:	000a      	movs	r2, r1
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
    handle->t_fine = partial_data6;
 8001fda:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001fdc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001fe0:	e9c1 2392 	strd	r2, r3, [r1, #584]	@ 0x248
    comp_temp = (int64_t)((partial_data6 * 25)  / 16384);
 8001fe4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8001fe8:	4602      	mov	r2, r0
 8001fea:	460b      	mov	r3, r1
 8001fec:	1894      	adds	r4, r2, r2
 8001fee:	60bc      	str	r4, [r7, #8]
 8001ff0:	415b      	adcs	r3, r3
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ff8:	eb12 0800 	adds.w	r8, r2, r0
 8001ffc:	eb43 0901 	adc.w	r9, r3, r1
 8002000:	f04f 0200 	mov.w	r2, #0
 8002004:	f04f 0300 	mov.w	r3, #0
 8002008:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800200c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002010:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002014:	4690      	mov	r8, r2
 8002016:	4699      	mov	r9, r3
 8002018:	eb18 0300 	adds.w	r3, r8, r0
 800201c:	623b      	str	r3, [r7, #32]
 800201e:	eb49 0301 	adc.w	r3, r9, r1
 8002022:	627b      	str	r3, [r7, #36]	@ 0x24
 8002024:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002028:	2b00      	cmp	r3, #0
 800202a:	da08      	bge.n	800203e <a_bmp390_compensate_temperature+0x1aa>
 800202c:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8002030:	1851      	adds	r1, r2, r1
 8002032:	6039      	str	r1, [r7, #0]
 8002034:	f143 0300 	adc.w	r3, r3, #0
 8002038:	607b      	str	r3, [r7, #4]
 800203a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800203e:	f04f 0000 	mov.w	r0, #0
 8002042:	f04f 0100 	mov.w	r1, #0
 8002046:	0b90      	lsrs	r0, r2, #14
 8002048:	ea40 4083 	orr.w	r0, r0, r3, lsl #18
 800204c:	1399      	asrs	r1, r3, #14
 800204e:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
    
    return comp_temp;
 8002052:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
}
 8002056:	4610      	mov	r0, r2
 8002058:	4619      	mov	r1, r3
 800205a:	3794      	adds	r7, #148	@ 0x94
 800205c:	46bd      	mov	sp, r7
 800205e:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002062:	4770      	bx	lr

08002064 <a_bmp390_compensate_pressure>:
 * @param[in] data raw pressure
 * @return    compensated pressure
 * @note      none
 */
static int64_t a_bmp390_compensate_pressure(bmp390_handle_t *handle, uint32_t data)
{
 8002064:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002068:	f5ad 7d03 	sub.w	sp, sp, #524	@ 0x20c
 800206c:	af00      	add	r7, sp, #0
 800206e:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc
 8002072:	f8c7 11b8 	str.w	r1, [r7, #440]	@ 0x1b8
    int64_t offset;
    int64_t sensitivity;
    uint64_t comp_press;

    /* calculate compensate pressure */
    partial_data1 = handle->t_fine * handle->t_fine;
 8002076:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800207a:	e9d3 0192 	ldrd	r0, r1, [r3, #584]	@ 0x248
 800207e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8002082:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	@ 0x248
 8002086:	fb02 f501 	mul.w	r5, r2, r1
 800208a:	fb00 f403 	mul.w	r4, r0, r3
 800208e:	442c      	add	r4, r5
 8002090:	fba0 8902 	umull	r8, r9, r0, r2
 8002094:	eb04 0309 	add.w	r3, r4, r9
 8002098:	4699      	mov	r9, r3
 800209a:	e9c7 8980 	strd	r8, r9, [r7, #512]	@ 0x200
 800209e:	e9c7 8980 	strd	r8, r9, [r7, #512]	@ 0x200
    partial_data2 = partial_data1 / 64;
 80020a2:	e9d7 2380 	ldrd	r2, r3, [r7, #512]	@ 0x200
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	da07      	bge.n	80020ba <a_bmp390_compensate_pressure+0x56>
 80020aa:	f112 013f 	adds.w	r1, r2, #63	@ 0x3f
 80020ae:	67b9      	str	r1, [r7, #120]	@ 0x78
 80020b0:	f143 0300 	adc.w	r3, r3, #0
 80020b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80020b6:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80020ba:	f04f 0000 	mov.w	r0, #0
 80020be:	f04f 0100 	mov.w	r1, #0
 80020c2:	0990      	lsrs	r0, r2, #6
 80020c4:	ea40 6083 	orr.w	r0, r0, r3, lsl #26
 80020c8:	1199      	asrs	r1, r3, #6
 80020ca:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
    partial_data3 = (partial_data2 * handle->t_fine) / 256;
 80020ce:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80020d2:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	@ 0x248
 80020d6:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 80020da:	fb03 f001 	mul.w	r0, r3, r1
 80020de:	f8d7 11fc 	ldr.w	r1, [r7, #508]	@ 0x1fc
 80020e2:	fb02 f101 	mul.w	r1, r2, r1
 80020e6:	4408      	add	r0, r1
 80020e8:	f8d7 11f8 	ldr.w	r1, [r7, #504]	@ 0x1f8
 80020ec:	fba1 ab02 	umull	sl, fp, r1, r2
 80020f0:	eb00 030b 	add.w	r3, r0, fp
 80020f4:	469b      	mov	fp, r3
 80020f6:	4652      	mov	r2, sl
 80020f8:	465b      	mov	r3, fp
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	da07      	bge.n	800210e <a_bmp390_compensate_pressure+0xaa>
 80020fe:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8002102:	6739      	str	r1, [r7, #112]	@ 0x70
 8002104:	f143 0300 	adc.w	r3, r3, #0
 8002108:	677b      	str	r3, [r7, #116]	@ 0x74
 800210a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800210e:	f04f 0000 	mov.w	r0, #0
 8002112:	f04f 0100 	mov.w	r1, #0
 8002116:	0a10      	lsrs	r0, r2, #8
 8002118:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800211c:	1219      	asrs	r1, r3, #8
 800211e:	e9c7 017c 	strd	r0, r1, [r7, #496]	@ 0x1f0
    partial_data4 = (handle->p8 * partial_data3) / 32;
 8002122:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8002126:	f993 3243 	ldrsb.w	r3, [r3, #579]	@ 0x243
 800212a:	b25b      	sxtb	r3, r3
 800212c:	17da      	asrs	r2, r3, #31
 800212e:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8002132:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8002136:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800213a:	e9d7 4552 	ldrd	r4, r5, [r7, #328]	@ 0x148
 800213e:	462a      	mov	r2, r5
 8002140:	fb02 f203 	mul.w	r2, r2, r3
 8002144:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002148:	4621      	mov	r1, r4
 800214a:	fb01 f303 	mul.w	r3, r1, r3
 800214e:	441a      	add	r2, r3
 8002150:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002154:	4621      	mov	r1, r4
 8002156:	fba3 1301 	umull	r1, r3, r3, r1
 800215a:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 800215e:	460b      	mov	r3, r1
 8002160:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8002164:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002168:	18d3      	adds	r3, r2, r3
 800216a:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 800216e:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	@ 0x1b0
 8002172:	2b00      	cmp	r3, #0
 8002174:	da07      	bge.n	8002186 <a_bmp390_compensate_pressure+0x122>
 8002176:	f112 011f 	adds.w	r1, r2, #31
 800217a:	66b9      	str	r1, [r7, #104]	@ 0x68
 800217c:	f143 0300 	adc.w	r3, r3, #0
 8002180:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002182:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002186:	f04f 0000 	mov.w	r0, #0
 800218a:	f04f 0100 	mov.w	r1, #0
 800218e:	0950      	lsrs	r0, r2, #5
 8002190:	ea40 60c3 	orr.w	r0, r0, r3, lsl #27
 8002194:	1159      	asrs	r1, r3, #5
 8002196:	e9c7 017a 	strd	r0, r1, [r7, #488]	@ 0x1e8
    partial_data5 = (handle->p7 * partial_data1) * 16;
 800219a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800219e:	f993 3242 	ldrsb.w	r3, [r3, #578]	@ 0x242
 80021a2:	b25b      	sxtb	r3, r3
 80021a4:	17da      	asrs	r2, r3, #31
 80021a6:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80021aa:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 80021ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80021b2:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 80021b6:	462a      	mov	r2, r5
 80021b8:	fb02 f203 	mul.w	r2, r2, r3
 80021bc:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 80021c0:	4621      	mov	r1, r4
 80021c2:	fb01 f303 	mul.w	r3, r1, r3
 80021c6:	441a      	add	r2, r3
 80021c8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80021cc:	4621      	mov	r1, r4
 80021ce:	fba3 1301 	umull	r1, r3, r3, r1
 80021d2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 80021d6:	460b      	mov	r3, r1
 80021d8:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80021dc:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80021e0:	18d3      	adds	r3, r2, r3
 80021e2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 80021e6:	f04f 0200 	mov.w	r2, #0
 80021ea:	f04f 0300 	mov.w	r3, #0
 80021ee:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 80021f2:	4629      	mov	r1, r5
 80021f4:	010b      	lsls	r3, r1, #4
 80021f6:	4621      	mov	r1, r4
 80021f8:	ea43 7311 	orr.w	r3, r3, r1, lsr #28
 80021fc:	4621      	mov	r1, r4
 80021fe:	010a      	lsls	r2, r1, #4
 8002200:	e9c7 2378 	strd	r2, r3, [r7, #480]	@ 0x1e0
    partial_data6 = (handle->p6 * handle->t_fine) * 4194304;
 8002204:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8002208:	f8b3 3240 	ldrh.w	r3, [r3, #576]	@ 0x240
 800220c:	b29b      	uxth	r3, r3
 800220e:	2200      	movs	r2, #0
 8002210:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002214:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8002218:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800221c:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	@ 0x248
 8002220:	e9d7 454e 	ldrd	r4, r5, [r7, #312]	@ 0x138
 8002224:	4629      	mov	r1, r5
 8002226:	fb02 f001 	mul.w	r0, r2, r1
 800222a:	4621      	mov	r1, r4
 800222c:	fb01 f103 	mul.w	r1, r1, r3
 8002230:	4401      	add	r1, r0
 8002232:	4620      	mov	r0, r4
 8002234:	fba0 2302 	umull	r2, r3, r0, r2
 8002238:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800223c:	4613      	mov	r3, r2
 800223e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002242:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002246:	18cb      	adds	r3, r1, r3
 8002248:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800224c:	f04f 0200 	mov.w	r2, #0
 8002250:	f04f 0300 	mov.w	r3, #0
 8002254:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	@ 0x1a0
 8002258:	4629      	mov	r1, r5
 800225a:	058b      	lsls	r3, r1, #22
 800225c:	4621      	mov	r1, r4
 800225e:	ea43 2391 	orr.w	r3, r3, r1, lsr #10
 8002262:	4621      	mov	r1, r4
 8002264:	058a      	lsls	r2, r1, #22
 8002266:	e9c7 2376 	strd	r2, r3, [r7, #472]	@ 0x1d8
    offset = (int64_t)((int64_t)(handle->p5) * (int64_t)140737488355328U) + partial_data4 + partial_data5 + partial_data6;
 800226a:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800226e:	f8b3 323e 	ldrh.w	r3, [r3, #574]	@ 0x23e
 8002272:	b29b      	uxth	r3, r3
 8002274:	2200      	movs	r2, #0
 8002276:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800227a:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 800227e:	f04f 0000 	mov.w	r0, #0
 8002282:	f04f 0100 	mov.w	r1, #0
 8002286:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800228a:	03d9      	lsls	r1, r3, #15
 800228c:	2000      	movs	r0, #0
 800228e:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	@ 0x1e8
 8002292:	1884      	adds	r4, r0, r2
 8002294:	f8c7 4128 	str.w	r4, [r7, #296]	@ 0x128
 8002298:	eb41 0303 	adc.w	r3, r1, r3
 800229c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80022a0:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 80022a4:	e9d7 454a 	ldrd	r4, r5, [r7, #296]	@ 0x128
 80022a8:	4621      	mov	r1, r4
 80022aa:	1889      	adds	r1, r1, r2
 80022ac:	f8c7 1120 	str.w	r1, [r7, #288]	@ 0x120
 80022b0:	4629      	mov	r1, r5
 80022b2:	eb43 0101 	adc.w	r1, r3, r1
 80022b6:	f8c7 1124 	str.w	r1, [r7, #292]	@ 0x124
 80022ba:	e9d7 2376 	ldrd	r2, r3, [r7, #472]	@ 0x1d8
 80022be:	e9d7 4548 	ldrd	r4, r5, [r7, #288]	@ 0x120
 80022c2:	4621      	mov	r1, r4
 80022c4:	1851      	adds	r1, r2, r1
 80022c6:	6639      	str	r1, [r7, #96]	@ 0x60
 80022c8:	4629      	mov	r1, r5
 80022ca:	eb43 0101 	adc.w	r1, r3, r1
 80022ce:	6679      	str	r1, [r7, #100]	@ 0x64
 80022d0:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	@ 0x60
 80022d4:	e9c7 3474 	strd	r3, r4, [r7, #464]	@ 0x1d0
    partial_data2 = (((int64_t)handle->p4) * partial_data3) / 32;
 80022d8:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80022dc:	f993 323d 	ldrsb.w	r3, [r3, #573]	@ 0x23d
 80022e0:	b25b      	sxtb	r3, r3
 80022e2:	17da      	asrs	r2, r3, #31
 80022e4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80022e8:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80022ec:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80022f0:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 80022f4:	462a      	mov	r2, r5
 80022f6:	fb02 f203 	mul.w	r2, r2, r3
 80022fa:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80022fe:	4621      	mov	r1, r4
 8002300:	fb01 f303 	mul.w	r3, r1, r3
 8002304:	441a      	add	r2, r3
 8002306:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800230a:	4621      	mov	r1, r4
 800230c:	fba3 1301 	umull	r1, r3, r3, r1
 8002310:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002314:	460b      	mov	r3, r1
 8002316:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 800231a:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800231e:	18d3      	adds	r3, r2, r3
 8002320:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002324:	e9d7 2366 	ldrd	r2, r3, [r7, #408]	@ 0x198
 8002328:	2b00      	cmp	r3, #0
 800232a:	da07      	bge.n	800233c <a_bmp390_compensate_pressure+0x2d8>
 800232c:	f112 011f 	adds.w	r1, r2, #31
 8002330:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002332:	f143 0300 	adc.w	r3, r3, #0
 8002336:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002338:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800233c:	f04f 0000 	mov.w	r0, #0
 8002340:	f04f 0100 	mov.w	r1, #0
 8002344:	0950      	lsrs	r0, r2, #5
 8002346:	ea40 60c3 	orr.w	r0, r0, r3, lsl #27
 800234a:	1159      	asrs	r1, r3, #5
 800234c:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
    partial_data4 = (handle->p3 * partial_data1) * 4;
 8002350:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8002354:	f993 323c 	ldrsb.w	r3, [r3, #572]	@ 0x23c
 8002358:	b25b      	sxtb	r3, r3
 800235a:	17da      	asrs	r2, r3, #31
 800235c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002360:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8002364:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002368:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 800236c:	462a      	mov	r2, r5
 800236e:	fb02 f203 	mul.w	r2, r2, r3
 8002372:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8002376:	4621      	mov	r1, r4
 8002378:	fb01 f303 	mul.w	r3, r1, r3
 800237c:	441a      	add	r2, r3
 800237e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002382:	4621      	mov	r1, r4
 8002384:	fba3 1301 	umull	r1, r3, r3, r1
 8002388:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 800238c:	460b      	mov	r3, r1
 800238e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8002392:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002396:	18d3      	adds	r3, r2, r3
 8002398:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 800239c:	f04f 0200 	mov.w	r2, #0
 80023a0:	f04f 0300 	mov.w	r3, #0
 80023a4:	e9d7 4564 	ldrd	r4, r5, [r7, #400]	@ 0x190
 80023a8:	4629      	mov	r1, r5
 80023aa:	008b      	lsls	r3, r1, #2
 80023ac:	4621      	mov	r1, r4
 80023ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023b2:	4621      	mov	r1, r4
 80023b4:	008a      	lsls	r2, r1, #2
 80023b6:	e9c7 237a 	strd	r2, r3, [r7, #488]	@ 0x1e8
    partial_data5 = ((int64_t)(handle->p2) - 16384) * ((int64_t)handle->t_fine) * 2097152;
 80023ba:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80023be:	f9b3 323a 	ldrsh.w	r3, [r3, #570]	@ 0x23a
 80023c2:	b21b      	sxth	r3, r3
 80023c4:	17da      	asrs	r2, r3, #31
 80023c6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80023ca:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 80023ce:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80023d2:	460b      	mov	r3, r1
 80023d4:	f5b3 4380 	subs.w	r3, r3, #16384	@ 0x4000
 80023d8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80023dc:	4613      	mov	r3, r2
 80023de:	f143 33ff 	adc.w	r3, r3, #4294967295
 80023e2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80023e6:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80023ea:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	@ 0x248
 80023ee:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 80023f2:	4629      	mov	r1, r5
 80023f4:	fb02 f001 	mul.w	r0, r2, r1
 80023f8:	4621      	mov	r1, r4
 80023fa:	fb01 f103 	mul.w	r1, r1, r3
 80023fe:	4401      	add	r1, r0
 8002400:	4620      	mov	r0, r4
 8002402:	fba0 2302 	umull	r2, r3, r0, r2
 8002406:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 800240a:	4613      	mov	r3, r2
 800240c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002410:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8002414:	18cb      	adds	r3, r1, r3
 8002416:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 800241a:	f04f 0200 	mov.w	r2, #0
 800241e:	f04f 0300 	mov.w	r3, #0
 8002422:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	@ 0x188
 8002426:	4629      	mov	r1, r5
 8002428:	054b      	lsls	r3, r1, #21
 800242a:	4621      	mov	r1, r4
 800242c:	ea43 23d1 	orr.w	r3, r3, r1, lsr #11
 8002430:	4621      	mov	r1, r4
 8002432:	054a      	lsls	r2, r1, #21
 8002434:	e9c7 2378 	strd	r2, r3, [r7, #480]	@ 0x1e0
    sensitivity = (((int64_t)(handle->p1) - 16384) * (int64_t)70368744177664U) + partial_data2 + partial_data4 + partial_data5;
 8002438:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800243c:	f9b3 3238 	ldrsh.w	r3, [r3, #568]	@ 0x238
 8002440:	b21b      	sxth	r3, r3
 8002442:	17da      	asrs	r2, r3, #31
 8002444:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002448:	f8c7 20fc 	str.w	r2, [r7, #252]	@ 0xfc
 800244c:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002450:	460b      	mov	r3, r1
 8002452:	f5b3 4380 	subs.w	r3, r3, #16384	@ 0x4000
 8002456:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800245a:	4613      	mov	r3, r2
 800245c:	f143 33ff 	adc.w	r3, r3, #4294967295
 8002460:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002464:	f04f 0000 	mov.w	r0, #0
 8002468:	f04f 0100 	mov.w	r1, #0
 800246c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002470:	0399      	lsls	r1, r3, #14
 8002472:	2000      	movs	r0, #0
 8002474:	e9d7 237e 	ldrd	r2, r3, [r7, #504]	@ 0x1f8
 8002478:	1884      	adds	r4, r0, r2
 800247a:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 800247e:	eb41 0303 	adc.w	r3, r1, r3
 8002482:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002486:	e9d7 237a 	ldrd	r2, r3, [r7, #488]	@ 0x1e8
 800248a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800248e:	4621      	mov	r1, r4
 8002490:	1889      	adds	r1, r1, r2
 8002492:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 8002496:	4629      	mov	r1, r5
 8002498:	eb43 0101 	adc.w	r1, r3, r1
 800249c:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 80024a0:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 80024a4:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80024a8:	4621      	mov	r1, r4
 80024aa:	1851      	adds	r1, r2, r1
 80024ac:	6539      	str	r1, [r7, #80]	@ 0x50
 80024ae:	4629      	mov	r1, r5
 80024b0:	eb43 0101 	adc.w	r1, r3, r1
 80024b4:	6579      	str	r1, [r7, #84]	@ 0x54
 80024b6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 80024ba:	e9c7 3472 	strd	r3, r4, [r7, #456]	@ 0x1c8
    partial_data1 = (sensitivity / 16777216) * data;
 80024be:	e9d7 2372 	ldrd	r2, r3, [r7, #456]	@ 0x1c8
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	da08      	bge.n	80024d8 <a_bmp390_compensate_pressure+0x474>
 80024c6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80024ca:	1851      	adds	r1, r2, r1
 80024cc:	64b9      	str	r1, [r7, #72]	@ 0x48
 80024ce:	f143 0300 	adc.w	r3, r3, #0
 80024d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80024d8:	f04f 0000 	mov.w	r0, #0
 80024dc:	f04f 0100 	mov.w	r1, #0
 80024e0:	0e10      	lsrs	r0, r2, #24
 80024e2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80024e6:	1619      	asrs	r1, r3, #24
 80024e8:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80024ec:	2200      	movs	r2, #0
 80024ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80024f2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80024f6:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80024fa:	4623      	mov	r3, r4
 80024fc:	fb03 f201 	mul.w	r2, r3, r1
 8002500:	462b      	mov	r3, r5
 8002502:	fb00 f303 	mul.w	r3, r0, r3
 8002506:	4413      	add	r3, r2
 8002508:	4622      	mov	r2, r4
 800250a:	fba0 1202 	umull	r1, r2, r0, r2
 800250e:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8002512:	460a      	mov	r2, r1
 8002514:	f8c7 2158 	str.w	r2, [r7, #344]	@ 0x158
 8002518:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800251c:	4413      	add	r3, r2
 800251e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8002522:	e9d7 3456 	ldrd	r3, r4, [r7, #344]	@ 0x158
 8002526:	e9c7 3480 	strd	r3, r4, [r7, #512]	@ 0x200
 800252a:	e9c7 3480 	strd	r3, r4, [r7, #512]	@ 0x200
    partial_data2 = (int64_t)(handle->p10) * (int64_t)(handle->t_fine);
 800252e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8002532:	f993 3246 	ldrsb.w	r3, [r3, #582]	@ 0x246
 8002536:	b25b      	sxtb	r3, r3
 8002538:	17da      	asrs	r2, r3, #31
 800253a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800253e:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002542:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8002546:	e9d3 2392 	ldrd	r2, r3, [r3, #584]	@ 0x248
 800254a:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 800254e:	4629      	mov	r1, r5
 8002550:	fb02 f001 	mul.w	r0, r2, r1
 8002554:	4621      	mov	r1, r4
 8002556:	fb01 f103 	mul.w	r1, r1, r3
 800255a:	4401      	add	r1, r0
 800255c:	4620      	mov	r0, r4
 800255e:	fba0 2302 	umull	r2, r3, r0, r2
 8002562:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002566:	4613      	mov	r3, r2
 8002568:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800256c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8002570:	18cb      	adds	r3, r1, r3
 8002572:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002576:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	@ 0x150
 800257a:	e9c7 347e 	strd	r3, r4, [r7, #504]	@ 0x1f8
 800257e:	e9c7 347e 	strd	r3, r4, [r7, #504]	@ 0x1f8
    partial_data3 = partial_data2 + (65536 * (int64_t)(handle->p9));
 8002582:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8002586:	f9b3 3244 	ldrsh.w	r3, [r3, #580]	@ 0x244
 800258a:	b21b      	sxth	r3, r3
 800258c:	17da      	asrs	r2, r3, #31
 800258e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002592:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8002596:	f04f 0000 	mov.w	r0, #0
 800259a:	f04f 0100 	mov.w	r1, #0
 800259e:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 80025a2:	462b      	mov	r3, r5
 80025a4:	0419      	lsls	r1, r3, #16
 80025a6:	4623      	mov	r3, r4
 80025a8:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
 80025ac:	4623      	mov	r3, r4
 80025ae:	0418      	lsls	r0, r3, #16
 80025b0:	e9d7 237e 	ldrd	r2, r3, [r7, #504]	@ 0x1f8
 80025b4:	1814      	adds	r4, r2, r0
 80025b6:	643c      	str	r4, [r7, #64]	@ 0x40
 80025b8:	414b      	adcs	r3, r1
 80025ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80025bc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80025c0:	e9c7 347c 	strd	r3, r4, [r7, #496]	@ 0x1f0
    partial_data4 = (partial_data3 * data) / 8192;
 80025c4:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80025c8:	2200      	movs	r2, #0
 80025ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80025ce:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80025d2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80025d6:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 80025da:	462a      	mov	r2, r5
 80025dc:	fb02 f203 	mul.w	r2, r2, r3
 80025e0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80025e4:	4621      	mov	r1, r4
 80025e6:	fb01 f303 	mul.w	r3, r1, r3
 80025ea:	441a      	add	r2, r3
 80025ec:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80025f0:	4621      	mov	r1, r4
 80025f2:	fba3 1301 	umull	r1, r3, r3, r1
 80025f6:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80025fa:	460b      	mov	r3, r1
 80025fc:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002600:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002604:	18d3      	adds	r3, r2, r3
 8002606:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800260a:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	@ 0x180
 800260e:	2b00      	cmp	r3, #0
 8002610:	da08      	bge.n	8002624 <a_bmp390_compensate_pressure+0x5c0>
 8002612:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8002616:	1851      	adds	r1, r2, r1
 8002618:	63b9      	str	r1, [r7, #56]	@ 0x38
 800261a:	f143 0300 	adc.w	r3, r3, #0
 800261e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002620:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002624:	f04f 0000 	mov.w	r0, #0
 8002628:	f04f 0100 	mov.w	r1, #0
 800262c:	0b50      	lsrs	r0, r2, #13
 800262e:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8002632:	1359      	asrs	r1, r3, #13
 8002634:	e9c7 017a 	strd	r0, r1, [r7, #488]	@ 0x1e8
    partial_data5 = (partial_data4 * data) / 512;
 8002638:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800263c:	2200      	movs	r2, #0
 800263e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002642:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002646:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800264a:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 800264e:	462a      	mov	r2, r5
 8002650:	fb02 f203 	mul.w	r2, r2, r3
 8002654:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8002658:	4621      	mov	r1, r4
 800265a:	fb01 f303 	mul.w	r3, r1, r3
 800265e:	441a      	add	r2, r3
 8002660:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002664:	4621      	mov	r1, r4
 8002666:	fba3 1301 	umull	r1, r3, r3, r1
 800266a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800266e:	460b      	mov	r3, r1
 8002670:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8002674:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8002678:	18d3      	adds	r3, r2, r3
 800267a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800267e:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8002682:	2b00      	cmp	r3, #0
 8002684:	da08      	bge.n	8002698 <a_bmp390_compensate_pressure+0x634>
 8002686:	f240 11ff 	movw	r1, #511	@ 0x1ff
 800268a:	1851      	adds	r1, r2, r1
 800268c:	6339      	str	r1, [r7, #48]	@ 0x30
 800268e:	f143 0300 	adc.w	r3, r3, #0
 8002692:	637b      	str	r3, [r7, #52]	@ 0x34
 8002694:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002698:	f04f 0000 	mov.w	r0, #0
 800269c:	f04f 0100 	mov.w	r1, #0
 80026a0:	0a50      	lsrs	r0, r2, #9
 80026a2:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 80026a6:	1259      	asrs	r1, r3, #9
 80026a8:	e9c7 0178 	strd	r0, r1, [r7, #480]	@ 0x1e0
    partial_data6 = (int64_t)((uint64_t)data * (uint64_t)data);
 80026ac:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80026b0:	2200      	movs	r2, #0
 80026b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80026b6:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80026ba:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80026be:	2200      	movs	r2, #0
 80026c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80026c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80026c8:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80026cc:	462b      	mov	r3, r5
 80026ce:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 80026d2:	4642      	mov	r2, r8
 80026d4:	fb02 f203 	mul.w	r2, r2, r3
 80026d8:	464b      	mov	r3, r9
 80026da:	4621      	mov	r1, r4
 80026dc:	fb01 f303 	mul.w	r3, r1, r3
 80026e0:	4413      	add	r3, r2
 80026e2:	4622      	mov	r2, r4
 80026e4:	4641      	mov	r1, r8
 80026e6:	fba2 1201 	umull	r1, r2, r2, r1
 80026ea:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
 80026ee:	460a      	mov	r2, r1
 80026f0:	f8c7 2170 	str.w	r2, [r7, #368]	@ 0x170
 80026f4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80026f8:	4413      	add	r3, r2
 80026fa:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80026fe:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	@ 0x170
 8002702:	e9c7 3476 	strd	r3, r4, [r7, #472]	@ 0x1d8
    partial_data2 = ((int64_t)(handle->p11) * (int64_t)(partial_data6)) / 65536;
 8002706:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 800270a:	f993 3247 	ldrsb.w	r3, [r3, #583]	@ 0x247
 800270e:	b25b      	sxtb	r3, r3
 8002710:	17da      	asrs	r2, r3, #31
 8002712:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002716:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800271a:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 800271e:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 8002722:	462a      	mov	r2, r5
 8002724:	fb02 f203 	mul.w	r2, r2, r3
 8002728:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 800272c:	4621      	mov	r1, r4
 800272e:	fb01 f303 	mul.w	r3, r1, r3
 8002732:	441a      	add	r2, r3
 8002734:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8002738:	4621      	mov	r1, r4
 800273a:	fba3 1301 	umull	r1, r3, r3, r1
 800273e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8002742:	460b      	mov	r3, r1
 8002744:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8002748:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800274c:	18d3      	adds	r3, r2, r3
 800274e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8002752:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	@ 0x168
 8002756:	2b00      	cmp	r3, #0
 8002758:	da08      	bge.n	800276c <a_bmp390_compensate_pressure+0x708>
 800275a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800275e:	1851      	adds	r1, r2, r1
 8002760:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002762:	f143 0300 	adc.w	r3, r3, #0
 8002766:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002768:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800276c:	f04f 0000 	mov.w	r0, #0
 8002770:	f04f 0100 	mov.w	r1, #0
 8002774:	0c10      	lsrs	r0, r2, #16
 8002776:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800277a:	1419      	asrs	r1, r3, #16
 800277c:	e9c7 017e 	strd	r0, r1, [r7, #504]	@ 0x1f8
    partial_data3 = (partial_data2 * data) / 128;
 8002780:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8002784:	2200      	movs	r2, #0
 8002786:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800278a:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800278e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002792:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8002796:	462a      	mov	r2, r5
 8002798:	fb02 f203 	mul.w	r2, r2, r3
 800279c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80027a0:	4621      	mov	r1, r4
 80027a2:	fb01 f303 	mul.w	r3, r1, r3
 80027a6:	441a      	add	r2, r3
 80027a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80027ac:	4621      	mov	r1, r4
 80027ae:	fba3 1301 	umull	r1, r3, r3, r1
 80027b2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 80027b6:	460b      	mov	r3, r1
 80027b8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80027bc:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80027c0:	18d3      	adds	r3, r2, r3
 80027c2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 80027c6:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	da07      	bge.n	80027de <a_bmp390_compensate_pressure+0x77a>
 80027ce:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 80027d2:	6239      	str	r1, [r7, #32]
 80027d4:	f143 0300 	adc.w	r3, r3, #0
 80027d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027de:	f04f 0000 	mov.w	r0, #0
 80027e2:	f04f 0100 	mov.w	r1, #0
 80027e6:	09d0      	lsrs	r0, r2, #7
 80027e8:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 80027ec:	11d9      	asrs	r1, r3, #7
 80027ee:	e9c7 017c 	strd	r0, r1, [r7, #496]	@ 0x1f0
    partial_data4 = (offset / 4) + partial_data1 + partial_data5 + partial_data3;
 80027f2:	e9d7 2374 	ldrd	r2, r3, [r7, #464]	@ 0x1d0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	da06      	bge.n	8002808 <a_bmp390_compensate_pressure+0x7a4>
 80027fa:	1cd1      	adds	r1, r2, #3
 80027fc:	61b9      	str	r1, [r7, #24]
 80027fe:	f143 0300 	adc.w	r3, r3, #0
 8002802:	61fb      	str	r3, [r7, #28]
 8002804:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002808:	f04f 0000 	mov.w	r0, #0
 800280c:	f04f 0100 	mov.w	r1, #0
 8002810:	0890      	lsrs	r0, r2, #2
 8002812:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
 8002816:	1099      	asrs	r1, r3, #2
 8002818:	e9d7 2380 	ldrd	r2, r3, [r7, #512]	@ 0x200
 800281c:	1884      	adds	r4, r0, r2
 800281e:	f8c7 4090 	str.w	r4, [r7, #144]	@ 0x90
 8002822:	eb41 0303 	adc.w	r3, r1, r3
 8002826:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800282a:	e9d7 2378 	ldrd	r2, r3, [r7, #480]	@ 0x1e0
 800282e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002832:	4621      	mov	r1, r4
 8002834:	1889      	adds	r1, r1, r2
 8002836:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 800283a:	4629      	mov	r1, r5
 800283c:	eb43 0101 	adc.w	r1, r3, r1
 8002840:	f8c7 108c 	str.w	r1, [r7, #140]	@ 0x8c
 8002844:	e9d7 237c 	ldrd	r2, r3, [r7, #496]	@ 0x1f0
 8002848:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800284c:	4621      	mov	r1, r4
 800284e:	1851      	adds	r1, r2, r1
 8002850:	6139      	str	r1, [r7, #16]
 8002852:	4629      	mov	r1, r5
 8002854:	eb43 0101 	adc.w	r1, r3, r1
 8002858:	6179      	str	r1, [r7, #20]
 800285a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800285e:	e9c7 347a 	strd	r3, r4, [r7, #488]	@ 0x1e8
    comp_press = (((uint64_t)partial_data4 * 25) / (uint64_t)1099511627776U);
 8002862:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 8002866:	4602      	mov	r2, r0
 8002868:	460b      	mov	r3, r1
 800286a:	1894      	adds	r4, r2, r2
 800286c:	60bc      	str	r4, [r7, #8]
 800286e:	415b      	adcs	r3, r3
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002876:	1814      	adds	r4, r2, r0
 8002878:	603c      	str	r4, [r7, #0]
 800287a:	414b      	adcs	r3, r1
 800287c:	607b      	str	r3, [r7, #4]
 800287e:	f04f 0200 	mov.w	r2, #0
 8002882:	f04f 0300 	mov.w	r3, #0
 8002886:	e9d7 8900 	ldrd	r8, r9, [r7]
 800288a:	464c      	mov	r4, r9
 800288c:	00e3      	lsls	r3, r4, #3
 800288e:	4644      	mov	r4, r8
 8002890:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002894:	4644      	mov	r4, r8
 8002896:	00e2      	lsls	r2, r4, #3
 8002898:	4614      	mov	r4, r2
 800289a:	461d      	mov	r5, r3
 800289c:	4623      	mov	r3, r4
 800289e:	181b      	adds	r3, r3, r0
 80028a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80028a4:	462b      	mov	r3, r5
 80028a6:	eb41 0303 	adc.w	r3, r1, r3
 80028aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80028ae:	f04f 0200 	mov.w	r2, #0
 80028b2:	f04f 0300 	mov.w	r3, #0
 80028b6:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80028ba:	0a0a      	lsrs	r2, r1, #8
 80028bc:	2300      	movs	r3, #0
 80028be:	e9c7 2370 	strd	r2, r3, [r7, #448]	@ 0x1c0
    
    return comp_press;
 80028c2:	e9d7 2370 	ldrd	r2, r3, [r7, #448]	@ 0x1c0
}
 80028c6:	4610      	mov	r0, r2
 80028c8:	4619      	mov	r1, r3
 80028ca:	f507 7703 	add.w	r7, r7, #524	@ 0x20c
 80028ce:	46bd      	mov	sp, r7
 80028d0:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80028d4:	4770      	bx	lr
	...

080028d8 <bmp390_set_pressure>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_pressure(bmp390_handle_t *handle, bmp390_bool_t enable)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	460b      	mov	r3, r1
 80028e2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <bmp390_set_pressure+0x16>
    {
        return 2;                                                                         /* return error */
 80028ea:	2302      	movs	r3, #2
 80028ec:	e037      	b.n	800295e <bmp390_set_pressure+0x86>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d001      	beq.n	80028fc <bmp390_set_pressure+0x24>
    {
        return 3;                                                                         /* return error */
 80028f8:	2303      	movs	r3, #3
 80028fa:	e030      	b.n	800295e <bmp390_set_pressure+0x86>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 80028fc:	f107 020e 	add.w	r2, r7, #14
 8002900:	2301      	movs	r3, #1
 8002902:	211b      	movs	r1, #27
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f7ff f8b7 	bl	8001a78 <a_bmp390_iic_spi_read>
 800290a:	4603      	mov	r3, r0
 800290c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 800290e:	7bfb      	ldrb	r3, [r7, #15]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d006      	beq.n	8002922 <bmp390_set_pressure+0x4a>
    {
        handle->debug_print("bmp390: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800291a:	4813      	ldr	r0, [pc, #76]	@ (8002968 <bmp390_set_pressure+0x90>)
 800291c:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 800291e:	2301      	movs	r3, #1
 8002920:	e01d      	b.n	800295e <bmp390_set_pressure+0x86>
    }
    prev &= ~(1 << 0);                                                                    /* clear config */
 8002922:	7bbb      	ldrb	r3, [r7, #14]
 8002924:	f023 0301 	bic.w	r3, r3, #1
 8002928:	b2db      	uxtb	r3, r3
 800292a:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 0;                                                                  /* set config */
 800292c:	7bba      	ldrb	r2, [r7, #14]
 800292e:	78fb      	ldrb	r3, [r7, #3]
 8002930:	4313      	orrs	r3, r2
 8002932:	b2db      	uxtb	r3, r3
 8002934:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8002936:	f107 020e 	add.w	r2, r7, #14
 800293a:	2301      	movs	r3, #1
 800293c:	211b      	movs	r1, #27
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7ff f8e5 	bl	8001b0e <a_bmp390_iic_spi_write>
 8002944:	4603      	mov	r3, r0
 8002946:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002948:	7bfb      	ldrb	r3, [r7, #15]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d006      	beq.n	800295c <bmp390_set_pressure+0x84>
    {
        handle->debug_print("bmp390: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002954:	4805      	ldr	r0, [pc, #20]	@ (800296c <bmp390_set_pressure+0x94>)
 8002956:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002958:	2301      	movs	r3, #1
 800295a:	e000      	b.n	800295e <bmp390_set_pressure+0x86>
    }
    
    return 0;                                                                             /* success return 0 */
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	0801017c 	.word	0x0801017c
 800296c:	080101a4 	.word	0x080101a4

08002970 <bmp390_set_temperature>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_temperature(bmp390_handle_t *handle, bmp390_bool_t enable)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <bmp390_set_temperature+0x16>
    {
        return 2;                                                                         /* return error */
 8002982:	2302      	movs	r3, #2
 8002984:	e03c      	b.n	8002a00 <bmp390_set_temperature+0x90>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 800298c:	2b01      	cmp	r3, #1
 800298e:	d001      	beq.n	8002994 <bmp390_set_temperature+0x24>
    {
        return 3;                                                                         /* return error */
 8002990:	2303      	movs	r3, #3
 8002992:	e035      	b.n	8002a00 <bmp390_set_temperature+0x90>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 8002994:	f107 020e 	add.w	r2, r7, #14
 8002998:	2301      	movs	r3, #1
 800299a:	211b      	movs	r1, #27
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f7ff f86b 	bl	8001a78 <a_bmp390_iic_spi_read>
 80029a2:	4603      	mov	r3, r0
 80029a4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 80029a6:	7bfb      	ldrb	r3, [r7, #15]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d006      	beq.n	80029ba <bmp390_set_temperature+0x4a>
    {
        handle->debug_print("bmp390: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80029b2:	4815      	ldr	r0, [pc, #84]	@ (8002a08 <bmp390_set_temperature+0x98>)
 80029b4:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 80029b6:	2301      	movs	r3, #1
 80029b8:	e022      	b.n	8002a00 <bmp390_set_temperature+0x90>
    }
    prev &= ~(1 << 1);                                                                    /* clear config */
 80029ba:	7bbb      	ldrb	r3, [r7, #14]
 80029bc:	f023 0302 	bic.w	r3, r3, #2
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 1;                                                                  /* set config */
 80029c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	b25a      	sxtb	r2, r3
 80029cc:	7bbb      	ldrb	r3, [r7, #14]
 80029ce:	b25b      	sxtb	r3, r3
 80029d0:	4313      	orrs	r3, r2
 80029d2:	b25b      	sxtb	r3, r3
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 80029d8:	f107 020e 	add.w	r2, r7, #14
 80029dc:	2301      	movs	r3, #1
 80029de:	211b      	movs	r1, #27
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff f894 	bl	8001b0e <a_bmp390_iic_spi_write>
 80029e6:	4603      	mov	r3, r0
 80029e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d006      	beq.n	80029fe <bmp390_set_temperature+0x8e>
    {
        handle->debug_print("bmp390: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80029f6:	4805      	ldr	r0, [pc, #20]	@ (8002a0c <bmp390_set_temperature+0x9c>)
 80029f8:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 80029fa:	2301      	movs	r3, #1
 80029fc:	e000      	b.n	8002a00 <bmp390_set_temperature+0x90>
    }
    
    return 0;                                                                             /* success return 0 */
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3710      	adds	r7, #16
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	0801017c 	.word	0x0801017c
 8002a0c:	080101a4 	.word	0x080101a4

08002a10 <bmp390_set_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_mode(bmp390_handle_t *handle, bmp390_mode_t mode)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d101      	bne.n	8002a26 <bmp390_set_mode+0x16>
    {
        return 2;                                                                         /* return error */
 8002a22:	2302      	movs	r3, #2
 8002a24:	e03c      	b.n	8002aa0 <bmp390_set_mode+0x90>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d001      	beq.n	8002a34 <bmp390_set_mode+0x24>
    {
        return 3;                                                                         /* return error */
 8002a30:	2303      	movs	r3, #3
 8002a32:	e035      	b.n	8002aa0 <bmp390_set_mode+0x90>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 8002a34:	f107 020e 	add.w	r2, r7, #14
 8002a38:	2301      	movs	r3, #1
 8002a3a:	211b      	movs	r1, #27
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f7ff f81b 	bl	8001a78 <a_bmp390_iic_spi_read>
 8002a42:	4603      	mov	r3, r0
 8002a44:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002a46:	7bfb      	ldrb	r3, [r7, #15]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d006      	beq.n	8002a5a <bmp390_set_mode+0x4a>
    {
        handle->debug_print("bmp390: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002a52:	4815      	ldr	r0, [pc, #84]	@ (8002aa8 <bmp390_set_mode+0x98>)
 8002a54:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002a56:	2301      	movs	r3, #1
 8002a58:	e022      	b.n	8002aa0 <bmp390_set_mode+0x90>
    }
    prev &= ~(3 << 4);                                                                    /* clear config */
 8002a5a:	7bbb      	ldrb	r3, [r7, #14]
 8002a5c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	73bb      	strb	r3, [r7, #14]
    prev |= mode << 4;                                                                    /* set config */
 8002a64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a68:	011b      	lsls	r3, r3, #4
 8002a6a:	b25a      	sxtb	r2, r3
 8002a6c:	7bbb      	ldrb	r3, [r7, #14]
 8002a6e:	b25b      	sxtb	r3, r3
 8002a70:	4313      	orrs	r3, r2
 8002a72:	b25b      	sxtb	r3, r3
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8002a78:	f107 020e 	add.w	r2, r7, #14
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	211b      	movs	r1, #27
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7ff f844 	bl	8001b0e <a_bmp390_iic_spi_write>
 8002a86:	4603      	mov	r3, r0
 8002a88:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002a8a:	7bfb      	ldrb	r3, [r7, #15]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d006      	beq.n	8002a9e <bmp390_set_mode+0x8e>
    {
        handle->debug_print("bmp390: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002a96:	4805      	ldr	r0, [pc, #20]	@ (8002aac <bmp390_set_mode+0x9c>)
 8002a98:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <bmp390_set_mode+0x90>
    }
    
    return 0;                                                                             /* success return 0 */
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	0801017c 	.word	0x0801017c
 8002aac:	080101a4 	.word	0x080101a4

08002ab0 <bmp390_set_pressure_oversampling>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_pressure_oversampling(bmp390_handle_t *handle, bmp390_oversampling_t oversampling)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	460b      	mov	r3, r1
 8002aba:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <bmp390_set_pressure_oversampling+0x16>
    {
        return 2;                                                                    /* return error */
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	e037      	b.n	8002b36 <bmp390_set_pressure_oversampling+0x86>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d001      	beq.n	8002ad4 <bmp390_set_pressure_oversampling+0x24>
    {
        return 3;                                                                    /* return error */
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e030      	b.n	8002b36 <bmp390_set_pressure_oversampling+0x86>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_OSR, (uint8_t *)&prev, 1);        /* read config */
 8002ad4:	f107 020e 	add.w	r2, r7, #14
 8002ad8:	2301      	movs	r3, #1
 8002ada:	211c      	movs	r1, #28
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7fe ffcb 	bl	8001a78 <a_bmp390_iic_spi_read>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002ae6:	7bfb      	ldrb	r3, [r7, #15]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d006      	beq.n	8002afa <bmp390_set_pressure_oversampling+0x4a>
    {
        handle->debug_print("bmp390: get osr register failed.\n");                   /* get osr register failed */
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002af2:	4813      	ldr	r0, [pc, #76]	@ (8002b40 <bmp390_set_pressure_oversampling+0x90>)
 8002af4:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002af6:	2301      	movs	r3, #1
 8002af8:	e01d      	b.n	8002b36 <bmp390_set_pressure_oversampling+0x86>
    }
    prev &= ~(7 << 0);                                                               /* clear config */
 8002afa:	7bbb      	ldrb	r3, [r7, #14]
 8002afc:	f023 0307 	bic.w	r3, r3, #7
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	73bb      	strb	r3, [r7, #14]
    prev |= oversampling << 0;                                                       /* set config */
 8002b04:	7bba      	ldrb	r2, [r7, #14]
 8002b06:	78fb      	ldrb	r3, [r7, #3]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_OSR, (uint8_t *)&prev, 1);       /* write config */
 8002b0e:	f107 020e 	add.w	r2, r7, #14
 8002b12:	2301      	movs	r3, #1
 8002b14:	211c      	movs	r1, #28
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7fe fff9 	bl	8001b0e <a_bmp390_iic_spi_write>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002b20:	7bfb      	ldrb	r3, [r7, #15]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d006      	beq.n	8002b34 <bmp390_set_pressure_oversampling+0x84>
    {
        handle->debug_print("bmp390: set osr register failed.\n");                   /* set osr register failed */
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002b2c:	4805      	ldr	r0, [pc, #20]	@ (8002b44 <bmp390_set_pressure_oversampling+0x94>)
 8002b2e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002b30:	2301      	movs	r3, #1
 8002b32:	e000      	b.n	8002b36 <bmp390_set_pressure_oversampling+0x86>
    }
    
    return 0;                                                                        /* success return 0 */
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	080101cc 	.word	0x080101cc
 8002b44:	080101f0 	.word	0x080101f0

08002b48 <bmp390_set_temperature_oversampling>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_temperature_oversampling(bmp390_handle_t *handle, bmp390_oversampling_t oversampling)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	460b      	mov	r3, r1
 8002b52:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d101      	bne.n	8002b5e <bmp390_set_temperature_oversampling+0x16>
    {
        return 2;                                                                    /* return error */
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	e03c      	b.n	8002bd8 <bmp390_set_temperature_oversampling+0x90>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d001      	beq.n	8002b6c <bmp390_set_temperature_oversampling+0x24>
    {
        return 3;                                                                    /* return error */
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e035      	b.n	8002bd8 <bmp390_set_temperature_oversampling+0x90>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_OSR, (uint8_t *)&prev, 1);        /* read config */
 8002b6c:	f107 020e 	add.w	r2, r7, #14
 8002b70:	2301      	movs	r3, #1
 8002b72:	211c      	movs	r1, #28
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f7fe ff7f 	bl	8001a78 <a_bmp390_iic_spi_read>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d006      	beq.n	8002b92 <bmp390_set_temperature_oversampling+0x4a>
    {
        handle->debug_print("bmp390: get osr register failed.\n");                   /* get osr register failed */
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002b8a:	4815      	ldr	r0, [pc, #84]	@ (8002be0 <bmp390_set_temperature_oversampling+0x98>)
 8002b8c:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e022      	b.n	8002bd8 <bmp390_set_temperature_oversampling+0x90>
    }
    prev &= ~(7 << 3);                                                               /* clear config */
 8002b92:	7bbb      	ldrb	r3, [r7, #14]
 8002b94:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	73bb      	strb	r3, [r7, #14]
    prev |= oversampling << 3;                                                       /* set config */
 8002b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ba0:	00db      	lsls	r3, r3, #3
 8002ba2:	b25a      	sxtb	r2, r3
 8002ba4:	7bbb      	ldrb	r3, [r7, #14]
 8002ba6:	b25b      	sxtb	r3, r3
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	b25b      	sxtb	r3, r3
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_OSR, (uint8_t *)&prev, 1);       /* write config */
 8002bb0:	f107 020e 	add.w	r2, r7, #14
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	211c      	movs	r1, #28
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7fe ffa8 	bl	8001b0e <a_bmp390_iic_spi_write>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d006      	beq.n	8002bd6 <bmp390_set_temperature_oversampling+0x8e>
    {
        handle->debug_print("bmp390: set osr register failed.\n");                   /* set osr register failed */
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002bce:	4805      	ldr	r0, [pc, #20]	@ (8002be4 <bmp390_set_temperature_oversampling+0x9c>)
 8002bd0:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e000      	b.n	8002bd8 <bmp390_set_temperature_oversampling+0x90>
    }
    
    return 0;                                                                        /* success return 0 */
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	080101cc 	.word	0x080101cc
 8002be4:	080101f0 	.word	0x080101f0

08002be8 <bmp390_set_odr>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t bmp390_set_odr(bmp390_handle_t *handle, bmp390_odr_t odr)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <bmp390_set_odr+0x16>
    {
        return 2;                                                                    /* return error */
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e037      	b.n	8002c6e <bmp390_set_odr+0x86>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d001      	beq.n	8002c0c <bmp390_set_odr+0x24>
    {
        return 3;                                                                    /* return error */
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e030      	b.n	8002c6e <bmp390_set_odr+0x86>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_ODR, (uint8_t *)&prev, 1);        /* read config */
 8002c0c:	f107 020e 	add.w	r2, r7, #14
 8002c10:	2301      	movs	r3, #1
 8002c12:	211d      	movs	r1, #29
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f7fe ff2f 	bl	8001a78 <a_bmp390_iic_spi_read>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d006      	beq.n	8002c32 <bmp390_set_odr+0x4a>
    {
        handle->debug_print("bmp390: get odr register failed.\n");                   /* get odr register failed */
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002c2a:	4813      	ldr	r0, [pc, #76]	@ (8002c78 <bmp390_set_odr+0x90>)
 8002c2c:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e01d      	b.n	8002c6e <bmp390_set_odr+0x86>
    }
    
    prev &= ~(31 << 0);                                                              /* clear config */
 8002c32:	7bbb      	ldrb	r3, [r7, #14]
 8002c34:	f023 031f 	bic.w	r3, r3, #31
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	73bb      	strb	r3, [r7, #14]
    prev |= odr << 0;                                                                /* set config */
 8002c3c:	7bba      	ldrb	r2, [r7, #14]
 8002c3e:	78fb      	ldrb	r3, [r7, #3]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	73bb      	strb	r3, [r7, #14]
    res = a_bmp390_iic_spi_write(handle, BMP390_REG_ODR, (uint8_t *)&prev, 1);       /* write config */
 8002c46:	f107 020e 	add.w	r2, r7, #14
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	211d      	movs	r1, #29
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f7fe ff5d 	bl	8001b0e <a_bmp390_iic_spi_write>
 8002c54:	4603      	mov	r3, r0
 8002c56:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d006      	beq.n	8002c6c <bmp390_set_odr+0x84>
    {
        handle->debug_print("bmp390: set odr register failed.\n");                   /* set odr register failed */
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002c64:	4805      	ldr	r0, [pc, #20]	@ (8002c7c <bmp390_set_odr+0x94>)
 8002c66:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e000      	b.n	8002c6e <bmp390_set_odr+0x86>
    }
    
    return 0;                                                                        /* success return 0 */
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3710      	adds	r7, #16
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	08010214 	.word	0x08010214
 8002c7c:	08010238 	.word	0x08010238

08002c80 <a_bmp390_close>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
static uint8_t a_bmp390_close(bmp390_handle_t *handle)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
    if (handle->iic_spi == BMP390_INTERFACE_IIC)                        /* if iic interface */
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 3231 	ldrb.w	r3, [r3, #561]	@ 0x231
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10f      	bne.n	8002cb2 <a_bmp390_close+0x32>
    {
        if (handle->iic_deinit() != 0)                                  /* close iic */
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8002c98:	4798      	blx	r3
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d006      	beq.n	8002cae <a_bmp390_close+0x2e>
        {
            handle->debug_print("bmp390: iic deinit failed.\n");        /* iic deinit failed */
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002ca6:	480c      	ldr	r0, [pc, #48]	@ (8002cd8 <a_bmp390_close+0x58>)
 8002ca8:	4798      	blx	r3
       
            return 1;                                                   /* return error */
 8002caa:	2301      	movs	r3, #1
 8002cac:	e010      	b.n	8002cd0 <a_bmp390_close+0x50>
        }
        else
        {
            return 0;                                                   /* success return 0 */
 8002cae:	2300      	movs	r3, #0
 8002cb0:	e00e      	b.n	8002cd0 <a_bmp390_close+0x50>
        }
    }
    else
    {
        if (handle->spi_deinit() != 0)                                  /* close spi */
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8002cb8:	4798      	blx	r3
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d006      	beq.n	8002cce <a_bmp390_close+0x4e>
        {
            handle->debug_print("bmp390: spi deinit failed.\n");        /* spi deinit failed */
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002cc6:	4805      	ldr	r0, [pc, #20]	@ (8002cdc <a_bmp390_close+0x5c>)
 8002cc8:	4798      	blx	r3
       
            return 1;                                                   /* return error */
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <a_bmp390_close+0x50>
        }
        else
        {
            return 0;                                                   /* success return 0 */
 8002cce:	2300      	movs	r3, #0
        }
    }
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	080102d0 	.word	0x080102d0
 8002cdc:	080102ec 	.word	0x080102ec

08002ce0 <bmp390_init>:
 *            - 5 reset failed
 *            - 6 get calibration failed
 * @note      none
 */
uint8_t bmp390_init(bmp390_handle_t *handle)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
    uint8_t id;
    uint8_t reg;
  
    if (handle == NULL)                                                              /* check handle */
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <bmp390_init+0x12>
    {
        return 2;                                                                    /* return error */
 8002cee:	2302      	movs	r3, #2
 8002cf0:	e107      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (handle->debug_print == NULL)                                                 /* check debug_print */
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <bmp390_init+0x20>
    {
        return 3;                                                                    /* return error */
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e100      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (handle->iic_init == NULL)                                                    /* check iic_init */
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d106      	bne.n	8002d18 <bmp390_init+0x38>
    {
        handle->debug_print("bmp390: iic_init is null.\n");                          /* iic_init is null */
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002d10:	487e      	ldr	r0, [pc, #504]	@ (8002f0c <bmp390_init+0x22c>)
 8002d12:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002d14:	2303      	movs	r3, #3
 8002d16:	e0f4      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (handle->iic_deinit == NULL)                                                  /* check iic_init */
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d106      	bne.n	8002d30 <bmp390_init+0x50>
    {
        handle->debug_print("bmp390: iic_deinit is null.\n");                        /* iic_deinit is null */
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002d28:	4879      	ldr	r0, [pc, #484]	@ (8002f10 <bmp390_init+0x230>)
 8002d2a:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e0e8      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (handle->iic_read == NULL)                                                    /* check iic_read */
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d106      	bne.n	8002d48 <bmp390_init+0x68>
    {
        handle->debug_print("bmp390: iic_read is null.\n");                          /* iic_read is null */
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002d40:	4874      	ldr	r0, [pc, #464]	@ (8002f14 <bmp390_init+0x234>)
 8002d42:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002d44:	2303      	movs	r3, #3
 8002d46:	e0dc      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (handle->iic_write == NULL)                                                   /* check iic_write */
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d106      	bne.n	8002d60 <bmp390_init+0x80>
    {
        handle->debug_print("bmp390: iic_write is null.\n");                         /* iic_write is null */
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002d58:	486f      	ldr	r0, [pc, #444]	@ (8002f18 <bmp390_init+0x238>)
 8002d5a:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e0d0      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (handle->spi_init == NULL)                                                    /* check spi_init */
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d106      	bne.n	8002d78 <bmp390_init+0x98>
    {
        handle->debug_print("bmp390: spi_init is null.\n");                          /* spi_init is null */
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002d70:	486a      	ldr	r0, [pc, #424]	@ (8002f1c <bmp390_init+0x23c>)
 8002d72:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002d74:	2303      	movs	r3, #3
 8002d76:	e0c4      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (handle->spi_deinit == NULL)                                                  /* check spi_deinit */
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d106      	bne.n	8002d90 <bmp390_init+0xb0>
    {
        handle->debug_print("bmp390: spi_deinit is null.\n");                        /* spi_deinit is null */
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002d88:	4865      	ldr	r0, [pc, #404]	@ (8002f20 <bmp390_init+0x240>)
 8002d8a:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e0b8      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (handle->spi_read == NULL)                                                    /* check spi_read */
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d106      	bne.n	8002da8 <bmp390_init+0xc8>
    {
        handle->debug_print("bmp390: spi_read is null.\n");                          /* spi_read is null */
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002da0:	4860      	ldr	r0, [pc, #384]	@ (8002f24 <bmp390_init+0x244>)
 8002da2:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002da4:	2303      	movs	r3, #3
 8002da6:	e0ac      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (handle->spi_write == NULL)                                                   /* check spi_write */
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d106      	bne.n	8002dc0 <bmp390_init+0xe0>
    {
        handle->debug_print("bmp390: spi_write is null.\n");                         /* spi_write is null */
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002db8:	485b      	ldr	r0, [pc, #364]	@ (8002f28 <bmp390_init+0x248>)
 8002dba:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e0a0      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (handle->delay_ms == NULL)                                                    /* check delay_ms */
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d106      	bne.n	8002dd8 <bmp390_init+0xf8>
    {
        handle->debug_print("bmp390: delay_ms is null.\n");                          /* delay_ms is null */
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002dd0:	4856      	ldr	r0, [pc, #344]	@ (8002f2c <bmp390_init+0x24c>)
 8002dd2:	4798      	blx	r3
       
        return 3;                                                                    /* return error */
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e094      	b.n	8002f02 <bmp390_init+0x222>
    }
    
    if (handle->iic_spi == BMP390_INTERFACE_IIC)                                     /* if iic interface */
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f893 3231 	ldrb.w	r3, [r3, #561]	@ 0x231
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10d      	bne.n	8002dfe <bmp390_init+0x11e>
    {
        if (handle->iic_init() != 0)                                                 /* initialize iic bus */
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8002de8:	4798      	blx	r3
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d014      	beq.n	8002e1a <bmp390_init+0x13a>
        {
            handle->debug_print("bmp390: iic init failed.\n");                       /* iic init failed */
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002df6:	484e      	ldr	r0, [pc, #312]	@ (8002f30 <bmp390_init+0x250>)
 8002df8:	4798      	blx	r3
            
            return 1;                                                                /* return error */
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e081      	b.n	8002f02 <bmp390_init+0x222>
        }
    }
    else
    {
        if (handle->spi_init() != 0)                                                 /* initialize spi bus */
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8002e04:	4798      	blx	r3
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d006      	beq.n	8002e1a <bmp390_init+0x13a>
        {
            handle->debug_print("bmp390: spi init failed.\n");                       /* spi init failed */
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002e12:	4848      	ldr	r0, [pc, #288]	@ (8002f34 <bmp390_init+0x254>)
 8002e14:	4798      	blx	r3
           
            return 1;                                                                /* return error */
 8002e16:	2301      	movs	r3, #1
 8002e18:	e073      	b.n	8002f02 <bmp390_init+0x222>
        }
    }
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_CHIP_ID, (uint8_t *)&id, 1) != 0)   /* read chip id */
 8002e1a:	f107 020f 	add.w	r2, r7, #15
 8002e1e:	2301      	movs	r3, #1
 8002e20:	2100      	movs	r1, #0
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f7fe fe28 	bl	8001a78 <a_bmp390_iic_spi_read>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d009      	beq.n	8002e42 <bmp390_init+0x162>
    {
        handle->debug_print("bmp390: read chip id failed.\n");                       /* read chip id failed */
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002e34:	4840      	ldr	r0, [pc, #256]	@ (8002f38 <bmp390_init+0x258>)
 8002e36:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f7ff ff21 	bl	8002c80 <a_bmp390_close>
        
        return 4;                                                                    /* return error */
 8002e3e:	2304      	movs	r3, #4
 8002e40:	e05f      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (id != 0x60)                                                                  /* check chip id */
 8002e42:	7bfb      	ldrb	r3, [r7, #15]
 8002e44:	2b60      	cmp	r3, #96	@ 0x60
 8002e46:	d009      	beq.n	8002e5c <bmp390_init+0x17c>
    {
        handle->debug_print("bmp390: id is invalid.\n");                             /* id is invalid */
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002e4e:	483b      	ldr	r0, [pc, #236]	@ (8002f3c <bmp390_init+0x25c>)
 8002e50:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7ff ff14 	bl	8002c80 <a_bmp390_close>
        
        return 4;         
 8002e58:	2304      	movs	r3, #4
 8002e5a:	e052      	b.n	8002f02 <bmp390_init+0x222>
    }                                                                                /* return error */
    reg = 0xB6;                                                                      /* set command */
 8002e5c:	23b6      	movs	r3, #182	@ 0xb6
 8002e5e:	73bb      	strb	r3, [r7, #14]
    if (a_bmp390_iic_spi_write(handle, BMP390_REG_CMD, (uint8_t *)&reg, 1) != 0)     /* write command */
 8002e60:	f107 020e 	add.w	r2, r7, #14
 8002e64:	2301      	movs	r3, #1
 8002e66:	217e      	movs	r1, #126	@ 0x7e
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7fe fe50 	bl	8001b0e <a_bmp390_iic_spi_write>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d009      	beq.n	8002e88 <bmp390_init+0x1a8>
    {
        handle->debug_print("bmp390: soft rest failed.\n");                          /* soft rest failed */
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002e7a:	4831      	ldr	r0, [pc, #196]	@ (8002f40 <bmp390_init+0x260>)
 8002e7c:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7ff fefe 	bl	8002c80 <a_bmp390_close>
        
        return 5;                                                                    /* return error */
 8002e84:	2305      	movs	r3, #5
 8002e86:	e03c      	b.n	8002f02 <bmp390_init+0x222>
    }
    handle->delay_ms(10);                                                            /* delay 10 ms */
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8002e8e:	200a      	movs	r0, #10
 8002e90:	4798      	blx	r3
    if (a_bmp390_iic_spi_read(handle, BMP390_REG_ERR_REG, (uint8_t *)&reg, 1) != 0)  /* read reg */
 8002e92:	f107 020e 	add.w	r2, r7, #14
 8002e96:	2301      	movs	r3, #1
 8002e98:	2102      	movs	r1, #2
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7fe fdec 	bl	8001a78 <a_bmp390_iic_spi_read>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d009      	beq.n	8002eba <bmp390_init+0x1da>
    {
        handle->debug_print("bmp390: get err reg failed.\n");                        /* return error */
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002eac:	4825      	ldr	r0, [pc, #148]	@ (8002f44 <bmp390_init+0x264>)
 8002eae:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff fee5 	bl	8002c80 <a_bmp390_close>
        
        return 5;                                                                    /* return error */
 8002eb6:	2305      	movs	r3, #5
 8002eb8:	e023      	b.n	8002f02 <bmp390_init+0x222>
    }
    if ((reg & 0x07) != 0)                                                           /* check running status */
 8002eba:	7bbb      	ldrb	r3, [r7, #14]
 8002ebc:	f003 0307 	and.w	r3, r3, #7
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d009      	beq.n	8002ed8 <bmp390_init+0x1f8>
    {
        handle->debug_print("bmp390: find running error.\n");                        /* find running error */
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002eca:	481f      	ldr	r0, [pc, #124]	@ (8002f48 <bmp390_init+0x268>)
 8002ecc:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f7ff fed6 	bl	8002c80 <a_bmp390_close>
        
        return 5;                                                                    /* return error */
 8002ed4:	2305      	movs	r3, #5
 8002ed6:	e014      	b.n	8002f02 <bmp390_init+0x222>
    }
    if (a_bmp390_get_calibration_data(handle) != 0)                                  /* get calibration data */
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f7fe fe6d 	bl	8001bb8 <a_bmp390_get_calibration_data>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d009      	beq.n	8002ef8 <bmp390_init+0x218>
    {
        handle->debug_print("bmp390: get calibration data error.\n");                /* get calibration data error */
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002eea:	4818      	ldr	r0, [pc, #96]	@ (8002f4c <bmp390_init+0x26c>)
 8002eec:	4798      	blx	r3
        (void)a_bmp390_close(handle);                                                /* close bmp390 */
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7ff fec6 	bl	8002c80 <a_bmp390_close>
        
        return 6;                                                                    /* return error */
 8002ef4:	2306      	movs	r3, #6
 8002ef6:	e004      	b.n	8002f02 <bmp390_init+0x222>
    }
    handle->inited = 1;                                                              /* flag finish initialization */
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2230 	strb.w	r2, [r3, #560]	@ 0x230
     
    return 0;                                                                        /* success return 0 */
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	08010308 	.word	0x08010308
 8002f10:	08010324 	.word	0x08010324
 8002f14:	08010344 	.word	0x08010344
 8002f18:	08010360 	.word	0x08010360
 8002f1c:	0801037c 	.word	0x0801037c
 8002f20:	08010398 	.word	0x08010398
 8002f24:	080103b8 	.word	0x080103b8
 8002f28:	080103d4 	.word	0x080103d4
 8002f2c:	080103f0 	.word	0x080103f0
 8002f30:	0801040c 	.word	0x0801040c
 8002f34:	08010428 	.word	0x08010428
 8002f38:	08010444 	.word	0x08010444
 8002f3c:	08010464 	.word	0x08010464
 8002f40:	0801047c 	.word	0x0801047c
 8002f44:	08010498 	.word	0x08010498
 8002f48:	080104b8 	.word	0x080104b8
 8002f4c:	080104d8 	.word	0x080104d8

08002f50 <bmp390_read_temperature_pressure>:
 *             - 3 handle is not initialized
 * @note       none
 */
uint8_t bmp390_read_temperature_pressure(bmp390_handle_t *handle, uint32_t *temperature_raw, float *temperature_c, 
                                         uint32_t *pressure_raw, float *pressure_pa)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b090      	sub	sp, #64	@ 0x40
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
 8002f5c:	603b      	str	r3, [r7, #0]
    uint8_t res;
    uint8_t prev;
    uint8_t buf[3];
    
    if (handle == NULL)                                                                       /* check handle */
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d101      	bne.n	8002f68 <bmp390_read_temperature_pressure+0x18>
    {
        return 2;                                                                             /* return error */
 8002f64:	2302      	movs	r3, #2
 8002f66:	e1fa      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
    }
    if (handle->inited != 1)                                                                  /* check handle initialization */
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f893 3230 	ldrb.w	r3, [r3, #560]	@ 0x230
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d001      	beq.n	8002f76 <bmp390_read_temperature_pressure+0x26>
    {
        return 3;                                                                             /* return error */
 8002f72:	2303      	movs	r3, #3
 8002f74:	e1f3      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
    }
    
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_FIFO_CONFIG_1, (uint8_t *)&prev, 1);       /* read config */
 8002f76:	f107 0217 	add.w	r2, r7, #23
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	2117      	movs	r1, #23
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f7fe fd7a 	bl	8001a78 <a_bmp390_iic_spi_read>
 8002f84:	4603      	mov	r3, r0
 8002f86:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (res != 0)                                                                             /* check result */
 8002f8a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d006      	beq.n	8002fa0 <bmp390_read_temperature_pressure+0x50>
    {
        handle->debug_print("bmp390: get fifo config 1 register failed.\n");                  /* get fifo config 1 register failed */
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002f98:	48b1      	ldr	r0, [pc, #708]	@ (8003260 <bmp390_read_temperature_pressure+0x310>)
 8002f9a:	4798      	blx	r3
       
        return 1;                                                                             /* return error */
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e1de      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
    }
    if ((prev & 0x01) != 0)                                                                   /* check fifo mode */
 8002fa0:	7dfb      	ldrb	r3, [r7, #23]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d006      	beq.n	8002fb8 <bmp390_read_temperature_pressure+0x68>
    {
        handle->debug_print("bmp390: fifo mode can't use this function.\n");                  /* fifo mode can't use this function */
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002fb0:	48ac      	ldr	r0, [pc, #688]	@ (8003264 <bmp390_read_temperature_pressure+0x314>)
 8002fb2:	4798      	blx	r3
       
        return 1;                                                                             /* return error */
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e1d2      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
    }
    res = a_bmp390_iic_spi_read(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);            /* read config */
 8002fb8:	f107 0217 	add.w	r2, r7, #23
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	211b      	movs	r1, #27
 8002fc0:	68f8      	ldr	r0, [r7, #12]
 8002fc2:	f7fe fd59 	bl	8001a78 <a_bmp390_iic_spi_read>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (res != 0)                                                                             /* check result */
 8002fcc:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d006      	beq.n	8002fe2 <bmp390_read_temperature_pressure+0x92>
    {
        handle->debug_print("bmp390: get pwr ctrl register failed.\n");                       /* get pwr ctrl register failed */
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8002fda:	48a3      	ldr	r0, [pc, #652]	@ (8003268 <bmp390_read_temperature_pressure+0x318>)
 8002fdc:	4798      	blx	r3
       
        return 1;                                                                             /* return error */
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e1bd      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
    }
    if (((prev >> 4) & 0x03) == 0x03)                                                         /* normal mode */
 8002fe2:	7dfb      	ldrb	r3, [r7, #23]
 8002fe4:	091b      	lsrs	r3, r3, #4
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	2b03      	cmp	r3, #3
 8002fee:	f040 80a0 	bne.w	8003132 <bmp390_read_temperature_pressure+0x1e2>
    {
        res = a_bmp390_iic_spi_read(handle, BMP390_REG_STATUS, (uint8_t *)&prev, 1);          /* read config */
 8002ff2:	f107 0217 	add.w	r2, r7, #23
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	2103      	movs	r1, #3
 8002ffa:	68f8      	ldr	r0, [r7, #12]
 8002ffc:	f7fe fd3c 	bl	8001a78 <a_bmp390_iic_spi_read>
 8003000:	4603      	mov	r3, r0
 8003002:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        if (res != 0)                                                                         /* check result */
 8003006:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800300a:	2b00      	cmp	r3, #0
 800300c:	d006      	beq.n	800301c <bmp390_read_temperature_pressure+0xcc>
        {
            handle->debug_print("bmp390: get status register failed.\n");                     /* get status register failed */
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8003014:	4895      	ldr	r0, [pc, #596]	@ (800326c <bmp390_read_temperature_pressure+0x31c>)
 8003016:	4798      	blx	r3
           
            return 1;                                                                         /* return error */
 8003018:	2301      	movs	r3, #1
 800301a:	e1a0      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
        }
        if ((prev & (1 << 6)) != 0)                                                           /* data is ready */
 800301c:	7dfb      	ldrb	r3, [r7, #23]
 800301e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003022:	2b00      	cmp	r3, #0
 8003024:	d03d      	beq.n	80030a2 <bmp390_read_temperature_pressure+0x152>
        {
            int64_t output;
            
            res = a_bmp390_iic_spi_read(handle, BMP390_REG_DATA_3, (uint8_t *)buf, 3);        /* read raw data */
 8003026:	f107 0214 	add.w	r2, r7, #20
 800302a:	2303      	movs	r3, #3
 800302c:	2107      	movs	r1, #7
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f7fe fd22 	bl	8001a78 <a_bmp390_iic_spi_read>
 8003034:	4603      	mov	r3, r0
 8003036:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
            if (res != 0)                                                                     /* check result */
 800303a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800303e:	2b00      	cmp	r3, #0
 8003040:	d006      	beq.n	8003050 <bmp390_read_temperature_pressure+0x100>
            {
                handle->debug_print("bmp390: get data register failed.\n");                   /* get data register failed */
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8003048:	4889      	ldr	r0, [pc, #548]	@ (8003270 <bmp390_read_temperature_pressure+0x320>)
 800304a:	4798      	blx	r3
               
                return 1;                                                                     /* return error */
 800304c:	2301      	movs	r3, #1
 800304e:	e186      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
            }
            *temperature_raw = (uint32_t)buf[2] << 16 | (uint32_t)buf[1] << 8 | buf[0];       /* get data */
 8003050:	7dbb      	ldrb	r3, [r7, #22]
 8003052:	041a      	lsls	r2, r3, #16
 8003054:	7d7b      	ldrb	r3, [r7, #21]
 8003056:	021b      	lsls	r3, r3, #8
 8003058:	4313      	orrs	r3, r2
 800305a:	7d3a      	ldrb	r2, [r7, #20]
 800305c:	431a      	orrs	r2, r3
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	601a      	str	r2, [r3, #0]
            output = a_bmp390_compensate_temperature(handle, *temperature_raw);               /* compensate temperature */
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4619      	mov	r1, r3
 8003068:	68f8      	ldr	r0, [r7, #12]
 800306a:	f7fe ff13 	bl	8001e94 <a_bmp390_compensate_temperature>
 800306e:	e9c7 0108 	strd	r0, r1, [r7, #32]
            *temperature_c = (float)((double)output / 100.0);                                 /* get converted temperature */
 8003072:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003076:	f7fd fab1 	bl	80005dc <__aeabi_l2d>
 800307a:	f04f 0200 	mov.w	r2, #0
 800307e:	4b7d      	ldr	r3, [pc, #500]	@ (8003274 <bmp390_read_temperature_pressure+0x324>)
 8003080:	f7fd fc04 	bl	800088c <__aeabi_ddiv>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4610      	mov	r0, r2
 800308a:	4619      	mov	r1, r3
 800308c:	f7fd fdcc 	bl	8000c28 <__aeabi_d2f>
 8003090:	4602      	mov	r2, r0
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	601a      	str	r2, [r3, #0]
        {
            handle->debug_print("bmp390: temperature data is not ready.\n");                  /* temperature data is not ready */
           
            return 1;                                                                         /* return error */
        }
        if ((prev & (1 << 5)) != 0)                                                           /* data is ready */
 8003096:	7dfb      	ldrb	r3, [r7, #23]
 8003098:	f003 0320 	and.w	r3, r3, #32
 800309c:	2b00      	cmp	r3, #0
 800309e:	d041      	beq.n	8003124 <bmp390_read_temperature_pressure+0x1d4>
 80030a0:	e006      	b.n	80030b0 <bmp390_read_temperature_pressure+0x160>
            handle->debug_print("bmp390: temperature data is not ready.\n");                  /* temperature data is not ready */
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80030a8:	4873      	ldr	r0, [pc, #460]	@ (8003278 <bmp390_read_temperature_pressure+0x328>)
 80030aa:	4798      	blx	r3
            return 1;                                                                         /* return error */
 80030ac:	2301      	movs	r3, #1
 80030ae:	e156      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
        {
            int64_t output;
            
            res = a_bmp390_iic_spi_read(handle, BMP390_REG_DATA_0, (uint8_t *)buf, 3);        /* read data */
 80030b0:	f107 0214 	add.w	r2, r7, #20
 80030b4:	2303      	movs	r3, #3
 80030b6:	2104      	movs	r1, #4
 80030b8:	68f8      	ldr	r0, [r7, #12]
 80030ba:	f7fe fcdd 	bl	8001a78 <a_bmp390_iic_spi_read>
 80030be:	4603      	mov	r3, r0
 80030c0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
            if (res != 0)                                                                     /* check result */
 80030c4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d006      	beq.n	80030da <bmp390_read_temperature_pressure+0x18a>
            {
                handle->debug_print("bmp390: get data register failed.\n");                   /* get data register failed */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80030d2:	4867      	ldr	r0, [pc, #412]	@ (8003270 <bmp390_read_temperature_pressure+0x320>)
 80030d4:	4798      	blx	r3
               
                return 1;                                                                     /* return error */
 80030d6:	2301      	movs	r3, #1
 80030d8:	e141      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
            }
            *pressure_raw = (uint32_t)buf[2] << 16 | (uint32_t)buf[1] << 8 | buf[0];          /* get data */
 80030da:	7dbb      	ldrb	r3, [r7, #22]
 80030dc:	041a      	lsls	r2, r3, #16
 80030de:	7d7b      	ldrb	r3, [r7, #21]
 80030e0:	021b      	lsls	r3, r3, #8
 80030e2:	4313      	orrs	r3, r2
 80030e4:	7d3a      	ldrb	r2, [r7, #20]
 80030e6:	431a      	orrs	r2, r3
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	601a      	str	r2, [r3, #0]
            output = a_bmp390_compensate_pressure(handle, *pressure_raw);                     /* compensate pressure */
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4619      	mov	r1, r3
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f7fe ffb6 	bl	8002064 <a_bmp390_compensate_pressure>
 80030f8:	e9c7 0106 	strd	r0, r1, [r7, #24]
            *pressure_pa = (float)((double)output / 100.0);                                   /* get converted pressure */
 80030fc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003100:	f7fd fa6c 	bl	80005dc <__aeabi_l2d>
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	4b5a      	ldr	r3, [pc, #360]	@ (8003274 <bmp390_read_temperature_pressure+0x324>)
 800310a:	f7fd fbbf 	bl	800088c <__aeabi_ddiv>
 800310e:	4602      	mov	r2, r0
 8003110:	460b      	mov	r3, r1
 8003112:	4610      	mov	r0, r2
 8003114:	4619      	mov	r1, r3
 8003116:	f7fd fd87 	bl	8000c28 <__aeabi_d2f>
 800311a:	4602      	mov	r2, r0
 800311c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800311e:	601a      	str	r2, [r3, #0]
            
            return 0;                                                                         /* success return 0 */
 8003120:	2300      	movs	r3, #0
 8003122:	e11c      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
        }
        else
        {
            handle->debug_print("bmp390: pressure data is not ready.\n");                     /* pressure data is not ready */
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800312a:	4854      	ldr	r0, [pc, #336]	@ (800327c <bmp390_read_temperature_pressure+0x32c>)
 800312c:	4798      	blx	r3
           
            return 1;                                                                         /* return error */
 800312e:	2301      	movs	r3, #1
 8003130:	e115      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
        }
    }
    else if (((prev >> 4) & 0x03) == 0x00)                                                    /* force mode */
 8003132:	7dfb      	ldrb	r3, [r7, #23]
 8003134:	091b      	lsrs	r3, r3, #4
 8003136:	b2db      	uxtb	r3, r3
 8003138:	f003 0303 	and.w	r3, r3, #3
 800313c:	2b00      	cmp	r3, #0
 800313e:	f040 8108 	bne.w	8003352 <bmp390_read_temperature_pressure+0x402>
    {
        uint16_t cnt = 5000;
 8003142:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003146:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        
        res = a_bmp390_iic_spi_read(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);        /* read config */
 8003148:	f107 0217 	add.w	r2, r7, #23
 800314c:	2301      	movs	r3, #1
 800314e:	211b      	movs	r1, #27
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f7fe fc91 	bl	8001a78 <a_bmp390_iic_spi_read>
 8003156:	4603      	mov	r3, r0
 8003158:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        if (res != 0)                                                                         /* check result */
 800315c:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8003160:	2b00      	cmp	r3, #0
 8003162:	d006      	beq.n	8003172 <bmp390_read_temperature_pressure+0x222>
        {
            handle->debug_print("bmp390: get pwr ctrl register failed.\n");                   /* get pwr ctrl register failed */
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 800316a:	483f      	ldr	r0, [pc, #252]	@ (8003268 <bmp390_read_temperature_pressure+0x318>)
 800316c:	4798      	blx	r3
           
            return 1;                                                                         /* return error */
 800316e:	2301      	movs	r3, #1
 8003170:	e0f5      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
        }
        prev &= ~(0x03 << 4);                                                                 /* clear 4-5 bits */
 8003172:	7dfb      	ldrb	r3, [r7, #23]
 8003174:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003178:	b2db      	uxtb	r3, r3
 800317a:	75fb      	strb	r3, [r7, #23]
        prev |= 0x01 << 4;                                                                    /* set bit 4 */
 800317c:	7dfb      	ldrb	r3, [r7, #23]
 800317e:	f043 0310 	orr.w	r3, r3, #16
 8003182:	b2db      	uxtb	r3, r3
 8003184:	75fb      	strb	r3, [r7, #23]
        res = a_bmp390_iic_spi_write(handle, BMP390_REG_PWR_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8003186:	f107 0217 	add.w	r2, r7, #23
 800318a:	2301      	movs	r3, #1
 800318c:	211b      	movs	r1, #27
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f7fe fcbd 	bl	8001b0e <a_bmp390_iic_spi_write>
 8003194:	4603      	mov	r3, r0
 8003196:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        if (res != 0)                                                                         /* check result */
 800319a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d006      	beq.n	80031b0 <bmp390_read_temperature_pressure+0x260>
        {
            handle->debug_print("bmp390: set pwr ctrl register failed.\n");                   /* set pwr ctrl register failed */
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80031a8:	4835      	ldr	r0, [pc, #212]	@ (8003280 <bmp390_read_temperature_pressure+0x330>)
 80031aa:	4798      	blx	r3
           
            return 1;                                                                         /* return error */
 80031ac:	2301      	movs	r3, #1
 80031ae:	e0d6      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
        }
        
        while (1)                                                                             /* loop */
        {
            res = a_bmp390_iic_spi_read(handle, BMP390_REG_STATUS, (uint8_t *)&prev, 1);      /* read config */
 80031b0:	f107 0217 	add.w	r2, r7, #23
 80031b4:	2301      	movs	r3, #1
 80031b6:	2103      	movs	r1, #3
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f7fe fc5d 	bl	8001a78 <a_bmp390_iic_spi_read>
 80031be:	4603      	mov	r3, r0
 80031c0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
            if (res != 0)                                                                     /* check result */
 80031c4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d006      	beq.n	80031da <bmp390_read_temperature_pressure+0x28a>
            {
                handle->debug_print("bmp390: get status register failed.\n");                 /* get status register failed */
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80031d2:	4826      	ldr	r0, [pc, #152]	@ (800326c <bmp390_read_temperature_pressure+0x31c>)
 80031d4:	4798      	blx	r3
               
                return 1;                                                                     /* return error */
 80031d6:	2301      	movs	r3, #1
 80031d8:	e0c1      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
            }
            if ((prev & (1 << 6)) != 0)                                                       /* data is ready */
 80031da:	7dfb      	ldrb	r3, [r7, #23]
 80031dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d04f      	beq.n	8003284 <bmp390_read_temperature_pressure+0x334>
            {
                int64_t output;
                
                res = a_bmp390_iic_spi_read(handle, BMP390_REG_DATA_3, (uint8_t *)buf, 3);    /* read raw data */
 80031e4:	f107 0214 	add.w	r2, r7, #20
 80031e8:	2303      	movs	r3, #3
 80031ea:	2107      	movs	r1, #7
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f7fe fc43 	bl	8001a78 <a_bmp390_iic_spi_read>
 80031f2:	4603      	mov	r3, r0
 80031f4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
                if (res != 0)                                                                 /* check result */
 80031f8:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d006      	beq.n	800320e <bmp390_read_temperature_pressure+0x2be>
                {
                    handle->debug_print("bmp390: get data register failed.\n");               /* get data register failed */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8003206:	481a      	ldr	r0, [pc, #104]	@ (8003270 <bmp390_read_temperature_pressure+0x320>)
 8003208:	4798      	blx	r3
                   
                    return 1;                                                                 /* return error */
 800320a:	2301      	movs	r3, #1
 800320c:	e0a7      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
                }
                *temperature_raw = (uint32_t)buf[2] << 16 | (uint32_t)buf[1] << 8 | buf[0];   /* get data */
 800320e:	7dbb      	ldrb	r3, [r7, #22]
 8003210:	041a      	lsls	r2, r3, #16
 8003212:	7d7b      	ldrb	r3, [r7, #21]
 8003214:	021b      	lsls	r3, r3, #8
 8003216:	4313      	orrs	r3, r2
 8003218:	7d3a      	ldrb	r2, [r7, #20]
 800321a:	431a      	orrs	r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	601a      	str	r2, [r3, #0]
                output = a_bmp390_compensate_temperature(handle, *temperature_raw);           /* compensate temperature */
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4619      	mov	r1, r3
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f7fe fe34 	bl	8001e94 <a_bmp390_compensate_temperature>
 800322c:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
                *temperature_c = (float)((double)output / 100.0);                             /* get converted temperature */
 8003230:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003234:	f7fd f9d2 	bl	80005dc <__aeabi_l2d>
 8003238:	f04f 0200 	mov.w	r2, #0
 800323c:	4b0d      	ldr	r3, [pc, #52]	@ (8003274 <bmp390_read_temperature_pressure+0x324>)
 800323e:	f7fd fb25 	bl	800088c <__aeabi_ddiv>
 8003242:	4602      	mov	r2, r0
 8003244:	460b      	mov	r3, r1
 8003246:	4610      	mov	r0, r2
 8003248:	4619      	mov	r1, r3
 800324a:	f7fd fced 	bl	8000c28 <__aeabi_d2f>
 800324e:	4602      	mov	r2, r0
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	601a      	str	r2, [r3, #0]
                
                break;                                                                        /* break */
 8003254:	bf00      	nop
                handle->debug_print("bmp390: temperature data is not ready.\n");              /* temperature data is not ready */
               
                return 1;                                                                     /* return error */
            }
        }
        cnt = 5000;                                                                           /* set cnt */
 8003256:	f241 3388 	movw	r3, #5000	@ 0x1388
 800325a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800325c:	e026      	b.n	80032ac <bmp390_read_temperature_pressure+0x35c>
 800325e:	bf00      	nop
 8003260:	0801000c 	.word	0x0801000c
 8003264:	08010500 	.word	0x08010500
 8003268:	0801017c 	.word	0x0801017c
 800326c:	0800feb0 	.word	0x0800feb0
 8003270:	0801052c 	.word	0x0801052c
 8003274:	40590000 	.word	0x40590000
 8003278:	08010550 	.word	0x08010550
 800327c:	08010594 	.word	0x08010594
 8003280:	080101a4 	.word	0x080101a4
                if (cnt != 0)                                                                 /* check cnt */
 8003284:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003286:	2b00      	cmp	r3, #0
 8003288:	d008      	beq.n	800329c <bmp390_read_temperature_pressure+0x34c>
                    cnt--;                                                                    /* cnt-- */
 800328a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800328c:	3b01      	subs	r3, #1
 800328e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                    handle->delay_ms(1);                                                      /* delay 1 ms */
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8003296:	2001      	movs	r0, #1
 8003298:	4798      	blx	r3
                    continue;                                                                 /* continue */
 800329a:	e006      	b.n	80032aa <bmp390_read_temperature_pressure+0x35a>
                handle->debug_print("bmp390: temperature data is not ready.\n");              /* temperature data is not ready */
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80032a2:	4831      	ldr	r0, [pc, #196]	@ (8003368 <bmp390_read_temperature_pressure+0x418>)
 80032a4:	4798      	blx	r3
                return 1;                                                                     /* return error */
 80032a6:	2301      	movs	r3, #1
 80032a8:	e059      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
            res = a_bmp390_iic_spi_read(handle, BMP390_REG_STATUS, (uint8_t *)&prev, 1);      /* read config */
 80032aa:	e781      	b.n	80031b0 <bmp390_read_temperature_pressure+0x260>
        
        while (1)                                                                             /* loop */
        {
            if ((prev & (1 << 5)) != 0)                                                       /* data is ready */
 80032ac:	7dfb      	ldrb	r3, [r7, #23]
 80032ae:	f003 0320 	and.w	r3, r3, #32
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d039      	beq.n	800332a <bmp390_read_temperature_pressure+0x3da>
            {
                int64_t output;
                
                res = a_bmp390_iic_spi_read(handle, BMP390_REG_DATA_0, (uint8_t *)buf, 3);    /* read raw data */
 80032b6:	f107 0214 	add.w	r2, r7, #20
 80032ba:	2303      	movs	r3, #3
 80032bc:	2104      	movs	r1, #4
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f7fe fbda 	bl	8001a78 <a_bmp390_iic_spi_read>
 80032c4:	4603      	mov	r3, r0
 80032c6:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
                if (res != 0)                                                                 /* check result */
 80032ca:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d006      	beq.n	80032e0 <bmp390_read_temperature_pressure+0x390>
                {
                    handle->debug_print("bmp390: get data register failed.\n");               /* get data register failed */
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 80032d8:	4824      	ldr	r0, [pc, #144]	@ (800336c <bmp390_read_temperature_pressure+0x41c>)
 80032da:	4798      	blx	r3
                   
                    return 1;                                                                 /* return error */
 80032dc:	2301      	movs	r3, #1
 80032de:	e03e      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
                }
                *pressure_raw = (uint32_t)buf[2] << 16 | (uint32_t)buf[1] << 8 | buf[0];      /* get data */
 80032e0:	7dbb      	ldrb	r3, [r7, #22]
 80032e2:	041a      	lsls	r2, r3, #16
 80032e4:	7d7b      	ldrb	r3, [r7, #21]
 80032e6:	021b      	lsls	r3, r3, #8
 80032e8:	4313      	orrs	r3, r2
 80032ea:	7d3a      	ldrb	r2, [r7, #20]
 80032ec:	431a      	orrs	r2, r3
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	601a      	str	r2, [r3, #0]
                output = a_bmp390_compensate_pressure(handle, *pressure_raw);                 /* compensate pressure */
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4619      	mov	r1, r3
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f7fe feb3 	bl	8002064 <a_bmp390_compensate_pressure>
 80032fe:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
                *pressure_pa = (float)((double)output / 100.0);                               /* get converted pressure */
 8003302:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003306:	f7fd f969 	bl	80005dc <__aeabi_l2d>
 800330a:	f04f 0200 	mov.w	r2, #0
 800330e:	4b18      	ldr	r3, [pc, #96]	@ (8003370 <bmp390_read_temperature_pressure+0x420>)
 8003310:	f7fd fabc 	bl	800088c <__aeabi_ddiv>
 8003314:	4602      	mov	r2, r0
 8003316:	460b      	mov	r3, r1
 8003318:	4610      	mov	r0, r2
 800331a:	4619      	mov	r1, r3
 800331c:	f7fd fc84 	bl	8000c28 <__aeabi_d2f>
 8003320:	4602      	mov	r2, r0
 8003322:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003324:	601a      	str	r2, [r3, #0]
                
                return 0;                                                                     /* success return 0 */
 8003326:	2300      	movs	r3, #0
 8003328:	e019      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
            }
            else
            {
                if (cnt != 0)                                                                 /* check cnt */
 800332a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800332c:	2b00      	cmp	r3, #0
 800332e:	d008      	beq.n	8003342 <bmp390_read_temperature_pressure+0x3f2>
                {
                    cnt--;                                                                    /* cnt-- */
 8003330:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003332:	3b01      	subs	r3, #1
 8003334:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                    handle->delay_ms(1);                                                      /* delay 1 ms */
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 800333c:	2001      	movs	r0, #1
 800333e:	4798      	blx	r3
                    
                    continue;                                                                 /* continue */
 8003340:	e006      	b.n	8003350 <bmp390_read_temperature_pressure+0x400>
                }
                handle->debug_print("bmp390: temperature data is not ready.\n");              /* temperature data is not ready */
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8003348:	4807      	ldr	r0, [pc, #28]	@ (8003368 <bmp390_read_temperature_pressure+0x418>)
 800334a:	4798      	blx	r3
               
                return 1;                                                                     /* return error */
 800334c:	2301      	movs	r3, #1
 800334e:	e006      	b.n	800335e <bmp390_read_temperature_pressure+0x40e>
            if ((prev & (1 << 5)) != 0)                                                       /* data is ready */
 8003350:	e7ac      	b.n	80032ac <bmp390_read_temperature_pressure+0x35c>
            }
        }
    }
    else
    {
        handle->debug_print("bmp390: mode is invalid.\n");                                    /* mode is invalid */
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8003358:	4806      	ldr	r0, [pc, #24]	@ (8003374 <bmp390_read_temperature_pressure+0x424>)
 800335a:	4798      	blx	r3
           
        return 1;                                                                             /* return error */
 800335c:	2301      	movs	r3, #1
    }
}
 800335e:	4618      	mov	r0, r3
 8003360:	3740      	adds	r7, #64	@ 0x40
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	08010550 	.word	0x08010550
 800336c:	0801052c 	.word	0x0801052c
 8003370:	40590000 	.word	0x40590000
 8003374:	08010578 	.word	0x08010578

08003378 <bmp390_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t bmp390_set_addr_pin(bmp390_handle_t *handle, bmp390_address_t addr_pin)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d101      	bne.n	800338e <bmp390_set_addr_pin+0x16>
    {
        return 2;                                /* return error */
 800338a:	2302      	movs	r3, #2
 800338c:	e003      	b.n	8003396 <bmp390_set_addr_pin+0x1e>
    }
    
    handle->iic_addr = (uint8_t)addr_pin;        /* set iic address */
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	78fa      	ldrb	r2, [r7, #3]
 8003392:	701a      	strb	r2, [r3, #0]
    
    return 0;                                    /* success return 0 */
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr

080033a2 <bmp390_set_interface>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t bmp390_set_interface(bmp390_handle_t *handle, bmp390_interface_t interface) 
{
 80033a2:	b480      	push	{r7}
 80033a4:	b083      	sub	sp, #12
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	460b      	mov	r3, r1
 80033ac:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                        /* check handle */
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <bmp390_set_interface+0x16>
    {
        return 2;                              /* return error */
 80033b4:	2302      	movs	r3, #2
 80033b6:	e004      	b.n	80033c2 <bmp390_set_interface+0x20>
    }
    
    handle->iic_spi = (uint8_t)interface;      /* set interface */
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	78fa      	ldrb	r2, [r7, #3]
 80033bc:	f883 2231 	strb.w	r2, [r3, #561]	@ 0x231
    
    return 0;                                  /* success return 0 */
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
	...

080033d0 <check_flight_phase>:
#include "flight_phases.h"
#include <math.h>


void check_flight_phase(flight_fsm_t *fsm_state, vf32_t acc_data, vf32_t gyro_data, estimation_output_t state_data, const control_settings_t *settings, bool launch_pin_high) {
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b08e      	sub	sp, #56	@ 0x38
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80033d8:	eef0 4a41 	vmov.f32	s9, s2
 80033dc:	eeb0 5a61 	vmov.f32	s10, s3
 80033e0:	eef0 5a42 	vmov.f32	s11, s4
 80033e4:	eeb0 6a62 	vmov.f32	s12, s5
 80033e8:	eef0 6a43 	vmov.f32	s13, s6
 80033ec:	eeb0 7a63 	vmov.f32	s14, s7
 80033f0:	eef0 7a44 	vmov.f32	s15, s8
 80033f4:	6079      	str	r1, [r7, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	ed87 0a08 	vstr	s0, [r7, #32]
 80033fc:	edc7 0a09 	vstr	s1, [r7, #36]	@ 0x24
 8003400:	edc7 4a0a 	vstr	s9, [r7, #40]	@ 0x28
 8003404:	ed87 5a05 	vstr	s10, [r7, #20]
 8003408:	edc7 5a06 	vstr	s11, [r7, #24]
 800340c:	ed87 6a07 	vstr	s12, [r7, #28]
 8003410:	edc7 6a02 	vstr	s13, [r7, #8]
 8003414:	ed87 7a03 	vstr	s14, [r7, #12]
 8003418:	edc7 7a04 	vstr	s15, [r7, #16]
 800341c:	70fb      	strb	r3, [r7, #3]
    // Save old FSM State
    flight_fsm_e old_fsm_state = fsm_state->flight_state;
 800341e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    // Check FSM State
    switch (fsm_state->flight_state) {
 8003426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b04      	cmp	r3, #4
 800342c:	d85f      	bhi.n	80034ee <check_flight_phase+0x11e>
 800342e:	a201      	add	r2, pc, #4	@ (adr r2, 8003434 <check_flight_phase+0x64>)
 8003430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003434:	08003449 	.word	0x08003449
 8003438:	0800346f 	.word	0x0800346f
 800343c:	0800348f 	.word	0x0800348f
 8003440:	080034af 	.word	0x080034af
 8003444:	080034cf 	.word	0x080034cf
        case READY:
            check_ready_phase(fsm_state, acc_data, settings, launch_pin_high);
 8003448:	78fb      	ldrb	r3, [r7, #3]
 800344a:	edd7 6a08 	vldr	s13, [r7, #32]
 800344e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003452:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003456:	461a      	mov	r2, r3
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	eeb0 0a66 	vmov.f32	s0, s13
 800345e:	eef0 0a47 	vmov.f32	s1, s14
 8003462:	eeb0 1a67 	vmov.f32	s2, s15
 8003466:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003468:	f000 f87c 	bl	8003564 <check_ready_phase>
            break;
 800346c:	e040      	b.n	80034f0 <check_flight_phase+0x120>
        case THRUSTING:
            check_thrusting_phase(fsm_state, state_data);
 800346e:	edd7 6a02 	vldr	s13, [r7, #8]
 8003472:	ed97 7a03 	vldr	s14, [r7, #12]
 8003476:	edd7 7a04 	vldr	s15, [r7, #16]
 800347a:	eeb0 0a66 	vmov.f32	s0, s13
 800347e:	eef0 0a47 	vmov.f32	s1, s14
 8003482:	eeb0 1a67 	vmov.f32	s2, s15
 8003486:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003488:	f000 f8e1 	bl	800364e <check_thrusting_phase>
            break;
 800348c:	e030      	b.n	80034f0 <check_flight_phase+0x120>
        case COASTING:
            check_coasting_phase(fsm_state, state_data);
 800348e:	edd7 6a02 	vldr	s13, [r7, #8]
 8003492:	ed97 7a03 	vldr	s14, [r7, #12]
 8003496:	edd7 7a04 	vldr	s15, [r7, #16]
 800349a:	eeb0 0a66 	vmov.f32	s0, s13
 800349e:	eef0 0a47 	vmov.f32	s1, s14
 80034a2:	eeb0 1a67 	vmov.f32	s2, s15
 80034a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80034a8:	f000 f910 	bl	80036cc <check_coasting_phase>
            break;
 80034ac:	e020      	b.n	80034f0 <check_flight_phase+0x120>
        case DROGUE:
            check_drogue_phase(fsm_state, state_data);
 80034ae:	edd7 6a02 	vldr	s13, [r7, #8]
 80034b2:	ed97 7a03 	vldr	s14, [r7, #12]
 80034b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80034ba:	eeb0 0a66 	vmov.f32	s0, s13
 80034be:	eef0 0a47 	vmov.f32	s1, s14
 80034c2:	eeb0 1a67 	vmov.f32	s2, s15
 80034c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80034c8:	f000 f940 	bl	800374c <check_drogue_phase>
            break;
 80034cc:	e010      	b.n	80034f0 <check_flight_phase+0x120>
        case MAIN:
            check_main_phase(fsm_state, state_data);
 80034ce:	edd7 6a02 	vldr	s13, [r7, #8]
 80034d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80034d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80034da:	eeb0 0a66 	vmov.f32	s0, s13
 80034de:	eef0 0a47 	vmov.f32	s1, s14
 80034e2:	eeb0 1a67 	vmov.f32	s2, s15
 80034e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80034e8:	f000 f976 	bl	80037d8 <check_main_phase>
            break;
 80034ec:	e000      	b.n	80034f0 <check_flight_phase+0x120>
        case TOUCHDOWN:
        default:
            break;
 80034ee:	bf00      	nop
    }

    fsm_state->state_changed = old_fsm_state != fsm_state->flight_state;
 80034f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80034f8:	429a      	cmp	r2, r3
 80034fa:	bf14      	ite	ne
 80034fc:	2301      	movne	r3, #1
 80034fe:	2300      	moveq	r3, #0
 8003500:	b2db      	uxtb	r3, r3
 8003502:	461a      	mov	r2, r3
 8003504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003506:	761a      	strb	r2, [r3, #24]
}
 8003508:	bf00      	nop
 800350a:	3738      	adds	r7, #56	@ 0x38
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <trigger_event>:
void trigger_event(cats_event_e event, flight_fsm_t *fsm_state) {
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	4603      	mov	r3, r0
 8003518:	6039      	str	r1, [r7, #0]
 800351a:	71fb      	strb	r3, [r7, #7]
    switch (event) {
 800351c:	79fb      	ldrb	r3, [r7, #7]
 800351e:	3b01      	subs	r3, #1
 8003520:	2b04      	cmp	r3, #4
 8003522:	d817      	bhi.n	8003554 <trigger_event+0x44>
 8003524:	a201      	add	r2, pc, #4	@ (adr r2, 800352c <trigger_event+0x1c>)
 8003526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800352a:	bf00      	nop
 800352c:	08003555 	.word	0x08003555
 8003530:	08003555 	.word	0x08003555
 8003534:	08003555 	.word	0x08003555
 8003538:	08003541 	.word	0x08003541
 800353c:	0800354b 	.word	0x0800354b
        case EV_MAX_V:
            // Code to handle maximum velocity event //no action needed
            break;
        case EV_APOGEE:
            // Code to handle apogee event // TRIGGER the Nosecone Seperation Motor for 1 Seconds
            fsm_state->apogee_flag = true; // Set apogee flag
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            break;
 8003548:	e005      	b.n	8003556 <trigger_event+0x46>
        case EV_MAIN_DEPLOYMENT:
            // Code to handle main deployment event // TRIGGER the Main Parachute Deployment Motor for 1 Seconds
            fsm_state->main_deployment_flag = true; // Set main deployment flag
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	2201      	movs	r2, #1
 800354e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
            break;
 8003552:	e000      	b.n	8003556 <trigger_event+0x46>
        case EV_TOUCHDOWN:
            // Code to handle touchdown event // Stop the Data Logging
            break;
        default:
            break;
 8003554:	bf00      	nop
    }
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop

08003564 <check_ready_phase>:

static void check_ready_phase(flight_fsm_t *fsm_state, vf32_t acc_data, const control_settings_t *settings, bool launch_pin_high) {
 8003564:	b580      	push	{r7, lr}
 8003566:	b08c      	sub	sp, #48	@ 0x30
 8003568:	af00      	add	r7, sp, #0
 800356a:	6178      	str	r0, [r7, #20]
 800356c:	eef0 6a40 	vmov.f32	s13, s0
 8003570:	eeb0 7a60 	vmov.f32	s14, s1
 8003574:	eef0 7a41 	vmov.f32	s15, s2
 8003578:	6079      	str	r1, [r7, #4]
 800357a:	4613      	mov	r3, r2
 800357c:	edc7 6a02 	vstr	s13, [r7, #8]
 8003580:	ed87 7a03 	vstr	s14, [r7, #12]
 8003584:	edc7 7a04 	vstr	s15, [r7, #16]
 8003588:	70fb      	strb	r3, [r7, #3]
    /* Check if we move from READY To THRUSTING */
    
    // Condition 1: Launch Pin is HIGH (disconnected from ground)
    if (launch_pin_high) {
 800358a:	78fb      	ldrb	r3, [r7, #3]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d005      	beq.n	800359c <check_ready_phase+0x38>
        change_state_to(THRUSTING, EV_LIFTOFF, fsm_state);
 8003590:	697a      	ldr	r2, [r7, #20]
 8003592:	2101      	movs	r1, #1
 8003594:	2001      	movs	r0, #1
 8003596:	f000 f985 	bl	80038a4 <change_state_to>
        return; // Exit immediately if launch pin triggers liftoff
 800359a:	e055      	b.n	8003648 <check_ready_phase+0xe4>
    }

    // Condition 2: Acceleration threshold met for a duration
    /* The absolute value of the acceleration is used here to make sure that we detect liftoff */
    const float32_t accel_x = acc_data.x * acc_data.x;
 800359c:	ed97 7a02 	vldr	s14, [r7, #8]
 80035a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80035a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035a8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    const float32_t accel_y = acc_data.y * acc_data.y;
 80035ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80035b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80035b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035b8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    const float32_t accel_z = acc_data.z * acc_data.z;
 80035bc:	ed97 7a04 	vldr	s14, [r7, #16]
 80035c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80035c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035c8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    // Calculate magnitude squared for comparison with squared threshold
    const float32_t acceleration_sq = accel_x + accel_y + accel_z;
 80035cc:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80035d0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80035d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035d8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80035dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e0:	edc7 7a08 	vstr	s15, [r7, #32]

    // num iterations, if the acceleration is bigger than the threshold for 0.1 s we detect liftoff
    uint16_t LIFTOFF_SAFETY_COUNTER = 10; // 10 loops * 10ms/loop = 100ms = 0.1s
 80035e4:	230a      	movs	r3, #10
 80035e6:	83fb      	strh	r3, [r7, #30]

    if (acceleration_sq > (settings->liftoff_acc_threshold * settings->liftoff_acc_threshold)) {
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	ed93 7a00 	vldr	s14, [r3]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	edd3 7a00 	vldr	s15, [r3]
 80035f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035f8:	ed97 7a08 	vldr	s14, [r7, #32]
 80035fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003604:	dd0a      	ble.n	800361c <check_ready_phase+0xb8>
        fsm_state->memory[0]++;
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	edd3 7a01 	vldr	s15, [r3, #4]
 800360c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003610:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	edc3 7a01 	vstr	s15, [r3, #4]
 800361a:	e003      	b.n	8003624 <check_ready_phase+0xc0>
    } else {
        fsm_state->memory[0] = 0;
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f04f 0200 	mov.w	r2, #0
 8003622:	605a      	str	r2, [r3, #4]
    }

    if (fsm_state->memory[0] > LIFTOFF_SAFETY_COUNTER) {
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	ed93 7a01 	vldr	s14, [r3, #4]
 800362a:	8bfb      	ldrh	r3, [r7, #30]
 800362c:	ee07 3a90 	vmov	s15, r3
 8003630:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003634:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800363c:	dd04      	ble.n	8003648 <check_ready_phase+0xe4>
        change_state_to(THRUSTING, EV_LIFTOFF, fsm_state);
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	2101      	movs	r1, #1
 8003642:	2001      	movs	r0, #1
 8003644:	f000 f92e 	bl	80038a4 <change_state_to>
    }
}
 8003648:	3730      	adds	r7, #48	@ 0x30
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <check_thrusting_phase>:

static void check_thrusting_phase(flight_fsm_t *fsm_state, estimation_output_t state_data) {
 800364e:	b580      	push	{r7, lr}
 8003650:	b086      	sub	sp, #24
 8003652:	af00      	add	r7, sp, #0
 8003654:	60f8      	str	r0, [r7, #12]
 8003656:	eef0 6a40 	vmov.f32	s13, s0
 800365a:	eeb0 7a60 	vmov.f32	s14, s1
 800365e:	eef0 7a41 	vmov.f32	s15, s2
 8003662:	edc7 6a00 	vstr	s13, [r7]
 8003666:	ed87 7a01 	vstr	s14, [r7, #4]
 800366a:	edc7 7a02 	vstr	s15, [r7, #8]
    /* When acceleration is below 0, liftoff concludes */
    // num iterations, acceleration needs to be smaller than 0 for at least 0.1 s for the transition THRUSTING -> COASTING
    uint16_t COASTING_SAFETY_COUNTER = 10; // 10ms counter
 800366e:	230a      	movs	r3, #10
 8003670:	82fb      	strh	r3, [r7, #22]
    if (state_data.acceleration < 0) {
 8003672:	edd7 7a00 	vldr	s15, [r7]
 8003676:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800367a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800367e:	d50a      	bpl.n	8003696 <check_thrusting_phase+0x48>
        fsm_state->memory[1]++;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	edd3 7a02 	vldr	s15, [r3, #8]
 8003686:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800368a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	edc3 7a02 	vstr	s15, [r3, #8]
 8003694:	e003      	b.n	800369e <check_thrusting_phase+0x50>
    } else {
        fsm_state->memory[1] = 0;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f04f 0200 	mov.w	r2, #0
 800369c:	609a      	str	r2, [r3, #8]
    }

    if (fsm_state->memory[1] > COASTING_SAFETY_COUNTER) {
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	ed93 7a02 	vldr	s14, [r3, #8]
 80036a4:	8afb      	ldrh	r3, [r7, #22]
 80036a6:	ee07 3a90 	vmov	s15, r3
 80036aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036b6:	dc00      	bgt.n	80036ba <check_thrusting_phase+0x6c>
        change_state_to(COASTING, EV_MAX_V, fsm_state);
    }
}
 80036b8:	e004      	b.n	80036c4 <check_thrusting_phase+0x76>
        change_state_to(COASTING, EV_MAX_V, fsm_state);
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	2102      	movs	r1, #2
 80036be:	2002      	movs	r0, #2
 80036c0:	f000 f8f0 	bl	80038a4 <change_state_to>
}
 80036c4:	bf00      	nop
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <check_coasting_phase>:

static void check_coasting_phase(flight_fsm_t *fsm_state, estimation_output_t state_data) {
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	eef0 6a40 	vmov.f32	s13, s0
 80036d8:	eeb0 7a60 	vmov.f32	s14, s1
 80036dc:	eef0 7a41 	vmov.f32	s15, s2
 80036e0:	edc7 6a00 	vstr	s13, [r7]
 80036e4:	ed87 7a01 	vstr	s14, [r7, #4]
 80036e8:	edc7 7a02 	vstr	s15, [r7, #8]
    /* When velocity is below 0, coasting concludes */
    // num iterations, velocity needs to be smaller than 0 for at least 0.3 s for the transition COASTING -> DROGUE
    uint16_t APOGEE_SAFETY_COUNTER = 30; // 30ms counter    
 80036ec:	231e      	movs	r3, #30
 80036ee:	82fb      	strh	r3, [r7, #22]
    //uint32_t thrust_trigger_time = 0;
    /* DROGUE */
    // num iterations, height needs to be smaller than user-defined for at least 0.3 s for the transition DROGUE -> MAIN
    // tick counts [ms]
    //uint16_t MIN_TICK_COUNTS_BETWEEN_THRUSTING_APOGEE = 1500;
    if (state_data.velocity < 0) {
 80036f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80036f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036fc:	d50a      	bpl.n	8003714 <check_coasting_phase+0x48>
        fsm_state->memory[2]++;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	edd3 7a03 	vldr	s15, [r3, #12]
 8003704:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003708:	ee77 7a87 	vadd.f32	s15, s15, s14
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	edc3 7a03 	vstr	s15, [r3, #12]
 8003712:	e003      	b.n	800371c <check_coasting_phase+0x50>
    } else {
        fsm_state->memory[2] = 0; // Reset if velocity is not below 0
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f04f 0200 	mov.w	r2, #0
 800371a:	60da      	str	r2, [r3, #12]
    }

    if (fsm_state->memory[2] > APOGEE_SAFETY_COUNTER) {
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	ed93 7a03 	vldr	s14, [r3, #12]
 8003722:	8afb      	ldrh	r3, [r7, #22]
 8003724:	ee07 3a90 	vmov	s15, r3
 8003728:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800372c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003734:	dc00      	bgt.n	8003738 <check_coasting_phase+0x6c>
        // Directly transition to DROGUE 
        change_state_to(DROGUE, EV_APOGEE, fsm_state);
    }   
}
 8003736:	e004      	b.n	8003742 <check_coasting_phase+0x76>
        change_state_to(DROGUE, EV_APOGEE, fsm_state);
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	2104      	movs	r1, #4
 800373c:	2003      	movs	r0, #3
 800373e:	f000 f8b1 	bl	80038a4 <change_state_to>
}
 8003742:	bf00      	nop
 8003744:	3718      	adds	r7, #24
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
	...

0800374c <check_drogue_phase>:

static void check_drogue_phase(flight_fsm_t *fsm_state, estimation_output_t state_data) {
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	eef0 6a40 	vmov.f32	s13, s0
 8003758:	eeb0 7a60 	vmov.f32	s14, s1
 800375c:	eef0 7a41 	vmov.f32	s15, s2
 8003760:	edc7 6a00 	vstr	s13, [r7]
 8003764:	ed87 7a01 	vstr	s14, [r7, #4]
 8003768:	edc7 7a02 	vstr	s15, [r7, #8]
    /* If the height is smaller than the configured Main height, main deployment needs to be actuated */
    float32_t Main_height = 500; // 500m
 800376c:	4b19      	ldr	r3, [pc, #100]	@ (80037d4 <check_drogue_phase+0x88>)
 800376e:	617b      	str	r3, [r7, #20]
    uint16_t MAIN_SAFETY_COUNTER = 30; // 30ms counter
 8003770:	231e      	movs	r3, #30
 8003772:	827b      	strh	r3, [r7, #18]
    if (state_data.height < Main_height) {
 8003774:	edd7 7a02 	vldr	s15, [r7, #8]
 8003778:	ed97 7a05 	vldr	s14, [r7, #20]
 800377c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003784:	dd0a      	ble.n	800379c <check_drogue_phase+0x50>
        /* Achieved Height to deploy Main */
        fsm_state->memory[3]++;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	edd3 7a04 	vldr	s15, [r3, #16]
 800378c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003790:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	edc3 7a04 	vstr	s15, [r3, #16]
 800379a:	e003      	b.n	80037a4 <check_drogue_phase+0x58>
    } else {
        fsm_state->memory[3] = 0;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f04f 0200 	mov.w	r2, #0
 80037a2:	611a      	str	r2, [r3, #16]
    }

    if (fsm_state->memory[3] > MAIN_SAFETY_COUNTER) {
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	ed93 7a04 	vldr	s14, [r3, #16]
 80037aa:	8a7b      	ldrh	r3, [r7, #18]
 80037ac:	ee07 3a90 	vmov	s15, r3
 80037b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037bc:	dc00      	bgt.n	80037c0 <check_drogue_phase+0x74>
        change_state_to(MAIN, EV_MAIN_DEPLOYMENT, fsm_state);
    }
}
 80037be:	e004      	b.n	80037ca <check_drogue_phase+0x7e>
        change_state_to(MAIN, EV_MAIN_DEPLOYMENT, fsm_state);
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	2105      	movs	r1, #5
 80037c4:	2004      	movs	r0, #4
 80037c6:	f000 f86d 	bl	80038a4 <change_state_to>
}
 80037ca:	bf00      	nop
 80037cc:	3718      	adds	r7, #24
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	43fa0000 	.word	0x43fa0000

080037d8 <check_main_phase>:

static void check_main_phase(flight_fsm_t *fsm_state, estimation_output_t state_data) {
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	eef0 6a40 	vmov.f32	s13, s0
 80037e4:	eeb0 7a60 	vmov.f32	s14, s1
 80037e8:	eef0 7a41 	vmov.f32	s15, s2
 80037ec:	edc7 6a00 	vstr	s13, [r7]
 80037f0:	ed87 7a01 	vstr	s14, [r7, #4]
 80037f4:	edc7 7a02 	vstr	s15, [r7, #8]
    /* If the velocity is very small we have touchdown */
    float32_t VELOCITY_BOUND_TOUCHDOWN = 3.0f;
 80037f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003864 <check_main_phase+0x8c>)
 80037fa:	617b      	str	r3, [r7, #20]
    uint16_t TOUCHDOWN_SAFETY_COUNTER = 100;
 80037fc:	2364      	movs	r3, #100	@ 0x64
 80037fe:	827b      	strh	r3, [r7, #18]
    if (fabsf(state_data.velocity) < VELOCITY_BOUND_TOUCHDOWN) {
 8003800:	edd7 7a01 	vldr	s15, [r7, #4]
 8003804:	eef0 7ae7 	vabs.f32	s15, s15
 8003808:	ed97 7a05 	vldr	s14, [r7, #20]
 800380c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003814:	dd0a      	ble.n	800382c <check_main_phase+0x54>
        /* Touchdown achieved */
        fsm_state->memory[4]++;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	edd3 7a05 	vldr	s15, [r3, #20]
 800381c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003820:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	edc3 7a05 	vstr	s15, [r3, #20]
 800382a:	e003      	b.n	8003834 <check_main_phase+0x5c>
    } else {
        /* Touchdown not achieved */
        fsm_state->memory[4] = 0;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f04f 0200 	mov.w	r2, #0
 8003832:	615a      	str	r2, [r3, #20]
    }

    if (fsm_state->memory[4] > TOUCHDOWN_SAFETY_COUNTER) {
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	ed93 7a05 	vldr	s14, [r3, #20]
 800383a:	8a7b      	ldrh	r3, [r7, #18]
 800383c:	ee07 3a90 	vmov	s15, r3
 8003840:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003844:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800384c:	dc00      	bgt.n	8003850 <check_main_phase+0x78>
        change_state_to(TOUCHDOWN, EV_TOUCHDOWN, fsm_state);
    }
}
 800384e:	e004      	b.n	800385a <check_main_phase+0x82>
        change_state_to(TOUCHDOWN, EV_TOUCHDOWN, fsm_state);
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	2103      	movs	r1, #3
 8003854:	2005      	movs	r0, #5
 8003856:	f000 f825 	bl	80038a4 <change_state_to>
}
 800385a:	bf00      	nop
 800385c:	3718      	adds	r7, #24
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	40400000 	.word	0x40400000

08003868 <clear_fsm_memory>:

static void clear_fsm_memory(flight_fsm_t *fsm_state) {
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
    fsm_state->memory[0] = 0;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f04f 0200 	mov.w	r2, #0
 8003876:	605a      	str	r2, [r3, #4]
    fsm_state->memory[1] = 0;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f04f 0200 	mov.w	r2, #0
 800387e:	609a      	str	r2, [r3, #8]
    fsm_state->memory[2] = 0;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f04f 0200 	mov.w	r2, #0
 8003886:	60da      	str	r2, [r3, #12]
    fsm_state->memory[3] = 0;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f04f 0200 	mov.w	r2, #0
 800388e:	611a      	str	r2, [r3, #16]
    fsm_state->memory[4] = 0;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f04f 0200 	mov.w	r2, #0
 8003896:	615a      	str	r2, [r3, #20]
}
 8003898:	bf00      	nop
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <change_state_to>:

static void change_state_to(flight_fsm_e new_state, cats_event_e event_to_trigger, flight_fsm_t *fsm_state) {
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	4603      	mov	r3, r0
 80038ac:	603a      	str	r2, [r7, #0]
 80038ae:	71fb      	strb	r3, [r7, #7]
 80038b0:	460b      	mov	r3, r1
 80038b2:	71bb      	strb	r3, [r7, #6]
    // Implement state change logic
    fsm_state->flight_state = new_state;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	79fa      	ldrb	r2, [r7, #7]
 80038b8:	701a      	strb	r2, [r3, #0]
    clear_fsm_memory(fsm_state);
 80038ba:	6838      	ldr	r0, [r7, #0]
 80038bc:	f7ff ffd4 	bl	8003868 <clear_fsm_memory>
    // Trigger the corresponding event
    trigger_event(event_to_trigger, fsm_state);
 80038c0:	79bb      	ldrb	r3, [r7, #6]
 80038c2:	6839      	ldr	r1, [r7, #0]
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff fe23 	bl	8003510 <trigger_event>
}
 80038ca:	bf00      	nop
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <kalman_init>:
void kalman_init(KalmanFilter *kf,
                 float initial_altitude_m,
                 float initial_altitude_variance,
                 float initial_velocity_variance,
                 float process_noise_accel_variance,
                 float measurement_noise_baro_variance) {
 80038d2:	b480      	push	{r7}
 80038d4:	b087      	sub	sp, #28
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6178      	str	r0, [r7, #20]
 80038da:	ed87 0a04 	vstr	s0, [r7, #16]
 80038de:	edc7 0a03 	vstr	s1, [r7, #12]
 80038e2:	ed87 1a02 	vstr	s2, [r7, #8]
 80038e6:	edc7 1a01 	vstr	s3, [r7, #4]
 80038ea:	ed87 2a00 	vstr	s4, [r7]
    kf->altitude_m = initial_altitude_m;
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	601a      	str	r2, [r3, #0]
    kf->vertical_velocity_mps = 0.0f; // Assume initial vertical velocity is zero unless specified
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	f04f 0200 	mov.w	r2, #0
 80038fa:	605a      	str	r2, [r3, #4]

    // Initialize covariance matrix P
    // P = [[var_alt, 0],
    //      [0, var_vel]]
    kf->P[0][0] = initial_altitude_variance;
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	609a      	str	r2, [r3, #8]
    kf->P[0][1] = 0.0f;
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	f04f 0200 	mov.w	r2, #0
 8003908:	60da      	str	r2, [r3, #12]
    kf->P[1][0] = 0.0f;
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	611a      	str	r2, [r3, #16]
    kf->P[1][1] = initial_velocity_variance;
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	615a      	str	r2, [r3, #20]

    kf->Q_accel_variance = process_noise_accel_variance;
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	619a      	str	r2, [r3, #24]
    kf->R_baro_altitude_variance = measurement_noise_baro_variance;
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	61da      	str	r2, [r3, #28]
}
 8003924:	bf00      	nop
 8003926:	371c      	adds	r7, #28
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <kalman_predict>:

void kalman_predict(KalmanFilter *kf, float vertical_accel_mps2, float dt) {
 8003930:	b480      	push	{r7}
 8003932:	b099      	sub	sp, #100	@ 0x64
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	ed87 0a02 	vstr	s0, [r7, #8]
 800393c:	edc7 0a01 	vstr	s1, [r7, #4]
    // Control input matrix B = [[0.5*dt^2],
    //                           [dt]]
    // Control input u = [vertical_accel_mps2]

    // Predict state: x_k_minus = A * x_k_minus_1_plus + B * u_k_minus_1
    float prev_alt = kf->altitude_m;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	65fb      	str	r3, [r7, #92]	@ 0x5c
    float prev_vel = kf->vertical_velocity_mps;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	65bb      	str	r3, [r7, #88]	@ 0x58

    kf->altitude_m = prev_alt + prev_vel * dt + 0.5f * vertical_accel_mps2 * dt * dt;
 800394c:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8003950:	edd7 7a01 	vldr	s15, [r7, #4]
 8003954:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003958:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800395c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003960:	edd7 7a02 	vldr	s15, [r7, #8]
 8003964:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003968:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800396c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003970:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003974:	edd7 7a01 	vldr	s15, [r7, #4]
 8003978:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800397c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	edc3 7a00 	vstr	s15, [r3]
    kf->vertical_velocity_mps = prev_vel + vertical_accel_mps2 * dt;
 8003986:	ed97 7a02 	vldr	s14, [r7, #8]
 800398a:	edd7 7a01 	vldr	s15, [r7, #4]
 800398e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003992:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8003996:	ee77 7a27 	vadd.f32	s15, s14, s15
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	edc3 7a01 	vstr	s15, [r3, #4]

    // Predict covariance: P_k_minus = A * P_k_minus_1_plus * A' + Q
    // Q = [[0.25*dt^4, 0.5*dt^3],
    //      [0.5*dt^3,  dt^2]] * Q_accel_variance

    float p00 = kf->P[0][0];
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	657b      	str	r3, [r7, #84]	@ 0x54
    float p01 = kf->P[0][1];
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	653b      	str	r3, [r7, #80]	@ 0x50
    float p10 = kf->P[1][0]; // Should be equal to p01
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    float p11 = kf->P[1][1];
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	64bb      	str	r3, [r7, #72]	@ 0x48

    // A*P
    float ap00 = p00 + dt * p10;
 80039b8:	ed97 7a01 	vldr	s14, [r7, #4]
 80039bc:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80039c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039c4:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80039c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039cc:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float ap01 = p01 + dt * p11;
 80039d0:	ed97 7a01 	vldr	s14, [r7, #4]
 80039d4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80039d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039dc:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80039e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039e4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float ap10 = p10; // 0*p00 + 1*p10
 80039e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float ap11 = p11; // 0*p01 + 1*p11
 80039ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039ee:	63bb      	str	r3, [r7, #56]	@ 0x38

    // (A*P)*A'
    // A' = [[1, 0],
    //       [dt,1]]
    float p_pred_00 = ap00 * 1.0f + ap01 * dt;
 80039f0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80039f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80039f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039fc:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8003a00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a04:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float p_pred_01 = ap00 * 0.0f + ap01 * 1.0f;
 8003a08:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003a0c:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8003b18 <kalman_predict+0x1e8>
 8003a10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a14:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8003a18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a1c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float p_pred_10 = ap10 * 1.0f + ap11 * dt;
 8003a20:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003a24:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a2c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8003a30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a34:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float p_pred_11 = ap10 * 0.0f + ap11 * 1.0f;
 8003a38:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003a3c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8003b18 <kalman_predict+0x1e8>
 8003a40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a44:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003a48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a4c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    
    // Add Q (Process Noise Covariance)
    float dt2 = dt * dt;
 8003a50:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a54:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003a58:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float dt3 = dt2 * dt;
 8003a5c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003a60:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a68:	edc7 7a08 	vstr	s15, [r7, #32]
    float dt4 = dt3 * dt;
 8003a6c:	ed97 7a08 	vldr	s14, [r7, #32]
 8003a70:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a78:	edc7 7a07 	vstr	s15, [r7, #28]

    float q00 = 0.25f * dt4 * kf->Q_accel_variance;
 8003a7c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a80:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8003a84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	edd3 7a06 	vldr	s15, [r3, #24]
 8003a8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a92:	edc7 7a06 	vstr	s15, [r7, #24]
    float q01 = 0.5f  * dt3 * kf->Q_accel_variance;
 8003a96:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a9a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003a9e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	edd3 7a06 	vldr	s15, [r3, #24]
 8003aa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aac:	edc7 7a05 	vstr	s15, [r7, #20]
    // float q10 = q01; // Q is symmetric
    float q11 = dt2 * kf->Q_accel_variance;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	edd3 7a06 	vldr	s15, [r3, #24]
 8003ab6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003aba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003abe:	edc7 7a04 	vstr	s15, [r7, #16]

    kf->P[0][0] = p_pred_00 + q00;
 8003ac2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003ac6:	edd7 7a06 	vldr	s15, [r7, #24]
 8003aca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	edc3 7a02 	vstr	s15, [r3, #8]
    kf->P[0][1] = p_pred_01 + q01;
 8003ad4:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003ad8:	edd7 7a05 	vldr	s15, [r7, #20]
 8003adc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	edc3 7a03 	vstr	s15, [r3, #12]
    kf->P[1][0] = p_pred_10 + q01; // Using q01 for symmetry
 8003ae6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003aea:	edd7 7a05 	vldr	s15, [r7, #20]
 8003aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	edc3 7a04 	vstr	s15, [r3, #16]
    kf->P[1][1] = p_pred_11 + q11;
 8003af8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003afc:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8003b0a:	bf00      	nop
 8003b0c:	3764      	adds	r7, #100	@ 0x64
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	00000000 	.word	0x00000000

08003b1c <kalman_update_barometer>:

void kalman_update_barometer(KalmanFilter *kf, float baro_altitude_m) {
 8003b1c:	b480      	push	{r7}
 8003b1e:	b08b      	sub	sp, #44	@ 0x2c
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	ed87 0a00 	vstr	s0, [r7]
    // Measurement matrix H = [1, 0] (measures altitude)
    // Measurement z = baro_altitude_m

    // Innovation (measurement residual): y = z - H * x_k_minus
    float y_residual = baro_altitude_m - kf->altitude_m; // H*x_k_minus is just kf->altitude_m
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	edd3 7a00 	vldr	s15, [r3]
 8003b2e:	ed97 7a00 	vldr	s14, [r7]
 8003b32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b36:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Innovation covariance: S = H * P_k_minus * H' + R
    // H * P_k_minus * H' = P_k_minus[0][0]
    float S_innovation_cov = kf->P[0][0] + kf->R_baro_altitude_variance;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	edd3 7a07 	vldr	s15, [r3, #28]
 8003b46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b4a:	edc7 7a08 	vstr	s15, [r7, #32]

    if (S_innovation_cov == 0.0f) {
 8003b4e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b52:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b5a:	d070      	beq.n	8003c3e <kalman_update_barometer+0x122>
        return;
    }

    // Kalman Gain K = P_k_minus * H' * S^-1
    // P_k_minus * H' = [[P00], [P10]] (since H' = [[1],[0]])
    float K0 = kf->P[0][0] / S_innovation_cov;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	edd3 6a02 	vldr	s13, [r3, #8]
 8003b62:	ed97 7a08 	vldr	s14, [r7, #32]
 8003b66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b6a:	edc7 7a07 	vstr	s15, [r7, #28]
    float K1 = kf->P[1][0] / S_innovation_cov;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	edd3 6a04 	vldr	s13, [r3, #16]
 8003b74:	ed97 7a08 	vldr	s14, [r7, #32]
 8003b78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b7c:	edc7 7a06 	vstr	s15, [r7, #24]

    // Update state estimate: x_k_plus = x_k_minus + K * y
    kf->altitude_m = kf->altitude_m + K0 * y_residual;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	ed93 7a00 	vldr	s14, [r3]
 8003b86:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b8a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003b8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	edc3 7a00 	vstr	s15, [r3]
    kf->vertical_velocity_mps = kf->vertical_velocity_mps + K1 * y_residual;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003ba2:	edd7 6a06 	vldr	s13, [r7, #24]
 8003ba6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003baa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	edc3 7a01 	vstr	s15, [r3, #4]

    // Update covariance estimate: P_k_plus = (I - K * H) * P_k_minus
    // I - K*H = [[1-K0,  0],
    //            [ -K1,  1]]
    float p00 = kf->P[0][0];
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	617b      	str	r3, [r7, #20]
    float p01 = kf->P[0][1];
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	613b      	str	r3, [r7, #16]
    // p10 = kf->P[1][0]; // same as p01
    float p11 = kf->P[1][1];
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	60fb      	str	r3, [r7, #12]

    kf->P[0][0] = (1.0f - K0) * p00;
 8003bca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003bce:	edd7 7a07 	vldr	s15, [r7, #28]
 8003bd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003bd6:	edd7 7a05 	vldr	s15, [r7, #20]
 8003bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	edc3 7a02 	vstr	s15, [r3, #8]
    kf->P[0][1] = (1.0f - K0) * p01;
 8003be4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003be8:	edd7 7a07 	vldr	s15, [r7, #28]
 8003bec:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003bf0:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	edc3 7a03 	vstr	s15, [r3, #12]
    kf->P[1][0] = -K1 * p00 + kf->P[1][0]; // kf->P[1][0] is p10 from P_k_minus
 8003bfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c02:	eeb1 7a67 	vneg.f32	s14, s15
 8003c06:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	edd3 7a04 	vldr	s15, [r3, #16]
 8003c14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	edc3 7a04 	vstr	s15, [r3, #16]
    kf->P[1][1] = -K1 * p01 + p11;
 8003c1e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c22:	eeb1 7a67 	vneg.f32	s14, s15
 8003c26:	edd7 7a04 	vldr	s15, [r7, #16]
 8003c2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003c32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	edc3 7a05 	vstr	s15, [r3, #20]
 8003c3c:	e000      	b.n	8003c40 <kalman_update_barometer+0x124>
        return;
 8003c3e:	bf00      	nop
    // For robustness:
    // kf->P[1][0] = kf->P[0][1]; 
    // However, the (I-KH)P formula used above should maintain symmetry if P was symmetric.
    // More robust P update: P = (I-KH)P(I-KH)' + KRK' (Joseph form, but more complex)
    // For now, the P_updated = (I - K * H) * P_k_minus is standard and often sufficient.
}
 8003c40:	372c      	adds	r7, #44	@ 0x2c
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8003c4a:	b590      	push	{r4, r7, lr}
 8003c4c:	b087      	sub	sp, #28
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	60f8      	str	r0, [r7, #12]
 8003c52:	607a      	str	r2, [r7, #4]
 8003c54:	461a      	mov	r2, r3
 8003c56:	460b      	mov	r3, r1
 8003c58:	72fb      	strb	r3, [r7, #11]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	685c      	ldr	r4, [r3, #4]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	68d8      	ldr	r0, [r3, #12]
 8003c66:	893b      	ldrh	r3, [r7, #8]
 8003c68:	7af9      	ldrb	r1, [r7, #11]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	47a0      	blx	r4
 8003c6e:	6178      	str	r0, [r7, #20]

  return ret;
 8003c70:	697b      	ldr	r3, [r7, #20]
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	371c      	adds	r7, #28
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd90      	pop	{r4, r7, pc}

08003c7a <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8003c7a:	b590      	push	{r4, r7, lr}
 8003c7c:	b087      	sub	sp, #28
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	60f8      	str	r0, [r7, #12]
 8003c82:	607a      	str	r2, [r7, #4]
 8003c84:	461a      	mov	r2, r3
 8003c86:	460b      	mov	r3, r1
 8003c88:	72fb      	strb	r3, [r7, #11]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681c      	ldr	r4, [r3, #0]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	68d8      	ldr	r0, [r3, #12]
 8003c96:	893b      	ldrh	r3, [r7, #8]
 8003c98:	7af9      	ldrb	r1, [r7, #11]
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	47a0      	blx	r4
 8003c9e:	6178      	str	r0, [r7, #20]

  return ret;
 8003ca0:	697b      	ldr	r3, [r7, #20]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	371c      	adds	r7, #28
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd90      	pop	{r4, r7, pc}

08003caa <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b084      	sub	sp, #16
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8003cb6:	f107 0208 	add.w	r2, r7, #8
 8003cba:	2301      	movs	r3, #1
 8003cbc:	2110      	movs	r1, #16
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f7ff ffc3 	bl	8003c4a <lsm6dso_read_reg>
 8003cc4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d10f      	bne.n	8003cec <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 8003ccc:	78fb      	ldrb	r3, [r7, #3]
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	b2da      	uxtb	r2, r3
 8003cd4:	7a3b      	ldrb	r3, [r7, #8]
 8003cd6:	f362 0383 	bfi	r3, r2, #2, #2
 8003cda:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8003cdc:	f107 0208 	add.w	r2, r7, #8
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	2110      	movs	r1, #16
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f7ff ffc8 	bl	8003c7a <lsm6dso_write_reg>
 8003cea:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003cec:	68fb      	ldr	r3, [r7, #12]
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
	...

08003cf8 <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	460b      	mov	r3, r1
 8003d02:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 8003d04:	78fb      	ldrb	r3, [r7, #3]
 8003d06:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8003d08:	f107 030c 	add.w	r3, r7, #12
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 fb49 	bl	80043a6 <lsm6dso_fsm_enable_get>
 8003d14:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f040 80c4 	bne.w	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8003d1e:	7b3b      	ldrb	r3, [r7, #12]
 8003d20:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003d24:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8003d26:	7b3b      	ldrb	r3, [r7, #12]
 8003d28:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003d2c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8003d32:	7b3b      	ldrb	r3, [r7, #12]
 8003d34:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003d38:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8003d3e:	7b3b      	ldrb	r3, [r7, #12]
 8003d40:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003d44:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8003d46:	4313      	orrs	r3, r2
 8003d48:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8003d4a:	7b3b      	ldrb	r3, [r7, #12]
 8003d4c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003d50:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8003d52:	4313      	orrs	r3, r2
 8003d54:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8003d56:	7b3b      	ldrb	r3, [r7, #12]
 8003d58:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003d5c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8003d62:	7b3b      	ldrb	r3, [r7, #12]
 8003d64:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003d68:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8003d6e:	7b3b      	ldrb	r3, [r7, #12]
 8003d70:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003d74:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8003d76:	4313      	orrs	r3, r2
 8003d78:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8003d7a:	7b7b      	ldrb	r3, [r7, #13]
 8003d7c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003d80:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8003d82:	4313      	orrs	r3, r2
 8003d84:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8003d86:	7b7b      	ldrb	r3, [r7, #13]
 8003d88:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003d8c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8003d92:	7b7b      	ldrb	r3, [r7, #13]
 8003d94:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003d98:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8003d9e:	7b7b      	ldrb	r3, [r7, #13]
 8003da0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003da4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8003da6:	4313      	orrs	r3, r2
 8003da8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8003daa:	7b7b      	ldrb	r3, [r7, #13]
 8003dac:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003db0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8003db2:	4313      	orrs	r3, r2
 8003db4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8003db6:	7b7b      	ldrb	r3, [r7, #13]
 8003db8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003dbc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8003dc2:	7b7b      	ldrb	r3, [r7, #13]
 8003dc4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003dc8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8003dce:	7b7b      	ldrb	r3, [r7, #13]
 8003dd0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003dd4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d163      	bne.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8003dde:	f107 030b 	add.w	r3, r7, #11
 8003de2:	4619      	mov	r1, r3
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f000 faff 	bl	80043e8 <lsm6dso_fsm_data_rate_get>
 8003dea:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d159      	bne.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8003df2:	7afb      	ldrb	r3, [r7, #11]
 8003df4:	2b03      	cmp	r3, #3
 8003df6:	d853      	bhi.n	8003ea0 <lsm6dso_xl_data_rate_set+0x1a8>
 8003df8:	a201      	add	r2, pc, #4	@ (adr r2, 8003e00 <lsm6dso_xl_data_rate_set+0x108>)
 8003dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dfe:	bf00      	nop
 8003e00:	08003e11 	.word	0x08003e11
 8003e04:	08003e23 	.word	0x08003e23
 8003e08:	08003e41 	.word	0x08003e41
 8003e0c:	08003e6b 	.word	0x08003e6b
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_XL_ODR_OFF)
 8003e10:	78fb      	ldrb	r3, [r7, #3]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d102      	bne.n	8003e1c <lsm6dso_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8003e16:	2301      	movs	r3, #1
 8003e18:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8003e1a:	e044      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8003e1c:	78fb      	ldrb	r3, [r7, #3]
 8003e1e:	75fb      	strb	r3, [r7, #23]
            break;
 8003e20:	e041      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8003e22:	78fb      	ldrb	r3, [r7, #3]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d102      	bne.n	8003e2e <lsm6dso_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8003e28:	2302      	movs	r3, #2
 8003e2a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8003e2c:	e03b      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8003e2e:	78fb      	ldrb	r3, [r7, #3]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d102      	bne.n	8003e3a <lsm6dso_xl_data_rate_set+0x142>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8003e34:	2302      	movs	r3, #2
 8003e36:	75fb      	strb	r3, [r7, #23]
            break;
 8003e38:	e035      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8003e3a:	78fb      	ldrb	r3, [r7, #3]
 8003e3c:	75fb      	strb	r3, [r7, #23]
            break;
 8003e3e:	e032      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8003e40:	78fb      	ldrb	r3, [r7, #3]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d102      	bne.n	8003e4c <lsm6dso_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8003e46:	2303      	movs	r3, #3
 8003e48:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8003e4a:	e02c      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8003e4c:	78fb      	ldrb	r3, [r7, #3]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d102      	bne.n	8003e58 <lsm6dso_xl_data_rate_set+0x160>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8003e52:	2303      	movs	r3, #3
 8003e54:	75fb      	strb	r3, [r7, #23]
            break;
 8003e56:	e026      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8003e58:	78fb      	ldrb	r3, [r7, #3]
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d102      	bne.n	8003e64 <lsm6dso_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSO_XL_ODR_52Hz;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	75fb      	strb	r3, [r7, #23]
            break;
 8003e62:	e020      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8003e64:	78fb      	ldrb	r3, [r7, #3]
 8003e66:	75fb      	strb	r3, [r7, #23]
            break;
 8003e68:	e01d      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_XL_ODR_OFF)
 8003e6a:	78fb      	ldrb	r3, [r7, #3]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d102      	bne.n	8003e76 <lsm6dso_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8003e70:	2304      	movs	r3, #4
 8003e72:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8003e74:	e017      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 8003e76:	78fb      	ldrb	r3, [r7, #3]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d102      	bne.n	8003e82 <lsm6dso_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8003e7c:	2304      	movs	r3, #4
 8003e7e:	75fb      	strb	r3, [r7, #23]
            break;
 8003e80:	e011      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_26Hz)
 8003e82:	78fb      	ldrb	r3, [r7, #3]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d102      	bne.n	8003e8e <lsm6dso_xl_data_rate_set+0x196>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8003e88:	2304      	movs	r3, #4
 8003e8a:	75fb      	strb	r3, [r7, #23]
            break;
 8003e8c:	e00b      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSO_XL_ODR_52Hz)
 8003e8e:	78fb      	ldrb	r3, [r7, #3]
 8003e90:	2b03      	cmp	r3, #3
 8003e92:	d102      	bne.n	8003e9a <lsm6dso_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSO_XL_ODR_104Hz;
 8003e94:	2304      	movs	r3, #4
 8003e96:	75fb      	strb	r3, [r7, #23]
            break;
 8003e98:	e005      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8003e9a:	78fb      	ldrb	r3, [r7, #3]
 8003e9c:	75fb      	strb	r3, [r7, #23]
            break;
 8003e9e:	e002      	b.n	8003ea6 <lsm6dso_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 8003ea0:	78fb      	ldrb	r3, [r7, #3]
 8003ea2:	75fb      	strb	r3, [r7, #23]
            break;
 8003ea4:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d107      	bne.n	8003ebc <lsm6dso_xl_data_rate_set+0x1c4>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8003eac:	f107 0208 	add.w	r2, r7, #8
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	2110      	movs	r1, #16
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7ff fec8 	bl	8003c4a <lsm6dso_read_reg>
 8003eba:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10f      	bne.n	8003ee2 <lsm6dso_xl_data_rate_set+0x1ea>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 8003ec2:	7dfb      	ldrb	r3, [r7, #23]
 8003ec4:	f003 030f 	and.w	r3, r3, #15
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	7a3b      	ldrb	r3, [r7, #8]
 8003ecc:	f362 1307 	bfi	r3, r2, #4, #4
 8003ed0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8003ed2:	f107 0208 	add.w	r2, r7, #8
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	2110      	movs	r1, #16
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f7ff fecd 	bl	8003c7a <lsm6dso_write_reg>
 8003ee0:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8003ee2:	693b      	ldr	r3, [r7, #16]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8003ef8:	f107 0208 	add.w	r2, r7, #8
 8003efc:	2301      	movs	r3, #1
 8003efe:	2111      	movs	r1, #17
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f7ff fea2 	bl	8003c4a <lsm6dso_read_reg>
 8003f06:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10f      	bne.n	8003f2e <lsm6dso_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 8003f0e:	78fb      	ldrb	r3, [r7, #3]
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	b2da      	uxtb	r2, r3
 8003f16:	7a3b      	ldrb	r3, [r7, #8]
 8003f18:	f362 0343 	bfi	r3, r2, #1, #3
 8003f1c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8003f1e:	f107 0208 	add.w	r2, r7, #8
 8003f22:	2301      	movs	r3, #1
 8003f24:	2111      	movs	r1, #17
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f7ff fea7 	bl	8003c7a <lsm6dso_write_reg>
 8003f2c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <lsm6dso_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dso_odr_g_t val)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	460b      	mov	r3, r1
 8003f42:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_g_t odr_gy =  val;
 8003f44:	78fb      	ldrb	r3, [r7, #3]
 8003f46:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 8003f48:	f107 030c 	add.w	r3, r7, #12
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 fa29 	bl	80043a6 <lsm6dso_fsm_enable_get>
 8003f54:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	f040 80c4 	bne.w	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8003f5e:	7b3b      	ldrb	r3, [r7, #12]
 8003f60:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003f64:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8003f66:	7b3b      	ldrb	r3, [r7, #12]
 8003f68:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003f6c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8003f72:	7b3b      	ldrb	r3, [r7, #12]
 8003f74:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003f78:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8003f7e:	7b3b      	ldrb	r3, [r7, #12]
 8003f80:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003f84:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8003f86:	4313      	orrs	r3, r2
 8003f88:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8003f8a:	7b3b      	ldrb	r3, [r7, #12]
 8003f8c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003f90:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8003f92:	4313      	orrs	r3, r2
 8003f94:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8003f96:	7b3b      	ldrb	r3, [r7, #12]
 8003f98:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003f9c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8003fa2:	7b3b      	ldrb	r3, [r7, #12]
 8003fa4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003fa8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8003faa:	4313      	orrs	r3, r2
 8003fac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8003fae:	7b3b      	ldrb	r3, [r7, #12]
 8003fb0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003fb4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8003fba:	7b7b      	ldrb	r3, [r7, #13]
 8003fbc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003fc0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8003fc6:	7b7b      	ldrb	r3, [r7, #13]
 8003fc8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003fcc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8003fd2:	7b7b      	ldrb	r3, [r7, #13]
 8003fd4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003fd8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8003fde:	7b7b      	ldrb	r3, [r7, #13]
 8003fe0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003fe4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8003fea:	7b7b      	ldrb	r3, [r7, #13]
 8003fec:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003ff0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8003ff6:	7b7b      	ldrb	r3, [r7, #13]
 8003ff8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003ffc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8003ffe:	4313      	orrs	r3, r2
 8004000:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004002:	7b7b      	ldrb	r3, [r7, #13]
 8004004:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004008:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800400a:	4313      	orrs	r3, r2
 800400c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800400e:	7b7b      	ldrb	r3, [r7, #13]
 8004010:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004014:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004016:	4313      	orrs	r3, r2
 8004018:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800401a:	2b01      	cmp	r3, #1
 800401c:	d163      	bne.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 800401e:	f107 030b 	add.w	r3, r7, #11
 8004022:	4619      	mov	r1, r3
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 f9df 	bl	80043e8 <lsm6dso_fsm_data_rate_get>
 800402a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d159      	bne.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8004032:	7afb      	ldrb	r3, [r7, #11]
 8004034:	2b03      	cmp	r3, #3
 8004036:	d853      	bhi.n	80040e0 <lsm6dso_gy_data_rate_set+0x1a8>
 8004038:	a201      	add	r2, pc, #4	@ (adr r2, 8004040 <lsm6dso_gy_data_rate_set+0x108>)
 800403a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403e:	bf00      	nop
 8004040:	08004051 	.word	0x08004051
 8004044:	08004063 	.word	0x08004063
 8004048:	08004081 	.word	0x08004081
 800404c:	080040ab 	.word	0x080040ab
        {
          case LSM6DSO_ODR_FSM_12Hz5:
            if (val == LSM6DSO_GY_ODR_OFF)
 8004050:	78fb      	ldrb	r3, [r7, #3]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d102      	bne.n	800405c <lsm6dso_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 8004056:	2301      	movs	r3, #1
 8004058:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800405a:	e044      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
              odr_gy = val;
 800405c:	78fb      	ldrb	r3, [r7, #3]
 800405e:	75fb      	strb	r3, [r7, #23]
            break;
 8004060:	e041      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_26Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8004062:	78fb      	ldrb	r3, [r7, #3]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d102      	bne.n	800406e <lsm6dso_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8004068:	2302      	movs	r3, #2
 800406a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800406c:	e03b      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 800406e:	78fb      	ldrb	r3, [r7, #3]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d102      	bne.n	800407a <lsm6dso_gy_data_rate_set+0x142>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 8004074:	2302      	movs	r3, #2
 8004076:	75fb      	strb	r3, [r7, #23]
            break;
 8004078:	e035      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
              odr_gy = val;
 800407a:	78fb      	ldrb	r3, [r7, #3]
 800407c:	75fb      	strb	r3, [r7, #23]
            break;
 800407e:	e032      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_52Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 8004080:	78fb      	ldrb	r3, [r7, #3]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d102      	bne.n	800408c <lsm6dso_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8004086:	2303      	movs	r3, #3
 8004088:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800408a:	e02c      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 800408c:	78fb      	ldrb	r3, [r7, #3]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d102      	bne.n	8004098 <lsm6dso_gy_data_rate_set+0x160>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 8004092:	2303      	movs	r3, #3
 8004094:	75fb      	strb	r3, [r7, #23]
            break;
 8004096:	e026      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 8004098:	78fb      	ldrb	r3, [r7, #3]
 800409a:	2b02      	cmp	r3, #2
 800409c:	d102      	bne.n	80040a4 <lsm6dso_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSO_GY_ODR_52Hz;
 800409e:	2303      	movs	r3, #3
 80040a0:	75fb      	strb	r3, [r7, #23]
            break;
 80040a2:	e020      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
              odr_gy = val;
 80040a4:	78fb      	ldrb	r3, [r7, #3]
 80040a6:	75fb      	strb	r3, [r7, #23]
            break;
 80040a8:	e01d      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>

          case LSM6DSO_ODR_FSM_104Hz:
            if (val == LSM6DSO_GY_ODR_OFF)
 80040aa:	78fb      	ldrb	r3, [r7, #3]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d102      	bne.n	80040b6 <lsm6dso_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 80040b0:	2304      	movs	r3, #4
 80040b2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80040b4:	e017      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 80040b6:	78fb      	ldrb	r3, [r7, #3]
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d102      	bne.n	80040c2 <lsm6dso_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 80040bc:	2304      	movs	r3, #4
 80040be:	75fb      	strb	r3, [r7, #23]
            break;
 80040c0:	e011      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_26Hz)
 80040c2:	78fb      	ldrb	r3, [r7, #3]
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d102      	bne.n	80040ce <lsm6dso_gy_data_rate_set+0x196>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 80040c8:	2304      	movs	r3, #4
 80040ca:	75fb      	strb	r3, [r7, #23]
            break;
 80040cc:	e00b      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSO_GY_ODR_52Hz)
 80040ce:	78fb      	ldrb	r3, [r7, #3]
 80040d0:	2b03      	cmp	r3, #3
 80040d2:	d102      	bne.n	80040da <lsm6dso_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSO_GY_ODR_104Hz;
 80040d4:	2304      	movs	r3, #4
 80040d6:	75fb      	strb	r3, [r7, #23]
            break;
 80040d8:	e005      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>
              odr_gy = val;
 80040da:	78fb      	ldrb	r3, [r7, #3]
 80040dc:	75fb      	strb	r3, [r7, #23]
            break;
 80040de:	e002      	b.n	80040e6 <lsm6dso_gy_data_rate_set+0x1ae>

          default:
            odr_gy = val;
 80040e0:	78fb      	ldrb	r3, [r7, #3]
 80040e2:	75fb      	strb	r3, [r7, #23]
            break;
 80040e4:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d107      	bne.n	80040fc <lsm6dso_gy_data_rate_set+0x1c4>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80040ec:	f107 0208 	add.w	r2, r7, #8
 80040f0:	2301      	movs	r3, #1
 80040f2:	2111      	movs	r1, #17
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f7ff fda8 	bl	8003c4a <lsm6dso_read_reg>
 80040fa:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10f      	bne.n	8004122 <lsm6dso_gy_data_rate_set+0x1ea>
  {
    reg.odr_g = (uint8_t) odr_gy;
 8004102:	7dfb      	ldrb	r3, [r7, #23]
 8004104:	f003 030f 	and.w	r3, r3, #15
 8004108:	b2da      	uxtb	r2, r3
 800410a:	7a3b      	ldrb	r3, [r7, #8]
 800410c:	f362 1307 	bfi	r3, r2, #4, #4
 8004110:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8004112:	f107 0208 	add.w	r2, r7, #8
 8004116:	2301      	movs	r3, #1
 8004118:	2111      	movs	r1, #17
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff fdad 	bl	8003c7a <lsm6dso_write_reg>
 8004120:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8004122:	693b      	ldr	r3, [r7, #16]
}
 8004124:	4618      	mov	r0, r3
 8004126:	3718      	adds	r7, #24
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	460b      	mov	r3, r1
 8004136:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8004138:	f107 0208 	add.w	r2, r7, #8
 800413c:	2301      	movs	r3, #1
 800413e:	2112      	movs	r1, #18
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f7ff fd82 	bl	8003c4a <lsm6dso_read_reg>
 8004146:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d10f      	bne.n	800416e <lsm6dso_block_data_update_set+0x42>
  {
    reg.bdu = val;
 800414e:	78fb      	ldrb	r3, [r7, #3]
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	b2da      	uxtb	r2, r3
 8004156:	7a3b      	ldrb	r3, [r7, #8]
 8004158:	f362 1386 	bfi	r3, r2, #6, #1
 800415c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 800415e:	f107 0208 	add.w	r2, r7, #8
 8004162:	2301      	movs	r3, #1
 8004164:	2112      	movs	r1, #18
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7ff fd87 	bl	8003c7a <lsm6dso_write_reg>
 800416c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800416e:	68fb      	ldr	r3, [r7, #12]
}
 8004170:	4618      	mov	r0, r3
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <lsm6dso_status_reg_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_status_reg_get(stmdev_ctx_t *ctx,
                               lsm6dso_status_reg_t *val)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_STATUS_REG, (uint8_t *) val, 1);
 8004182:	2301      	movs	r3, #1
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	211e      	movs	r1, #30
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f7ff fd5e 	bl	8003c4a <lsm6dso_read_reg>
 800418e:	60f8      	str	r0, [r7, #12]

  return ret;
 8004190:	68fb      	ldr	r3, [r7, #12]
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <lsm6dso_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b086      	sub	sp, #24
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
 80041a2:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_G, buff, 6);
 80041a4:	f107 020c 	add.w	r2, r7, #12
 80041a8:	2306      	movs	r3, #6
 80041aa:	2122      	movs	r1, #34	@ 0x22
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f7ff fd4c 	bl	8003c4a <lsm6dso_read_reg>
 80041b2:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80041b4:	7b7b      	ldrb	r3, [r7, #13]
 80041b6:	b21a      	sxth	r2, r3
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	021b      	lsls	r3, r3, #8
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	7b3a      	ldrb	r2, [r7, #12]
 80041ca:	4413      	add	r3, r2
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	b21a      	sxth	r2, r3
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80041d4:	7bfa      	ldrb	r2, [r7, #15]
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	3302      	adds	r3, #2
 80041da:	b212      	sxth	r2, r2
 80041dc:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	3302      	adds	r3, #2
 80041e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	021b      	lsls	r3, r3, #8
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	7bba      	ldrb	r2, [r7, #14]
 80041ee:	4413      	add	r3, r2
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	3302      	adds	r3, #2
 80041f6:	b212      	sxth	r2, r2
 80041f8:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80041fa:	7c7a      	ldrb	r2, [r7, #17]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	3304      	adds	r3, #4
 8004200:	b212      	sxth	r2, r2
 8004202:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	3304      	adds	r3, #4
 8004208:	f9b3 3000 	ldrsh.w	r3, [r3]
 800420c:	b29b      	uxth	r3, r3
 800420e:	021b      	lsls	r3, r3, #8
 8004210:	b29b      	uxth	r3, r3
 8004212:	7c3a      	ldrb	r2, [r7, #16]
 8004214:	4413      	add	r3, r2
 8004216:	b29a      	uxth	r2, r3
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	3304      	adds	r3, #4
 800421c:	b212      	sxth	r2, r2
 800421e:	801a      	strh	r2, [r3, #0]

  return ret;
 8004220:	697b      	ldr	r3, [r7, #20]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b086      	sub	sp, #24
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
 8004232:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 8004234:	f107 020c 	add.w	r2, r7, #12
 8004238:	2306      	movs	r3, #6
 800423a:	2128      	movs	r1, #40	@ 0x28
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f7ff fd04 	bl	8003c4a <lsm6dso_read_reg>
 8004242:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8004244:	7b7b      	ldrb	r3, [r7, #13]
 8004246:	b21a      	sxth	r2, r3
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004252:	b29b      	uxth	r3, r3
 8004254:	021b      	lsls	r3, r3, #8
 8004256:	b29b      	uxth	r3, r3
 8004258:	7b3a      	ldrb	r2, [r7, #12]
 800425a:	4413      	add	r3, r2
 800425c:	b29b      	uxth	r3, r3
 800425e:	b21a      	sxth	r2, r3
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004264:	7bfa      	ldrb	r2, [r7, #15]
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	3302      	adds	r3, #2
 800426a:	b212      	sxth	r2, r2
 800426c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	3302      	adds	r3, #2
 8004272:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004276:	b29b      	uxth	r3, r3
 8004278:	021b      	lsls	r3, r3, #8
 800427a:	b29b      	uxth	r3, r3
 800427c:	7bba      	ldrb	r2, [r7, #14]
 800427e:	4413      	add	r3, r2
 8004280:	b29a      	uxth	r2, r3
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	3302      	adds	r3, #2
 8004286:	b212      	sxth	r2, r2
 8004288:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800428a:	7c7a      	ldrb	r2, [r7, #17]
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	3304      	adds	r3, #4
 8004290:	b212      	sxth	r2, r2
 8004292:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	3304      	adds	r3, #4
 8004298:	f9b3 3000 	ldrsh.w	r3, [r3]
 800429c:	b29b      	uxth	r3, r3
 800429e:	021b      	lsls	r3, r3, #8
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	7c3a      	ldrb	r2, [r7, #16]
 80042a4:	4413      	add	r3, r2
 80042a6:	b29a      	uxth	r2, r3
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	3304      	adds	r3, #4
 80042ac:	b212      	sxth	r2, r2
 80042ae:	801a      	strh	r2, [r3, #0]

  return ret;
 80042b0:	697b      	ldr	r3, [r7, #20]
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3718      	adds	r7, #24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}

080042ba <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 80042ba:	b580      	push	{r7, lr}
 80042bc:	b084      	sub	sp, #16
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]
 80042c2:	460b      	mov	r3, r1
 80042c4:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 80042c6:	f107 0208 	add.w	r2, r7, #8
 80042ca:	2301      	movs	r3, #1
 80042cc:	2101      	movs	r1, #1
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7ff fcbb 	bl	8003c4a <lsm6dso_read_reg>
 80042d4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d10f      	bne.n	80042fc <lsm6dso_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 80042dc:	78fb      	ldrb	r3, [r7, #3]
 80042de:	f003 0303 	and.w	r3, r3, #3
 80042e2:	b2da      	uxtb	r2, r3
 80042e4:	7a3b      	ldrb	r3, [r7, #8]
 80042e6:	f362 1387 	bfi	r3, r2, #6, #2
 80042ea:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 80042ec:	f107 0208 	add.w	r2, r7, #8
 80042f0:	2301      	movs	r3, #1
 80042f2:	2101      	movs	r1, #1
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f7ff fcc0 	bl	8003c7a <lsm6dso_write_reg>
 80042fa:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80042fc:	68fb      	ldr	r3, [r7, #12]
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3710      	adds	r7, #16
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}

08004306 <lsm6dso_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b084      	sub	sp, #16
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
 800430e:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_WHO_AM_I, buff, 1);
 8004310:	2301      	movs	r3, #1
 8004312:	683a      	ldr	r2, [r7, #0]
 8004314:	210f      	movs	r1, #15
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7ff fc97 	bl	8003c4a <lsm6dso_read_reg>
 800431c:	60f8      	str	r0, [r7, #12]

  return ret;
 800431e:	68fb      	ldr	r3, [r7, #12]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <lsm6dso_reset_set>:
  * @param  val      change the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	460b      	mov	r3, r1
 8004332:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8004334:	f107 0208 	add.w	r2, r7, #8
 8004338:	2301      	movs	r3, #1
 800433a:	2112      	movs	r1, #18
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f7ff fc84 	bl	8003c4a <lsm6dso_read_reg>
 8004342:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d10f      	bne.n	800436a <lsm6dso_reset_set+0x42>
  {
    reg.sw_reset = val;
 800434a:	78fb      	ldrb	r3, [r7, #3]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	b2da      	uxtb	r2, r3
 8004352:	7a3b      	ldrb	r3, [r7, #8]
 8004354:	f362 0300 	bfi	r3, r2, #0, #1
 8004358:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 800435a:	f107 0208 	add.w	r2, r7, #8
 800435e:	2301      	movs	r3, #1
 8004360:	2112      	movs	r1, #18
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7ff fc89 	bl	8003c7a <lsm6dso_write_reg>
 8004368:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800436a:	68fb      	ldr	r3, [r7, #12]
}
 800436c:	4618      	mov	r0, r3
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <lsm6dso_reset_get>:
  * @param  val      change the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 800437e:	f107 0208 	add.w	r2, r7, #8
 8004382:	2301      	movs	r3, #1
 8004384:	2112      	movs	r1, #18
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f7ff fc5f 	bl	8003c4a <lsm6dso_read_reg>
 800438c:	60f8      	str	r0, [r7, #12]
  *val = reg.sw_reset;
 800438e:	7a3b      	ldrb	r3, [r7, #8]
 8004390:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004394:	b2db      	uxtb	r3, r3
 8004396:	461a      	mov	r2, r3
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	701a      	strb	r2, [r3, #0]

  return ret;
 800439c:	68fb      	ldr	r3, [r7, #12]
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b084      	sub	sp, #16
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
 80043ae:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80043b0:	2102      	movs	r1, #2
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f7ff ff81 	bl	80042ba <lsm6dso_mem_bank_set>
 80043b8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d106      	bne.n	80043ce <lsm6dso_fsm_enable_get+0x28>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 80043c0:	2302      	movs	r3, #2
 80043c2:	683a      	ldr	r2, [r7, #0]
 80043c4:	2146      	movs	r1, #70	@ 0x46
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f7ff fc3f 	bl	8003c4a <lsm6dso_read_reg>
 80043cc:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d104      	bne.n	80043de <lsm6dso_fsm_enable_get+0x38>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 80043d4:	2100      	movs	r1, #0
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f7ff ff6f 	bl	80042ba <lsm6dso_mem_bank_set>
 80043dc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80043de:	68fb      	ldr	r3, [r7, #12]
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80043f2:	2102      	movs	r1, #2
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f7ff ff60 	bl	80042ba <lsm6dso_mem_bank_set>
 80043fa:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d107      	bne.n	8004412 <lsm6dso_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 8004402:	f107 0208 	add.w	r2, r7, #8
 8004406:	2301      	movs	r3, #1
 8004408:	215f      	movs	r1, #95	@ 0x5f
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7ff fc1d 	bl	8003c4a <lsm6dso_read_reg>
 8004410:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d12a      	bne.n	800446e <lsm6dso_fsm_data_rate_get+0x86>
  {
    switch (reg.fsm_odr)
 8004418:	7a3b      	ldrb	r3, [r7, #8]
 800441a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800441e:	b2db      	uxtb	r3, r3
 8004420:	2b03      	cmp	r3, #3
 8004422:	d81b      	bhi.n	800445c <lsm6dso_fsm_data_rate_get+0x74>
 8004424:	a201      	add	r2, pc, #4	@ (adr r2, 800442c <lsm6dso_fsm_data_rate_get+0x44>)
 8004426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442a:	bf00      	nop
 800442c:	0800443d 	.word	0x0800443d
 8004430:	08004445 	.word	0x08004445
 8004434:	0800444d 	.word	0x0800444d
 8004438:	08004455 	.word	0x08004455
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	2200      	movs	r2, #0
 8004440:	701a      	strb	r2, [r3, #0]
        break;
 8004442:	e00f      	b.n	8004464 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_26Hz:
        *val = LSM6DSO_ODR_FSM_26Hz;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	2201      	movs	r2, #1
 8004448:	701a      	strb	r2, [r3, #0]
        break;
 800444a:	e00b      	b.n	8004464 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_52Hz:
        *val = LSM6DSO_ODR_FSM_52Hz;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	2202      	movs	r2, #2
 8004450:	701a      	strb	r2, [r3, #0]
        break;
 8004452:	e007      	b.n	8004464 <lsm6dso_fsm_data_rate_get+0x7c>

      case LSM6DSO_ODR_FSM_104Hz:
        *val = LSM6DSO_ODR_FSM_104Hz;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	2203      	movs	r2, #3
 8004458:	701a      	strb	r2, [r3, #0]
        break;
 800445a:	e003      	b.n	8004464 <lsm6dso_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSO_ODR_FSM_12Hz5;
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	2200      	movs	r2, #0
 8004460:	701a      	strb	r2, [r3, #0]
        break;
 8004462:	bf00      	nop
    }

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8004464:	2100      	movs	r1, #0
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f7ff ff27 	bl	80042ba <lsm6dso_mem_bank_set>
 800446c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800446e:	68fb      	ldr	r3, [r7, #12]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <platform_write>:
// Kalman Filter instance
static KalmanFilter kf_altitude_velocity;

// LSM6DSO functions re-enabled and corrected
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af04      	add	r7, sp, #16
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	607a      	str	r2, [r7, #4]
 8004482:	461a      	mov	r2, r3
 8004484:	460b      	mov	r3, r1
 8004486:	72fb      	strb	r3, [r7, #11]
 8004488:	4613      	mov	r3, r2
 800448a:	813b      	strh	r3, [r7, #8]
  // Note: LSM6DSO_I2C_ADD_L is the 7-bit address. HAL functions expect the 8-bit address (7-bit shifted left).
  if (HAL_I2C_Mem_Write((I2C_HandleTypeDef*)handle, (LSM6DSO_I2C_ADD_L << 1), reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000) == HAL_OK) {
 800448c:	7afb      	ldrb	r3, [r7, #11]
 800448e:	b29a      	uxth	r2, r3
 8004490:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004494:	9302      	str	r3, [sp, #8]
 8004496:	893b      	ldrh	r3, [r7, #8]
 8004498:	9301      	str	r3, [sp, #4]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	9300      	str	r3, [sp, #0]
 800449e:	2301      	movs	r3, #1
 80044a0:	21d4      	movs	r1, #212	@ 0xd4
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f003 fc6e 	bl	8007d84 <HAL_I2C_Mem_Write>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d101      	bne.n	80044b2 <platform_write+0x3a>
    return 0;
 80044ae:	2300      	movs	r3, #0
 80044b0:	e001      	b.n	80044b6 <platform_write+0x3e>
  }
  return -1; // Return non-zero for error
 80044b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <platform_read>:

static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b088      	sub	sp, #32
 80044c2:	af04      	add	r7, sp, #16
 80044c4:	60f8      	str	r0, [r7, #12]
 80044c6:	607a      	str	r2, [r7, #4]
 80044c8:	461a      	mov	r2, r3
 80044ca:	460b      	mov	r3, r1
 80044cc:	72fb      	strb	r3, [r7, #11]
 80044ce:	4613      	mov	r3, r2
 80044d0:	813b      	strh	r3, [r7, #8]
  // Note: LSM6DSO_I2C_ADD_L is the 7-bit address. HAL functions expect the 8-bit address (7-bit shifted left).
  if (HAL_I2C_Mem_Read((I2C_HandleTypeDef*)handle, (LSM6DSO_I2C_ADD_L << 1), reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000) == HAL_OK) {
 80044d2:	7afb      	ldrb	r3, [r7, #11]
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80044da:	9302      	str	r3, [sp, #8]
 80044dc:	893b      	ldrh	r3, [r7, #8]
 80044de:	9301      	str	r3, [sp, #4]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	2301      	movs	r3, #1
 80044e6:	21d4      	movs	r1, #212	@ 0xd4
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f003 fd5f 	bl	8007fac <HAL_I2C_Mem_Read>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <platform_read+0x3a>
    return 0;
 80044f4:	2300      	movs	r3, #0
 80044f6:	e001      	b.n	80044fc <platform_read+0x3e>
  }
  return -1; // Return non-zero for error
 80044f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <bmp390_i2c_interface_init>:
static void MX_USART3_UART_Init(void);
static void MX_USB_OTG_FS_PCD_Init(void);
/* USER CODE BEGIN PFP */

// Wrapper functions for BMP390 driver
uint8_t bmp390_i2c_interface_init(void) {
 8004504:	b480      	push	{r7}
 8004506:	af00      	add	r7, sp, #0
  // MX_I2C1_Init() is called before this, so I2C hardware is already initialized.
  // This function can be a no-op or ensure I2C1 is ready.
  return 0; // Success
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <bmp390_i2c_interface_deinit>:

uint8_t bmp390_i2c_interface_deinit(void) {
 8004514:	b480      	push	{r7}
 8004516:	af00      	add	r7, sp, #0
  // Optional: HAL_I2C_DeInit(&hi2c1); if necessary for power down
  return 0; // Success
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <bmp390_i2c_read>:

uint8_t bmp390_i2c_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len) {
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af04      	add	r7, sp, #16
 800452a:	603a      	str	r2, [r7, #0]
 800452c:	461a      	mov	r2, r3
 800452e:	4603      	mov	r3, r0
 8004530:	71fb      	strb	r3, [r7, #7]
 8004532:	460b      	mov	r3, r1
 8004534:	71bb      	strb	r3, [r7, #6]
 8004536:	4613      	mov	r3, r2
 8004538:	80bb      	strh	r3, [r7, #4]
    // The driver's a_bmp390_iic_spi_read calls this with addr = handle->iic_addr
    if (HAL_I2C_Mem_Read(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	b299      	uxth	r1, r3
 800453e:	79bb      	ldrb	r3, [r7, #6]
 8004540:	b29a      	uxth	r2, r3
 8004542:	f04f 33ff 	mov.w	r3, #4294967295
 8004546:	9302      	str	r3, [sp, #8]
 8004548:	88bb      	ldrh	r3, [r7, #4]
 800454a:	9301      	str	r3, [sp, #4]
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	2301      	movs	r3, #1
 8004552:	4806      	ldr	r0, [pc, #24]	@ (800456c <bmp390_i2c_read+0x48>)
 8004554:	f003 fd2a 	bl	8007fac <HAL_I2C_Mem_Read>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <bmp390_i2c_read+0x3e>
        return 0; // Success
 800455e:	2300      	movs	r3, #0
 8004560:	e000      	b.n	8004564 <bmp390_i2c_read+0x40>
    }
    return 1; // Failure
 8004562:	2301      	movs	r3, #1
}
 8004564:	4618      	mov	r0, r3
 8004566:	3708      	adds	r7, #8
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	20000438 	.word	0x20000438

08004570 <bmp390_i2c_write>:

uint8_t bmp390_i2c_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len) {
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af04      	add	r7, sp, #16
 8004576:	603a      	str	r2, [r7, #0]
 8004578:	461a      	mov	r2, r3
 800457a:	4603      	mov	r3, r0
 800457c:	71fb      	strb	r3, [r7, #7]
 800457e:	460b      	mov	r3, r1
 8004580:	71bb      	strb	r3, [r7, #6]
 8004582:	4613      	mov	r3, r2
 8004584:	80bb      	strh	r3, [r7, #4]
    // The driver's a_bmp390_iic_spi_write calls this in a loop with len=1 for multi-byte writes.
    // So, this function will effectively be called to write one byte at a time.
    if (HAL_I2C_Mem_Write(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8004586:	79fb      	ldrb	r3, [r7, #7]
 8004588:	b299      	uxth	r1, r3
 800458a:	79bb      	ldrb	r3, [r7, #6]
 800458c:	b29a      	uxth	r2, r3
 800458e:	f04f 33ff 	mov.w	r3, #4294967295
 8004592:	9302      	str	r3, [sp, #8]
 8004594:	88bb      	ldrh	r3, [r7, #4]
 8004596:	9301      	str	r3, [sp, #4]
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	9300      	str	r3, [sp, #0]
 800459c:	2301      	movs	r3, #1
 800459e:	4806      	ldr	r0, [pc, #24]	@ (80045b8 <bmp390_i2c_write+0x48>)
 80045a0:	f003 fbf0 	bl	8007d84 <HAL_I2C_Mem_Write>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <bmp390_i2c_write+0x3e>
        return 0; // Success
 80045aa:	2300      	movs	r3, #0
 80045ac:	e000      	b.n	80045b0 <bmp390_i2c_write+0x40>
    }
    return 1; // Failure
 80045ae:	2301      	movs	r3, #1
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3708      	adds	r7, #8
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	20000438 	.word	0x20000438

080045bc <bmp390_delay_ms>:

void bmp390_delay_ms(uint32_t ms) {
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f002 fbd9 	bl	8006d7c <HAL_Delay>
}
 80045ca:	bf00      	nop
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <bmp390_spi_interface_init>:

// Dummy SPI functions to satisfy driver checks when using I2C
uint8_t bmp390_spi_interface_init(void) {
 80045d2:	b480      	push	{r7}
 80045d4:	af00      	add	r7, sp, #0
  // This won't be called if I2C interface is selected
  return 0; // Success
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr

080045e2 <bmp390_spi_interface_deinit>:

uint8_t bmp390_spi_interface_deinit(void) {
 80045e2:	b480      	push	{r7}
 80045e4:	af00      	add	r7, sp, #0
  // This won't be called if I2C interface is selected
  return 0; // Success
 80045e6:	2300      	movs	r3, #0
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <bmp390_spi_read>:

uint8_t bmp390_spi_read(uint8_t reg, uint8_t *buf, uint16_t len) {
 80045f2:	b480      	push	{r7}
 80045f4:	b083      	sub	sp, #12
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	4603      	mov	r3, r0
 80045fa:	6039      	str	r1, [r7, #0]
 80045fc:	71fb      	strb	r3, [r7, #7]
 80045fe:	4613      	mov	r3, r2
 8004600:	80bb      	strh	r3, [r7, #4]
  // This won't be called if I2C interface is selected
  (void)reg; // Suppress unused parameter warning
  (void)buf; // Suppress unused parameter warning
  (void)len; // Suppress unused parameter warning
  return 1; // Simulate failure if somehow called
 8004602:	2301      	movs	r3, #1
}
 8004604:	4618      	mov	r0, r3
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <bmp390_spi_write>:

uint8_t bmp390_spi_write(uint8_t reg, uint8_t *buf, uint16_t len) {
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	4603      	mov	r3, r0
 8004618:	6039      	str	r1, [r7, #0]
 800461a:	71fb      	strb	r3, [r7, #7]
 800461c:	4613      	mov	r3, r2
 800461e:	80bb      	strh	r3, [r7, #4]
  // This won't be called if I2C interface is selected
  (void)reg; // Suppress unused parameter warning
  (void)buf; // Suppress unused parameter warning
  (void)len; // Suppress unused parameter warning
  return 1; // Simulate failure if somehow called
 8004620:	2301      	movs	r3, #1
}
 8004622:	4618      	mov	r0, r3
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr

0800462e <bmp390_debug_print>:

void bmp390_debug_print(const char *const fmt, ...) {
 800462e:	b40f      	push	{r0, r1, r2, r3}
 8004630:	b580      	push	{r7, lr}
 8004632:	b0a2      	sub	sp, #136	@ 0x88
 8004634:	af00      	add	r7, sp, #0
    char dbg_buffer[128]; // Buffer for debug messages
    va_list args;
    va_start(args, fmt);
 8004636:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800463a:	607b      	str	r3, [r7, #4]
    vsnprintf(dbg_buffer, sizeof(dbg_buffer), fmt, args);
 800463c:	f107 0008 	add.w	r0, r7, #8
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8004646:	2180      	movs	r1, #128	@ 0x80
 8004648:	f007 fc1a 	bl	800be80 <vsniprintf>
    va_end(args);
    // Direct transmit is simpler if buffer is managed carefully
    // HAL_UART_Transmit(&huart3, (uint8_t*)"BMP390_DBG: ", 12, HAL_MAX_DELAY);
    // HAL_UART_Transmit(&huart3, (uint8_t*)dbg_buffer, strlen(dbg_buffer), HAL_MAX_DELAY);
    (void)dbg_buffer; // Suppress unused variable warning if UART lines are commented
}
 800464c:	bf00      	nop
 800464e:	3788      	adds	r7, #136	@ 0x88
 8004650:	46bd      	mov	sp, r7
 8004652:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004656:	b004      	add	sp, #16
 8004658:	4770      	bx	lr
	...

0800465c <calibrate_sea_level_pressure_hpa>:


// Altitude calculation functions
// pressure_hpa: current measured pressure in hPa
// known_altitude_meters: current known altitude in meters
void calibrate_sea_level_pressure_hpa(float current_pressure_hpa, float known_altitude_meters) {
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	ed87 0a01 	vstr	s0, [r7, #4]
 8004666:	edc7 0a00 	vstr	s1, [r7]
  sea_level_pressure_hpa = current_pressure_hpa / powf((1.0f - (known_altitude_meters * 0.0000225577f)), 5.255877f);
 800466a:	edd7 7a00 	vldr	s15, [r7]
 800466e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80046a4 <calibrate_sea_level_pressure_hpa+0x48>
 8004672:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004676:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800467a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800467e:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 80046a8 <calibrate_sea_level_pressure_hpa+0x4c>
 8004682:	eeb0 0a67 	vmov.f32	s0, s15
 8004686:	f00a ffe5 	bl	800f654 <powf>
 800468a:	eef0 6a40 	vmov.f32	s13, s0
 800468e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004692:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004696:	4b05      	ldr	r3, [pc, #20]	@ (80046ac <calibrate_sea_level_pressure_hpa+0x50>)
 8004698:	edc3 7a00 	vstr	s15, [r3]
}
 800469c:	bf00      	nop
 800469e:	3708      	adds	r7, #8
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	37bd3a4b 	.word	0x37bd3a4b
 80046a8:	40a83025 	.word	0x40a83025
 80046ac:	20000d58 	.word	0x20000d58

080046b0 <calculate_altitude_hpa>:

// pressure_hpa: current measured pressure in hPa
// returns altitude in meters
float calculate_altitude_hpa(float pressure_hpa) {
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	ed87 0a01 	vstr	s0, [r7, #4]
  if (sea_level_pressure_hpa <= 0) return 0.0f; // Avoid division by zero or log of non-positive
 80046ba:	4b13      	ldr	r3, [pc, #76]	@ (8004708 <calculate_altitude_hpa+0x58>)
 80046bc:	edd3 7a00 	vldr	s15, [r3]
 80046c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80046c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c8:	d802      	bhi.n	80046d0 <calculate_altitude_hpa+0x20>
 80046ca:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800470c <calculate_altitude_hpa+0x5c>
 80046ce:	e016      	b.n	80046fe <calculate_altitude_hpa+0x4e>
  return 44330.0f * (1.0f - powf(pressure_hpa / sea_level_pressure_hpa, 0.1903f));
 80046d0:	4b0d      	ldr	r3, [pc, #52]	@ (8004708 <calculate_altitude_hpa+0x58>)
 80046d2:	edd3 7a00 	vldr	s15, [r3]
 80046d6:	ed97 7a01 	vldr	s14, [r7, #4]
 80046da:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80046de:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8004710 <calculate_altitude_hpa+0x60>
 80046e2:	eeb0 0a66 	vmov.f32	s0, s13
 80046e6:	f00a ffb5 	bl	800f654 <powf>
 80046ea:	eef0 7a40 	vmov.f32	s15, s0
 80046ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046f6:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8004714 <calculate_altitude_hpa+0x64>
 80046fa:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80046fe:	eeb0 0a67 	vmov.f32	s0, s15
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	20000d58 	.word	0x20000d58
 800470c:	00000000 	.word	0x00000000
 8004710:	3e42de01 	.word	0x3e42de01
 8004714:	472d2a00 	.word	0x472d2a00

08004718 <lsm6dso_from_fs16g_to_mg>:
  * @brief  Converts raw accelerometer data from LSM6DSO to mg.
  * @param  lsb Raw data from the sensor.
  * @retval Acceleration in mg.
  */
static float lsm6dso_from_fs16g_to_mg(int16_t lsb)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	4603      	mov	r3, r0
 8004720:	80fb      	strh	r3, [r7, #6]
  // Apply a 2x correction factor - the sensor is reporting ~half the expected values
  return (float)lsb * 0.488f * 2.0f; // Sensitivity for +/-16g full scale with 2x correction
 8004722:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004726:	ee07 3a90 	vmov	s15, r3
 800472a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800472e:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8004748 <lsm6dso_from_fs16g_to_mg+0x30>
 8004732:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004736:	ee77 7aa7 	vadd.f32	s15, s15, s15
}
 800473a:	eeb0 0a67 	vmov.f32	s0, s15
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	3ef9db23 	.word	0x3ef9db23

0800474c <lsm6dso_from_fs2000dps_to_mdps>:
  * @brief  Converts raw gyroscope data from LSM6DSO to mdps.
  * @param  lsb Raw data from the sensor.
  * @retval Angular rate in mdps.
  */
static float lsm6dso_from_fs2000dps_to_mdps(int16_t lsb)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	80fb      	strh	r3, [r7, #6]
  return (float)lsb * 70.0f; // Sensitivity for +/-2000dps full scale (70 mdps/LSB)
 8004756:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800475a:	ee07 3a90 	vmov	s15, r3
 800475e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004762:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8004778 <lsm6dso_from_fs2000dps_to_mdps+0x2c>
 8004766:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800476a:	eeb0 0a67 	vmov.f32	s0, s15
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	428c0000 	.word	0x428c0000
 800477c:	00000000 	.word	0x00000000

08004780 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004784:	b0dd      	sub	sp, #372	@ 0x174
 8004786:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004788:	f002 fa9b 	bl	8006cc2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800478c:	f001 fd2e 	bl	80061ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004790:	f001 fe80 	bl	8006494 <MX_GPIO_Init>
  MX_ETH_Init();
 8004794:	f001 fd92 	bl	80062bc <MX_ETH_Init>
  MX_I2C1_Init();
 8004798:	f001 fdde 	bl	8006358 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 800479c:	f001 fe1c 	bl	80063d8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80047a0:	f001 fe4a 	bl	8006438 <MX_USB_OTG_FS_PCD_Init>
  // Initialize I2C (already called by HAL_Init system, but good to ensure)
  // MX_I2C1_Init(); // Called above in peripheral init sequence

  // char uart_buffer[100]; // Moved global and resized
  
  sprintf(uart_buffer, "System Initialized. UART OK.\r\n");
 80047a4:	4997      	ldr	r1, [pc, #604]	@ (8004a04 <main+0x284>)
 80047a6:	4898      	ldr	r0, [pc, #608]	@ (8004a08 <main+0x288>)
 80047a8:	f007 fad6 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80047ac:	4896      	ldr	r0, [pc, #600]	@ (8004a08 <main+0x288>)
 80047ae:	f7fb fd7f 	bl	80002b0 <strlen>
 80047b2:	4603      	mov	r3, r0
 80047b4:	b29a      	uxth	r2, r3
 80047b6:	f04f 33ff 	mov.w	r3, #4294967295
 80047ba:	4993      	ldr	r1, [pc, #588]	@ (8004a08 <main+0x288>)
 80047bc:	4893      	ldr	r0, [pc, #588]	@ (8004a0c <main+0x28c>)
 80047be:	f005 fbc1 	bl	8009f44 <HAL_UART_Transmit>
  
  // Scan the I2C bus first to see what devices are present
  sprintf(uart_buffer, "Scanning I2C bus for devices...\r\n");
 80047c2:	4993      	ldr	r1, [pc, #588]	@ (8004a10 <main+0x290>)
 80047c4:	4890      	ldr	r0, [pc, #576]	@ (8004a08 <main+0x288>)
 80047c6:	f007 fac7 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80047ca:	488f      	ldr	r0, [pc, #572]	@ (8004a08 <main+0x288>)
 80047cc:	f7fb fd70 	bl	80002b0 <strlen>
 80047d0:	4603      	mov	r3, r0
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	f04f 33ff 	mov.w	r3, #4294967295
 80047d8:	498b      	ldr	r1, [pc, #556]	@ (8004a08 <main+0x288>)
 80047da:	488c      	ldr	r0, [pc, #560]	@ (8004a0c <main+0x28c>)
 80047dc:	f005 fbb2 	bl	8009f44 <HAL_UART_Transmit>
  
  uint8_t i2c_devices_found = 0;
 80047e0:	2300      	movs	r3, #0
 80047e2:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
  for (uint8_t i = 1; i < 128; i++) {
 80047e6:	2301      	movs	r3, #1
 80047e8:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e
 80047ec:	e04d      	b.n	800488a <main+0x10a>
    if (i < 0x08 || i > 0x77) continue;
 80047ee:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80047f2:	2b07      	cmp	r3, #7
 80047f4:	d943      	bls.n	800487e <main+0xfe>
 80047f6:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80047fa:	2b77      	cmp	r3, #119	@ 0x77
 80047fc:	d83f      	bhi.n	800487e <main+0xfe>

    HAL_StatusTypeDef i2c_result = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i << 1), 2, 10); // Use 2 trials, 10ms timeout
 80047fe:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004802:	b29b      	uxth	r3, r3
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	b299      	uxth	r1, r3
 8004808:	230a      	movs	r3, #10
 800480a:	2202      	movs	r2, #2
 800480c:	4881      	ldr	r0, [pc, #516]	@ (8004a14 <main+0x294>)
 800480e:	f003 fce7 	bl	80081e0 <HAL_I2C_IsDeviceReady>
 8004812:	4603      	mov	r3, r0
 8004814:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
    
    if (i2c_result == HAL_OK) {
 8004818:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800481c:	2b00      	cmp	r3, #0
 800481e:	d12f      	bne.n	8004880 <main+0x100>
      i2c_devices_found++;
 8004820:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004824:	3301      	adds	r3, #1
 8004826:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
      sprintf(uart_buffer, "Found I2C device at address: 0x%02X\r\n", i);
 800482a:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 800482e:	461a      	mov	r2, r3
 8004830:	4979      	ldr	r1, [pc, #484]	@ (8004a18 <main+0x298>)
 8004832:	4875      	ldr	r0, [pc, #468]	@ (8004a08 <main+0x288>)
 8004834:	f007 fa90 	bl	800bd58 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004838:	4873      	ldr	r0, [pc, #460]	@ (8004a08 <main+0x288>)
 800483a:	f7fb fd39 	bl	80002b0 <strlen>
 800483e:	4603      	mov	r3, r0
 8004840:	b29a      	uxth	r2, r3
 8004842:	f04f 33ff 	mov.w	r3, #4294967295
 8004846:	4970      	ldr	r1, [pc, #448]	@ (8004a08 <main+0x288>)
 8004848:	4870      	ldr	r0, [pc, #448]	@ (8004a0c <main+0x28c>)
 800484a:	f005 fb7b 	bl	8009f44 <HAL_UART_Transmit>
      
      if (i == (BMP390_I2C_ADDRESS_LOW >> 1) || i == (BMP390_I2C_ADDRESS_HIGH >> 1)) {
 800484e:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004852:	2b76      	cmp	r3, #118	@ 0x76
 8004854:	d003      	beq.n	800485e <main+0xde>
 8004856:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 800485a:	2b77      	cmp	r3, #119	@ 0x77
 800485c:	d110      	bne.n	8004880 <main+0x100>
        sprintf(uart_buffer, "  --> This could be a BMP390 sensor!\r\n");
 800485e:	496f      	ldr	r1, [pc, #444]	@ (8004a1c <main+0x29c>)
 8004860:	4869      	ldr	r0, [pc, #420]	@ (8004a08 <main+0x288>)
 8004862:	f007 fa79 	bl	800bd58 <siprintf>
        HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004866:	4868      	ldr	r0, [pc, #416]	@ (8004a08 <main+0x288>)
 8004868:	f7fb fd22 	bl	80002b0 <strlen>
 800486c:	4603      	mov	r3, r0
 800486e:	b29a      	uxth	r2, r3
 8004870:	f04f 33ff 	mov.w	r3, #4294967295
 8004874:	4964      	ldr	r1, [pc, #400]	@ (8004a08 <main+0x288>)
 8004876:	4865      	ldr	r0, [pc, #404]	@ (8004a0c <main+0x28c>)
 8004878:	f005 fb64 	bl	8009f44 <HAL_UART_Transmit>
 800487c:	e000      	b.n	8004880 <main+0x100>
    if (i < 0x08 || i > 0x77) continue;
 800487e:	bf00      	nop
  for (uint8_t i = 1; i < 128; i++) {
 8004880:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004884:	3301      	adds	r3, #1
 8004886:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e
 800488a:	f997 314e 	ldrsb.w	r3, [r7, #334]	@ 0x14e
 800488e:	2b00      	cmp	r3, #0
 8004890:	daad      	bge.n	80047ee <main+0x6e>
      }
    }
  }
  
  if (i2c_devices_found == 0) {
 8004892:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10f      	bne.n	80048ba <main+0x13a>
    sprintf(uart_buffer, "No I2C devices found! Check wiring/pull-ups.\r\n");
 800489a:	4961      	ldr	r1, [pc, #388]	@ (8004a20 <main+0x2a0>)
 800489c:	485a      	ldr	r0, [pc, #360]	@ (8004a08 <main+0x288>)
 800489e:	f007 fa5b 	bl	800bd58 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80048a2:	4859      	ldr	r0, [pc, #356]	@ (8004a08 <main+0x288>)
 80048a4:	f7fb fd04 	bl	80002b0 <strlen>
 80048a8:	4603      	mov	r3, r0
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	f04f 33ff 	mov.w	r3, #4294967295
 80048b0:	4955      	ldr	r1, [pc, #340]	@ (8004a08 <main+0x288>)
 80048b2:	4856      	ldr	r0, [pc, #344]	@ (8004a0c <main+0x28c>)
 80048b4:	f005 fb46 	bl	8009f44 <HAL_UART_Transmit>
 80048b8:	e011      	b.n	80048de <main+0x15e>
  } else {
    sprintf(uart_buffer, "Found %d I2C devices in total.\r\n", i2c_devices_found);
 80048ba:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80048be:	461a      	mov	r2, r3
 80048c0:	4958      	ldr	r1, [pc, #352]	@ (8004a24 <main+0x2a4>)
 80048c2:	4851      	ldr	r0, [pc, #324]	@ (8004a08 <main+0x288>)
 80048c4:	f007 fa48 	bl	800bd58 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80048c8:	484f      	ldr	r0, [pc, #316]	@ (8004a08 <main+0x288>)
 80048ca:	f7fb fcf1 	bl	80002b0 <strlen>
 80048ce:	4603      	mov	r3, r0
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	f04f 33ff 	mov.w	r3, #4294967295
 80048d6:	494c      	ldr	r1, [pc, #304]	@ (8004a08 <main+0x288>)
 80048d8:	484c      	ldr	r0, [pc, #304]	@ (8004a0c <main+0x28c>)
 80048da:	f005 fb33 	bl	8009f44 <HAL_UART_Transmit>
  }

  // Initialize LSM6DSO
  sprintf(uart_buffer, "Initializing LSM6DSO...\r\n");
 80048de:	4952      	ldr	r1, [pc, #328]	@ (8004a28 <main+0x2a8>)
 80048e0:	4849      	ldr	r0, [pc, #292]	@ (8004a08 <main+0x288>)
 80048e2:	f007 fa39 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80048e6:	4848      	ldr	r0, [pc, #288]	@ (8004a08 <main+0x288>)
 80048e8:	f7fb fce2 	bl	80002b0 <strlen>
 80048ec:	4603      	mov	r3, r0
 80048ee:	b29a      	uxth	r2, r3
 80048f0:	f04f 33ff 	mov.w	r3, #4294967295
 80048f4:	4944      	ldr	r1, [pc, #272]	@ (8004a08 <main+0x288>)
 80048f6:	4845      	ldr	r0, [pc, #276]	@ (8004a0c <main+0x28c>)
 80048f8:	f005 fb24 	bl	8009f44 <HAL_UART_Transmit>

  dev_ctx.write_reg = platform_write;
 80048fc:	4b4b      	ldr	r3, [pc, #300]	@ (8004a2c <main+0x2ac>)
 80048fe:	4a4c      	ldr	r2, [pc, #304]	@ (8004a30 <main+0x2b0>)
 8004900:	601a      	str	r2, [r3, #0]
  dev_ctx.read_reg = platform_read;
 8004902:	4b4a      	ldr	r3, [pc, #296]	@ (8004a2c <main+0x2ac>)
 8004904:	4a4b      	ldr	r2, [pc, #300]	@ (8004a34 <main+0x2b4>)
 8004906:	605a      	str	r2, [r3, #4]
  dev_ctx.handle = &hi2c1;
 8004908:	4b48      	ldr	r3, [pc, #288]	@ (8004a2c <main+0x2ac>)
 800490a:	4a42      	ldr	r2, [pc, #264]	@ (8004a14 <main+0x294>)
 800490c:	60da      	str	r2, [r3, #12]

  // Check device ID
  lsm6dso_device_id_get(&dev_ctx, &whoamI_lsm);
 800490e:	494a      	ldr	r1, [pc, #296]	@ (8004a38 <main+0x2b8>)
 8004910:	4846      	ldr	r0, [pc, #280]	@ (8004a2c <main+0x2ac>)
 8004912:	f7ff fcf8 	bl	8004306 <lsm6dso_device_id_get>
  if (whoamI_lsm == LSM6DSO_WHO_AM_I) {
 8004916:	4b48      	ldr	r3, [pc, #288]	@ (8004a38 <main+0x2b8>)
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	2b0f      	cmp	r3, #15
 800491c:	d112      	bne.n	8004944 <main+0x1c4>
    sprintf(uart_buffer, "LSM6DSO WHO_AM_I is OK: 0x%02X\r\n", whoamI_lsm);
 800491e:	4b46      	ldr	r3, [pc, #280]	@ (8004a38 <main+0x2b8>)
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	461a      	mov	r2, r3
 8004924:	4945      	ldr	r1, [pc, #276]	@ (8004a3c <main+0x2bc>)
 8004926:	4838      	ldr	r0, [pc, #224]	@ (8004a08 <main+0x288>)
 8004928:	f007 fa16 	bl	800bd58 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 800492c:	4836      	ldr	r0, [pc, #216]	@ (8004a08 <main+0x288>)
 800492e:	f7fb fcbf 	bl	80002b0 <strlen>
 8004932:	4603      	mov	r3, r0
 8004934:	b29a      	uxth	r2, r3
 8004936:	f04f 33ff 	mov.w	r3, #4294967295
 800493a:	4933      	ldr	r1, [pc, #204]	@ (8004a08 <main+0x288>)
 800493c:	4833      	ldr	r0, [pc, #204]	@ (8004a0c <main+0x28c>)
 800493e:	f005 fb01 	bl	8009f44 <HAL_UART_Transmit>
 8004942:	e011      	b.n	8004968 <main+0x1e8>
  } else {
    sprintf(uart_buffer, "LSM6DSO WHO_AM_I FAILED! Expected 0x%02X, got 0x%02X\r\n", LSM6DSO_WHO_AM_I, whoamI_lsm);
 8004944:	4b3c      	ldr	r3, [pc, #240]	@ (8004a38 <main+0x2b8>)
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	220f      	movs	r2, #15
 800494a:	493d      	ldr	r1, [pc, #244]	@ (8004a40 <main+0x2c0>)
 800494c:	482e      	ldr	r0, [pc, #184]	@ (8004a08 <main+0x288>)
 800494e:	f007 fa03 	bl	800bd58 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004952:	482d      	ldr	r0, [pc, #180]	@ (8004a08 <main+0x288>)
 8004954:	f7fb fcac 	bl	80002b0 <strlen>
 8004958:	4603      	mov	r3, r0
 800495a:	b29a      	uxth	r2, r3
 800495c:	f04f 33ff 	mov.w	r3, #4294967295
 8004960:	4929      	ldr	r1, [pc, #164]	@ (8004a08 <main+0x288>)
 8004962:	482a      	ldr	r0, [pc, #168]	@ (8004a0c <main+0x28c>)
 8004964:	f005 faee 	bl	8009f44 <HAL_UART_Transmit>
    // Error_Handler(); // Decide if this is fatal
  }

  // Restore default configuration
  lsm6dso_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8004968:	2101      	movs	r1, #1
 800496a:	4830      	ldr	r0, [pc, #192]	@ (8004a2c <main+0x2ac>)
 800496c:	f7ff fcdc 	bl	8004328 <lsm6dso_reset_set>
  do {
    lsm6dso_reset_get(&dev_ctx, &rst_lsm);
 8004970:	4934      	ldr	r1, [pc, #208]	@ (8004a44 <main+0x2c4>)
 8004972:	482e      	ldr	r0, [pc, #184]	@ (8004a2c <main+0x2ac>)
 8004974:	f7ff fcfe 	bl	8004374 <lsm6dso_reset_get>
  } while (rst_lsm);
 8004978:	4b32      	ldr	r3, [pc, #200]	@ (8004a44 <main+0x2c4>)
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d1f7      	bne.n	8004970 <main+0x1f0>

  // Enable Block Data Update
  lsm6dso_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 8004980:	2101      	movs	r1, #1
 8004982:	482a      	ldr	r0, [pc, #168]	@ (8004a2c <main+0x2ac>)
 8004984:	f7ff fbd2 	bl	800412c <lsm6dso_block_data_update_set>

  // Set Output Data Rate for Accelerometer and Gyroscope
  lsm6dso_xl_data_rate_set(&dev_ctx, LSM6DSO_XL_ODR_104Hz); // 104 Hz ODR for Accelerometer
 8004988:	2104      	movs	r1, #4
 800498a:	4828      	ldr	r0, [pc, #160]	@ (8004a2c <main+0x2ac>)
 800498c:	f7ff f9b4 	bl	8003cf8 <lsm6dso_xl_data_rate_set>
  lsm6dso_gy_data_rate_set(&dev_ctx, LSM6DSO_GY_ODR_104Hz); // 104 Hz ODR for Gyroscope
 8004990:	2104      	movs	r1, #4
 8004992:	4826      	ldr	r0, [pc, #152]	@ (8004a2c <main+0x2ac>)
 8004994:	f7ff fad0 	bl	8003f38 <lsm6dso_gy_data_rate_set>

  // Set Full Scale for Accelerometer and Gyroscope
  lsm6dso_xl_full_scale_set(&dev_ctx, LSM6DSO_16g);    // +/- 16g Full Scale for Accelerometer
 8004998:	2101      	movs	r1, #1
 800499a:	4824      	ldr	r0, [pc, #144]	@ (8004a2c <main+0x2ac>)
 800499c:	f7ff f985 	bl	8003caa <lsm6dso_xl_full_scale_set>
  lsm6dso_gy_full_scale_set(&dev_ctx, LSM6DSO_2000dps); // +/- 2000 dps Full Scale for Gyroscope
 80049a0:	2106      	movs	r1, #6
 80049a2:	4822      	ldr	r0, [pc, #136]	@ (8004a2c <main+0x2ac>)
 80049a4:	f7ff faa2 	bl	8003eec <lsm6dso_gy_full_scale_set>

  // Make sure xl_fs_mode is set to 0 to ensure 16g works correctly
  uint8_t ctrl8_xl_val = 0;
 80049a8:	2300      	movs	r3, #0
 80049aa:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
  lsm6dso_read_reg(&dev_ctx, LSM6DSO_CTRL8_XL, &ctrl8_xl_val, 1);
 80049ae:	f107 02b6 	add.w	r2, r7, #182	@ 0xb6
 80049b2:	2301      	movs	r3, #1
 80049b4:	2117      	movs	r1, #23
 80049b6:	481d      	ldr	r0, [pc, #116]	@ (8004a2c <main+0x2ac>)
 80049b8:	f7ff f947 	bl	8003c4a <lsm6dso_read_reg>
  // Clear the xl_fs_mode bit (bit 1) to ensure proper 16g operation
  ctrl8_xl_val &= ~(1 << 1);
 80049bc:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80049c0:	f023 0302 	bic.w	r3, r3, #2
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
  lsm6dso_write_reg(&dev_ctx, LSM6DSO_CTRL8_XL, &ctrl8_xl_val, 1);
 80049ca:	f107 02b6 	add.w	r2, r7, #182	@ 0xb6
 80049ce:	2301      	movs	r3, #1
 80049d0:	2117      	movs	r1, #23
 80049d2:	4816      	ldr	r0, [pc, #88]	@ (8004a2c <main+0x2ac>)
 80049d4:	f7ff f951 	bl	8003c7a <lsm6dso_write_reg>
  
  // ---- START DEBUG: Read back CTRL1_XL and CTRL8_XL ----
  uint8_t ctrl1_xl_val = 0;
 80049d8:	2300      	movs	r3, #0
 80049da:	f887 30b5 	strb.w	r3, [r7, #181]	@ 0xb5
  if (lsm6dso_read_reg(&dev_ctx, LSM6DSO_CTRL1_XL, &ctrl1_xl_val, 1) == 0) {
 80049de:	f107 02b5 	add.w	r2, r7, #181	@ 0xb5
 80049e2:	2301      	movs	r3, #1
 80049e4:	2110      	movs	r1, #16
 80049e6:	4811      	ldr	r0, [pc, #68]	@ (8004a2c <main+0x2ac>)
 80049e8:	f7ff f92f 	bl	8003c4a <lsm6dso_read_reg>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d12c      	bne.n	8004a4c <main+0x2cc>
    sprintf(uart_buffer, "LSM6DSO CTRL1_XL after set: 0x%02X\r\n", ctrl1_xl_val);
 80049f2:	f897 30b5 	ldrb.w	r3, [r7, #181]	@ 0xb5
 80049f6:	461a      	mov	r2, r3
 80049f8:	4913      	ldr	r1, [pc, #76]	@ (8004a48 <main+0x2c8>)
 80049fa:	4803      	ldr	r0, [pc, #12]	@ (8004a08 <main+0x288>)
 80049fc:	f007 f9ac 	bl	800bd58 <siprintf>
 8004a00:	e028      	b.n	8004a54 <main+0x2d4>
 8004a02:	bf00      	nop
 8004a04:	0801067c 	.word	0x0801067c
 8004a08:	20000c58 	.word	0x20000c58
 8004a0c:	2000048c 	.word	0x2000048c
 8004a10:	0801069c 	.word	0x0801069c
 8004a14:	20000438 	.word	0x20000438
 8004a18:	080106c0 	.word	0x080106c0
 8004a1c:	080106e8 	.word	0x080106e8
 8004a20:	08010710 	.word	0x08010710
 8004a24:	08010740 	.word	0x08010740
 8004a28:	08010764 	.word	0x08010764
 8004a2c:	200009f4 	.word	0x200009f4
 8004a30:	08004479 	.word	0x08004479
 8004a34:	080044bf 	.word	0x080044bf
 8004a38:	20000dae 	.word	0x20000dae
 8004a3c:	08010780 	.word	0x08010780
 8004a40:	080107a4 	.word	0x080107a4
 8004a44:	20000daf 	.word	0x20000daf
 8004a48:	080107dc 	.word	0x080107dc
  } else {
    sprintf(uart_buffer, "LSM6DSO Failed to read CTRL1_XL\r\n");
 8004a4c:	4932      	ldr	r1, [pc, #200]	@ (8004b18 <main+0x398>)
 8004a4e:	4833      	ldr	r0, [pc, #204]	@ (8004b1c <main+0x39c>)
 8004a50:	f007 f982 	bl	800bd58 <siprintf>
  }
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004a54:	4831      	ldr	r0, [pc, #196]	@ (8004b1c <main+0x39c>)
 8004a56:	f7fb fc2b 	bl	80002b0 <strlen>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	b29a      	uxth	r2, r3
 8004a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a62:	492e      	ldr	r1, [pc, #184]	@ (8004b1c <main+0x39c>)
 8004a64:	482e      	ldr	r0, [pc, #184]	@ (8004b20 <main+0x3a0>)
 8004a66:	f005 fa6d 	bl	8009f44 <HAL_UART_Transmit>
  
  lsm6dso_read_reg(&dev_ctx, LSM6DSO_CTRL8_XL, &ctrl8_xl_val, 1);
 8004a6a:	f107 02b6 	add.w	r2, r7, #182	@ 0xb6
 8004a6e:	2301      	movs	r3, #1
 8004a70:	2117      	movs	r1, #23
 8004a72:	482c      	ldr	r0, [pc, #176]	@ (8004b24 <main+0x3a4>)
 8004a74:	f7ff f8e9 	bl	8003c4a <lsm6dso_read_reg>
  sprintf(uart_buffer, "LSM6DSO CTRL8_XL after set: 0x%02X\r\n", ctrl8_xl_val);
 8004a78:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	492a      	ldr	r1, [pc, #168]	@ (8004b28 <main+0x3a8>)
 8004a80:	4826      	ldr	r0, [pc, #152]	@ (8004b1c <main+0x39c>)
 8004a82:	f007 f969 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004a86:	4825      	ldr	r0, [pc, #148]	@ (8004b1c <main+0x39c>)
 8004a88:	f7fb fc12 	bl	80002b0 <strlen>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	f04f 33ff 	mov.w	r3, #4294967295
 8004a94:	4921      	ldr	r1, [pc, #132]	@ (8004b1c <main+0x39c>)
 8004a96:	4822      	ldr	r0, [pc, #136]	@ (8004b20 <main+0x3a0>)
 8004a98:	f005 fa54 	bl	8009f44 <HAL_UART_Transmit>
  // ---- END DEBUG ----

  sprintf(uart_buffer, "LSM6DSO Initialized and Configured (XL:104Hz/16g, GY:104Hz/2000dps).\r\n");
 8004a9c:	4923      	ldr	r1, [pc, #140]	@ (8004b2c <main+0x3ac>)
 8004a9e:	481f      	ldr	r0, [pc, #124]	@ (8004b1c <main+0x39c>)
 8004aa0:	f007 f95a 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004aa4:	481d      	ldr	r0, [pc, #116]	@ (8004b1c <main+0x39c>)
 8004aa6:	f7fb fc03 	bl	80002b0 <strlen>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	b29a      	uxth	r2, r3
 8004aae:	f04f 33ff 	mov.w	r3, #4294967295
 8004ab2:	491a      	ldr	r1, [pc, #104]	@ (8004b1c <main+0x39c>)
 8004ab4:	481a      	ldr	r0, [pc, #104]	@ (8004b20 <main+0x3a0>)
 8004ab6:	f005 fa45 	bl	8009f44 <HAL_UART_Transmit>

  // Calibrate LSM6DSO Accelerometer and Gyroscope
  sprintf(uart_buffer, "Starting LSM6DSO calibration... Keep device still and flat for a few seconds.\r\n");
 8004aba:	491d      	ldr	r1, [pc, #116]	@ (8004b30 <main+0x3b0>)
 8004abc:	4817      	ldr	r0, [pc, #92]	@ (8004b1c <main+0x39c>)
 8004abe:	f007 f94b 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004ac2:	4816      	ldr	r0, [pc, #88]	@ (8004b1c <main+0x39c>)
 8004ac4:	f7fb fbf4 	bl	80002b0 <strlen>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	b29a      	uxth	r2, r3
 8004acc:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad0:	4912      	ldr	r1, [pc, #72]	@ (8004b1c <main+0x39c>)
 8004ad2:	4813      	ldr	r0, [pc, #76]	@ (8004b20 <main+0x3a0>)
 8004ad4:	f005 fa36 	bl	8009f44 <HAL_UART_Transmit>

  const int lsm6dso_cal_samples = 100;
 8004ad8:	2364      	movs	r3, #100	@ 0x64
 8004ada:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
  float temp_accel_sum_mg[3] = {0.0f, 0.0f, 0.0f};
 8004ade:	f04f 0300 	mov.w	r3, #0
 8004ae2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ae6:	f04f 0300 	mov.w	r3, #0
 8004aea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004aee:	f04f 0300 	mov.w	r3, #0
 8004af2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  float temp_gyro_sum_mdps[3] = {0.0f, 0.0f, 0.0f};
 8004af6:	f04f 0300 	mov.w	r3, #0
 8004afa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004afe:	f04f 0300 	mov.w	r3, #0
 8004b02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b06:	f04f 0300 	mov.w	r3, #0
 8004b0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  int16_t raw_acc[3], raw_gyro[3];

  for (int i = 0; i < lsm6dso_cal_samples; i++) {
 8004b0e:	2300      	movs	r3, #0
 8004b10:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8004b14:	e082      	b.n	8004c1c <main+0x49c>
 8004b16:	bf00      	nop
 8004b18:	08010804 	.word	0x08010804
 8004b1c:	20000c58 	.word	0x20000c58
 8004b20:	2000048c 	.word	0x2000048c
 8004b24:	200009f4 	.word	0x200009f4
 8004b28:	08010828 	.word	0x08010828
 8004b2c:	08010850 	.word	0x08010850
 8004b30:	08010898 	.word	0x08010898
    uint8_t reg_lsm_cal;
    do {
        lsm6dso_status_reg_get(&dev_ctx, &reg_lsm_cal);
 8004b34:	f107 037b 	add.w	r3, r7, #123	@ 0x7b
 8004b38:	4619      	mov	r1, r3
 8004b3a:	48c4      	ldr	r0, [pc, #784]	@ (8004e4c <main+0x6cc>)
 8004b3c:	f7ff fb1c 	bl	8004178 <lsm6dso_status_reg_get>
    } while (!((reg_lsm_cal & 0x01) && (reg_lsm_cal & 0x02))); // Wait for both Accel (XLDA) and Gyro (GDA) data ready
 8004b40:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8004b44:	f003 0301 	and.w	r3, r3, #1
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d0f3      	beq.n	8004b34 <main+0x3b4>
 8004b4c:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d0ed      	beq.n	8004b34 <main+0x3b4>

    lsm6dso_acceleration_raw_get(&dev_ctx, raw_acc);
 8004b58:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	48bb      	ldr	r0, [pc, #748]	@ (8004e4c <main+0x6cc>)
 8004b60:	f7ff fb63 	bl	800422a <lsm6dso_acceleration_raw_get>
    temp_accel_sum_mg[0] += lsm6dso_from_fs16g_to_mg(raw_acc[0]);
 8004b64:	f9b7 3094 	ldrsh.w	r3, [r7, #148]	@ 0x94
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7ff fdd5 	bl	8004718 <lsm6dso_from_fs16g_to_mg>
 8004b6e:	eeb0 7a40 	vmov.f32	s14, s0
 8004b72:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8004b76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b7a:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
    temp_accel_sum_mg[1] += lsm6dso_from_fs16g_to_mg(raw_acc[1]);
 8004b7e:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8004b82:	4618      	mov	r0, r3
 8004b84:	f7ff fdc8 	bl	8004718 <lsm6dso_from_fs16g_to_mg>
 8004b88:	eeb0 7a40 	vmov.f32	s14, s0
 8004b8c:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8004b90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b94:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
    temp_accel_sum_mg[2] += lsm6dso_from_fs16g_to_mg(raw_acc[2]);
 8004b98:	f9b7 3098 	ldrsh.w	r3, [r7, #152]	@ 0x98
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f7ff fdbb 	bl	8004718 <lsm6dso_from_fs16g_to_mg>
 8004ba2:	eeb0 7a40 	vmov.f32	s14, s0
 8004ba6:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8004baa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bae:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0

    lsm6dso_angular_rate_raw_get(&dev_ctx, raw_gyro);
 8004bb2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	48a4      	ldr	r0, [pc, #656]	@ (8004e4c <main+0x6cc>)
 8004bba:	f7ff faee 	bl	800419a <lsm6dso_angular_rate_raw_get>
    temp_gyro_sum_mdps[0] += lsm6dso_from_fs2000dps_to_mdps(raw_gyro[0]);
 8004bbe:	f9b7 308c 	ldrsh.w	r3, [r7, #140]	@ 0x8c
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7ff fdc2 	bl	800474c <lsm6dso_from_fs2000dps_to_mdps>
 8004bc8:	eeb0 7a40 	vmov.f32	s14, s0
 8004bcc:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8004bd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bd4:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
    temp_gyro_sum_mdps[1] += lsm6dso_from_fs2000dps_to_mdps(raw_gyro[1]);
 8004bd8:	f9b7 308e 	ldrsh.w	r3, [r7, #142]	@ 0x8e
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7ff fdb5 	bl	800474c <lsm6dso_from_fs2000dps_to_mdps>
 8004be2:	eeb0 7a40 	vmov.f32	s14, s0
 8004be6:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8004bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bee:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
    temp_gyro_sum_mdps[2] += lsm6dso_from_fs2000dps_to_mdps(raw_gyro[2]);
 8004bf2:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7ff fda8 	bl	800474c <lsm6dso_from_fs2000dps_to_mdps>
 8004bfc:	eeb0 7a40 	vmov.f32	s14, s0
 8004c00:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8004c04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c08:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4

    HAL_Delay(10); // Delay between samples (LSM6DSO ODR is ~104Hz, so new data every ~9.6ms)
 8004c0c:	200a      	movs	r0, #10
 8004c0e:	f002 f8b5 	bl	8006d7c <HAL_Delay>
  for (int i = 0; i < lsm6dso_cal_samples; i++) {
 8004c12:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004c16:	3301      	adds	r3, #1
 8004c18:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8004c1c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8004c20:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004c24:	429a      	cmp	r2, r3
 8004c26:	db85      	blt.n	8004b34 <main+0x3b4>
  }

  lsm6dso_accel_offset_mg[0] = temp_accel_sum_mg[0] / lsm6dso_cal_samples;
 8004c28:	edd7 6a2a 	vldr	s13, [r7, #168]	@ 0xa8
 8004c2c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004c30:	ee07 3a90 	vmov	s15, r3
 8004c34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c3c:	4b84      	ldr	r3, [pc, #528]	@ (8004e50 <main+0x6d0>)
 8004c3e:	edc3 7a00 	vstr	s15, [r3]
  lsm6dso_accel_offset_mg[1] = temp_accel_sum_mg[1] / lsm6dso_cal_samples;
 8004c42:	edd7 6a2b 	vldr	s13, [r7, #172]	@ 0xac
 8004c46:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004c4a:	ee07 3a90 	vmov	s15, r3
 8004c4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c56:	4b7e      	ldr	r3, [pc, #504]	@ (8004e50 <main+0x6d0>)
 8004c58:	edc3 7a01 	vstr	s15, [r3, #4]
  lsm6dso_accel_offset_mg[2] = (temp_accel_sum_mg[2] / lsm6dso_cal_samples) - 1000.0f; // Assuming Z-axis is UP, expecting +1g (1000mg)
 8004c5c:	edd7 6a2c 	vldr	s13, [r7, #176]	@ 0xb0
 8004c60:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004c64:	ee07 3a90 	vmov	s15, r3
 8004c68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c70:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8004e54 <main+0x6d4>
 8004c74:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004c78:	4b75      	ldr	r3, [pc, #468]	@ (8004e50 <main+0x6d0>)
 8004c7a:	edc3 7a02 	vstr	s15, [r3, #8]

  lsm6dso_gyro_offset_mdps[0] = temp_gyro_sum_mdps[0] / lsm6dso_cal_samples;
 8004c7e:	edd7 6a27 	vldr	s13, [r7, #156]	@ 0x9c
 8004c82:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004c86:	ee07 3a90 	vmov	s15, r3
 8004c8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c92:	4b71      	ldr	r3, [pc, #452]	@ (8004e58 <main+0x6d8>)
 8004c94:	edc3 7a00 	vstr	s15, [r3]
  lsm6dso_gyro_offset_mdps[1] = temp_gyro_sum_mdps[1] / lsm6dso_cal_samples;
 8004c98:	edd7 6a28 	vldr	s13, [r7, #160]	@ 0xa0
 8004c9c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004ca0:	ee07 3a90 	vmov	s15, r3
 8004ca4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ca8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cac:	4b6a      	ldr	r3, [pc, #424]	@ (8004e58 <main+0x6d8>)
 8004cae:	edc3 7a01 	vstr	s15, [r3, #4]
  lsm6dso_gyro_offset_mdps[2] = temp_gyro_sum_mdps[2] / lsm6dso_cal_samples;
 8004cb2:	edd7 6a29 	vldr	s13, [r7, #164]	@ 0xa4
 8004cb6:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004cba:	ee07 3a90 	vmov	s15, r3
 8004cbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004cc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cc6:	4b64      	ldr	r3, [pc, #400]	@ (8004e58 <main+0x6d8>)
 8004cc8:	edc3 7a02 	vstr	s15, [r3, #8]

  sprintf(uart_buffer, "LSM6DSO Calibration Complete.\r\n");
 8004ccc:	4963      	ldr	r1, [pc, #396]	@ (8004e5c <main+0x6dc>)
 8004cce:	4864      	ldr	r0, [pc, #400]	@ (8004e60 <main+0x6e0>)
 8004cd0:	f007 f842 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004cd4:	4862      	ldr	r0, [pc, #392]	@ (8004e60 <main+0x6e0>)
 8004cd6:	f7fb faeb 	bl	80002b0 <strlen>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	b29a      	uxth	r2, r3
 8004cde:	f04f 33ff 	mov.w	r3, #4294967295
 8004ce2:	495f      	ldr	r1, [pc, #380]	@ (8004e60 <main+0x6e0>)
 8004ce4:	485f      	ldr	r0, [pc, #380]	@ (8004e64 <main+0x6e4>)
 8004ce6:	f005 f92d 	bl	8009f44 <HAL_UART_Transmit>
  sprintf(uart_buffer, "  Accel Offsets (mg): X: %.2f, Y: %.2f, Z: %.2f\r\n", 
          lsm6dso_accel_offset_mg[0], lsm6dso_accel_offset_mg[1], lsm6dso_accel_offset_mg[2]);
 8004cea:	4b59      	ldr	r3, [pc, #356]	@ (8004e50 <main+0x6d0>)
 8004cec:	681b      	ldr	r3, [r3, #0]
  sprintf(uart_buffer, "  Accel Offsets (mg): X: %.2f, Y: %.2f, Z: %.2f\r\n", 
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7fb fc4a 	bl	8000588 <__aeabi_f2d>
 8004cf4:	4680      	mov	r8, r0
 8004cf6:	4689      	mov	r9, r1
          lsm6dso_accel_offset_mg[0], lsm6dso_accel_offset_mg[1], lsm6dso_accel_offset_mg[2]);
 8004cf8:	4b55      	ldr	r3, [pc, #340]	@ (8004e50 <main+0x6d0>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
  sprintf(uart_buffer, "  Accel Offsets (mg): X: %.2f, Y: %.2f, Z: %.2f\r\n", 
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f7fb fc43 	bl	8000588 <__aeabi_f2d>
 8004d02:	4604      	mov	r4, r0
 8004d04:	460d      	mov	r5, r1
          lsm6dso_accel_offset_mg[0], lsm6dso_accel_offset_mg[1], lsm6dso_accel_offset_mg[2]);
 8004d06:	4b52      	ldr	r3, [pc, #328]	@ (8004e50 <main+0x6d0>)
 8004d08:	689b      	ldr	r3, [r3, #8]
  sprintf(uart_buffer, "  Accel Offsets (mg): X: %.2f, Y: %.2f, Z: %.2f\r\n", 
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f7fb fc3c 	bl	8000588 <__aeabi_f2d>
 8004d10:	4602      	mov	r2, r0
 8004d12:	460b      	mov	r3, r1
 8004d14:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004d18:	e9cd 4500 	strd	r4, r5, [sp]
 8004d1c:	4642      	mov	r2, r8
 8004d1e:	464b      	mov	r3, r9
 8004d20:	4951      	ldr	r1, [pc, #324]	@ (8004e68 <main+0x6e8>)
 8004d22:	484f      	ldr	r0, [pc, #316]	@ (8004e60 <main+0x6e0>)
 8004d24:	f007 f818 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004d28:	484d      	ldr	r0, [pc, #308]	@ (8004e60 <main+0x6e0>)
 8004d2a:	f7fb fac1 	bl	80002b0 <strlen>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	b29a      	uxth	r2, r3
 8004d32:	f04f 33ff 	mov.w	r3, #4294967295
 8004d36:	494a      	ldr	r1, [pc, #296]	@ (8004e60 <main+0x6e0>)
 8004d38:	484a      	ldr	r0, [pc, #296]	@ (8004e64 <main+0x6e4>)
 8004d3a:	f005 f903 	bl	8009f44 <HAL_UART_Transmit>
  sprintf(uart_buffer, "  Gyro Offsets (mdps): X: %.2f, Y: %.2f, Z: %.2f\r\n", 
          lsm6dso_gyro_offset_mdps[0], lsm6dso_gyro_offset_mdps[1], lsm6dso_gyro_offset_mdps[2]);
 8004d3e:	4b46      	ldr	r3, [pc, #280]	@ (8004e58 <main+0x6d8>)
 8004d40:	681b      	ldr	r3, [r3, #0]
  sprintf(uart_buffer, "  Gyro Offsets (mdps): X: %.2f, Y: %.2f, Z: %.2f\r\n", 
 8004d42:	4618      	mov	r0, r3
 8004d44:	f7fb fc20 	bl	8000588 <__aeabi_f2d>
 8004d48:	4680      	mov	r8, r0
 8004d4a:	4689      	mov	r9, r1
          lsm6dso_gyro_offset_mdps[0], lsm6dso_gyro_offset_mdps[1], lsm6dso_gyro_offset_mdps[2]);
 8004d4c:	4b42      	ldr	r3, [pc, #264]	@ (8004e58 <main+0x6d8>)
 8004d4e:	685b      	ldr	r3, [r3, #4]
  sprintf(uart_buffer, "  Gyro Offsets (mdps): X: %.2f, Y: %.2f, Z: %.2f\r\n", 
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7fb fc19 	bl	8000588 <__aeabi_f2d>
 8004d56:	4604      	mov	r4, r0
 8004d58:	460d      	mov	r5, r1
          lsm6dso_gyro_offset_mdps[0], lsm6dso_gyro_offset_mdps[1], lsm6dso_gyro_offset_mdps[2]);
 8004d5a:	4b3f      	ldr	r3, [pc, #252]	@ (8004e58 <main+0x6d8>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
  sprintf(uart_buffer, "  Gyro Offsets (mdps): X: %.2f, Y: %.2f, Z: %.2f\r\n", 
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7fb fc12 	bl	8000588 <__aeabi_f2d>
 8004d64:	4602      	mov	r2, r0
 8004d66:	460b      	mov	r3, r1
 8004d68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004d6c:	e9cd 4500 	strd	r4, r5, [sp]
 8004d70:	4642      	mov	r2, r8
 8004d72:	464b      	mov	r3, r9
 8004d74:	493d      	ldr	r1, [pc, #244]	@ (8004e6c <main+0x6ec>)
 8004d76:	483a      	ldr	r0, [pc, #232]	@ (8004e60 <main+0x6e0>)
 8004d78:	f006 ffee 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004d7c:	4838      	ldr	r0, [pc, #224]	@ (8004e60 <main+0x6e0>)
 8004d7e:	f7fb fa97 	bl	80002b0 <strlen>
 8004d82:	4603      	mov	r3, r0
 8004d84:	b29a      	uxth	r2, r3
 8004d86:	f04f 33ff 	mov.w	r3, #4294967295
 8004d8a:	4935      	ldr	r1, [pc, #212]	@ (8004e60 <main+0x6e0>)
 8004d8c:	4835      	ldr	r0, [pc, #212]	@ (8004e64 <main+0x6e4>)
 8004d8e:	f005 f8d9 	bl	8009f44 <HAL_UART_Transmit>

  // Initialize BMP390 using the new driver
  DRIVER_BMP390_LINK_INIT(&bmp390_handle, bmp390_handle_t);
 8004d92:	f44f 7214 	mov.w	r2, #592	@ 0x250
 8004d96:	2100      	movs	r1, #0
 8004d98:	4835      	ldr	r0, [pc, #212]	@ (8004e70 <main+0x6f0>)
 8004d9a:	f007 f87f 	bl	800be9c <memset>
  DRIVER_BMP390_LINK_IIC_INIT(&bmp390_handle, bmp390_i2c_interface_init);
 8004d9e:	4b34      	ldr	r3, [pc, #208]	@ (8004e70 <main+0x6f0>)
 8004da0:	4a34      	ldr	r2, [pc, #208]	@ (8004e74 <main+0x6f4>)
 8004da2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
  DRIVER_BMP390_LINK_IIC_DEINIT(&bmp390_handle, bmp390_i2c_interface_deinit);
 8004da6:	4b32      	ldr	r3, [pc, #200]	@ (8004e70 <main+0x6f0>)
 8004da8:	4a33      	ldr	r2, [pc, #204]	@ (8004e78 <main+0x6f8>)
 8004daa:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  DRIVER_BMP390_LINK_IIC_READ(&bmp390_handle, bmp390_i2c_read);
 8004dae:	4b30      	ldr	r3, [pc, #192]	@ (8004e70 <main+0x6f0>)
 8004db0:	4a32      	ldr	r2, [pc, #200]	@ (8004e7c <main+0x6fc>)
 8004db2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
  DRIVER_BMP390_LINK_IIC_WRITE(&bmp390_handle, bmp390_i2c_write);
 8004db6:	4b2e      	ldr	r3, [pc, #184]	@ (8004e70 <main+0x6f0>)
 8004db8:	4a31      	ldr	r2, [pc, #196]	@ (8004e80 <main+0x700>)
 8004dba:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
  DRIVER_BMP390_LINK_DELAY_MS(&bmp390_handle, bmp390_delay_ms);
 8004dbe:	4b2c      	ldr	r3, [pc, #176]	@ (8004e70 <main+0x6f0>)
 8004dc0:	4a30      	ldr	r2, [pc, #192]	@ (8004e84 <main+0x704>)
 8004dc2:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228
  DRIVER_BMP390_LINK_DEBUG_PRINT(&bmp390_handle, bmp390_debug_print);
 8004dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8004e70 <main+0x6f0>)
 8004dc8:	4a2f      	ldr	r2, [pc, #188]	@ (8004e88 <main+0x708>)
 8004dca:	f8c3 222c 	str.w	r2, [r3, #556]	@ 0x22c

  // Link dummy SPI functions as well, even if not used, to satisfy driver checks
  DRIVER_BMP390_LINK_SPI_INIT(&bmp390_handle, bmp390_spi_interface_init);
 8004dce:	4b28      	ldr	r3, [pc, #160]	@ (8004e70 <main+0x6f0>)
 8004dd0:	4a2e      	ldr	r2, [pc, #184]	@ (8004e8c <main+0x70c>)
 8004dd2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  DRIVER_BMP390_LINK_SPI_DEINIT(&bmp390_handle, bmp390_spi_interface_deinit);
 8004dd6:	4b26      	ldr	r3, [pc, #152]	@ (8004e70 <main+0x6f0>)
 8004dd8:	4a2d      	ldr	r2, [pc, #180]	@ (8004e90 <main+0x710>)
 8004dda:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
  DRIVER_BMP390_LINK_SPI_READ(&bmp390_handle, bmp390_spi_read);
 8004dde:	4b24      	ldr	r3, [pc, #144]	@ (8004e70 <main+0x6f0>)
 8004de0:	4a2c      	ldr	r2, [pc, #176]	@ (8004e94 <main+0x714>)
 8004de2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
  DRIVER_BMP390_LINK_SPI_WRITE(&bmp390_handle, bmp390_spi_write);
 8004de6:	4b22      	ldr	r3, [pc, #136]	@ (8004e70 <main+0x6f0>)
 8004de8:	4a2b      	ldr	r2, [pc, #172]	@ (8004e98 <main+0x718>)
 8004dea:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220

  bmp390_set_interface(&bmp390_handle, BMP390_INTERFACE_IIC);
 8004dee:	2100      	movs	r1, #0
 8004df0:	481f      	ldr	r0, [pc, #124]	@ (8004e70 <main+0x6f0>)
 8004df2:	f7fe fad6 	bl	80033a2 <bmp390_set_interface>
  // IMPORTANT: Set the correct I2C address based on your SDO/AD0 pin connection
  bmp390_set_addr_pin(&bmp390_handle, BMP390_ADDRESS_ADO_HIGH); // Corrected: Use 0x77 as detected by scan
 8004df6:	21ee      	movs	r1, #238	@ 0xee
 8004df8:	481d      	ldr	r0, [pc, #116]	@ (8004e70 <main+0x6f0>)
 8004dfa:	f7fe fabd 	bl	8003378 <bmp390_set_addr_pin>

  sprintf(uart_buffer, "Initializing BMP390 (new driver)...\r\n");
 8004dfe:	4927      	ldr	r1, [pc, #156]	@ (8004e9c <main+0x71c>)
 8004e00:	4817      	ldr	r0, [pc, #92]	@ (8004e60 <main+0x6e0>)
 8004e02:	f006 ffa9 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004e06:	4816      	ldr	r0, [pc, #88]	@ (8004e60 <main+0x6e0>)
 8004e08:	f7fb fa52 	bl	80002b0 <strlen>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	f04f 33ff 	mov.w	r3, #4294967295
 8004e14:	4912      	ldr	r1, [pc, #72]	@ (8004e60 <main+0x6e0>)
 8004e16:	4813      	ldr	r0, [pc, #76]	@ (8004e64 <main+0x6e4>)
 8004e18:	f005 f894 	bl	8009f44 <HAL_UART_Transmit>

  if (bmp390_init(&bmp390_handle) != 0) {
 8004e1c:	4814      	ldr	r0, [pc, #80]	@ (8004e70 <main+0x6f0>)
 8004e1e:	f7fd ff5f 	bl	8002ce0 <bmp390_init>
 8004e22:	4603      	mov	r3, r0
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d03d      	beq.n	8004ea4 <main+0x724>
      sprintf(uart_buffer, "BMP390 new driver initialization FAILED!\r\n");
 8004e28:	491d      	ldr	r1, [pc, #116]	@ (8004ea0 <main+0x720>)
 8004e2a:	480d      	ldr	r0, [pc, #52]	@ (8004e60 <main+0x6e0>)
 8004e2c:	f006 ff94 	bl	800bd58 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004e30:	480b      	ldr	r0, [pc, #44]	@ (8004e60 <main+0x6e0>)
 8004e32:	f7fb fa3d 	bl	80002b0 <strlen>
 8004e36:	4603      	mov	r3, r0
 8004e38:	b29a      	uxth	r2, r3
 8004e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e3e:	4908      	ldr	r1, [pc, #32]	@ (8004e60 <main+0x6e0>)
 8004e40:	4808      	ldr	r0, [pc, #32]	@ (8004e64 <main+0x6e4>)
 8004e42:	f005 f87f 	bl	8009f44 <HAL_UART_Transmit>
      Error_Handler();
 8004e46:	f001 fbef 	bl	8006628 <Error_Handler>
 8004e4a:	e0e9      	b.n	8005020 <main+0x8a0>
 8004e4c:	200009f4 	.word	0x200009f4
 8004e50:	20000d5c 	.word	0x20000d5c
 8004e54:	447a0000 	.word	0x447a0000
 8004e58:	20000d68 	.word	0x20000d68
 8004e5c:	080108e8 	.word	0x080108e8
 8004e60:	20000c58 	.word	0x20000c58
 8004e64:	2000048c 	.word	0x2000048c
 8004e68:	08010908 	.word	0x08010908
 8004e6c:	0801093c 	.word	0x0801093c
 8004e70:	20000a08 	.word	0x20000a08
 8004e74:	08004505 	.word	0x08004505
 8004e78:	08004515 	.word	0x08004515
 8004e7c:	08004525 	.word	0x08004525
 8004e80:	08004571 	.word	0x08004571
 8004e84:	080045bd 	.word	0x080045bd
 8004e88:	0800462f 	.word	0x0800462f
 8004e8c:	080045d3 	.word	0x080045d3
 8004e90:	080045e3 	.word	0x080045e3
 8004e94:	080045f3 	.word	0x080045f3
 8004e98:	08004611 	.word	0x08004611
 8004e9c:	08010970 	.word	0x08010970
 8004ea0:	08010998 	.word	0x08010998
  } else {
      sprintf(uart_buffer, "BMP390 new driver initialized successfully!\r\n");
 8004ea4:	4994      	ldr	r1, [pc, #592]	@ (80050f8 <main+0x978>)
 8004ea6:	4895      	ldr	r0, [pc, #596]	@ (80050fc <main+0x97c>)
 8004ea8:	f006 ff56 	bl	800bd58 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004eac:	4893      	ldr	r0, [pc, #588]	@ (80050fc <main+0x97c>)
 8004eae:	f7fb f9ff 	bl	80002b0 <strlen>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8004eba:	4990      	ldr	r1, [pc, #576]	@ (80050fc <main+0x97c>)
 8004ebc:	4890      	ldr	r0, [pc, #576]	@ (8005100 <main+0x980>)
 8004ebe:	f005 f841 	bl	8009f44 <HAL_UART_Transmit>

      // Configure sensor settings
      sprintf(uart_buffer, "Configuring BMP390...\r\n");
 8004ec2:	4990      	ldr	r1, [pc, #576]	@ (8005104 <main+0x984>)
 8004ec4:	488d      	ldr	r0, [pc, #564]	@ (80050fc <main+0x97c>)
 8004ec6:	f006 ff47 	bl	800bd58 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8004eca:	488c      	ldr	r0, [pc, #560]	@ (80050fc <main+0x97c>)
 8004ecc:	f7fb f9f0 	bl	80002b0 <strlen>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	b29a      	uxth	r2, r3
 8004ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8004ed8:	4988      	ldr	r1, [pc, #544]	@ (80050fc <main+0x97c>)
 8004eda:	4889      	ldr	r0, [pc, #548]	@ (8005100 <main+0x980>)
 8004edc:	f005 f832 	bl	8009f44 <HAL_UART_Transmit>

      if (bmp390_set_pressure_oversampling(&bmp390_handle, BMP390_OVERSAMPLING_x8) != 0) {
 8004ee0:	2103      	movs	r1, #3
 8004ee2:	4889      	ldr	r0, [pc, #548]	@ (8005108 <main+0x988>)
 8004ee4:	f7fd fde4 	bl	8002ab0 <bmp390_set_pressure_oversampling>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d010      	beq.n	8004f10 <main+0x790>
          sprintf(uart_buffer, "BMP390: Failed to set pressure oversampling\r\n");
 8004eee:	4987      	ldr	r1, [pc, #540]	@ (800510c <main+0x98c>)
 8004ef0:	4882      	ldr	r0, [pc, #520]	@ (80050fc <main+0x97c>)
 8004ef2:	f006 ff31 	bl	800bd58 <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8004ef6:	4881      	ldr	r0, [pc, #516]	@ (80050fc <main+0x97c>)
 8004ef8:	f7fb f9da 	bl	80002b0 <strlen>
 8004efc:	4603      	mov	r3, r0
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	f04f 33ff 	mov.w	r3, #4294967295
 8004f04:	497d      	ldr	r1, [pc, #500]	@ (80050fc <main+0x97c>)
 8004f06:	487e      	ldr	r0, [pc, #504]	@ (8005100 <main+0x980>)
 8004f08:	f005 f81c 	bl	8009f44 <HAL_UART_Transmit>
 8004f0c:	f001 fb8c 	bl	8006628 <Error_Handler>
      }
      if (bmp390_set_temperature_oversampling(&bmp390_handle, BMP390_OVERSAMPLING_x1) != 0) {
 8004f10:	2100      	movs	r1, #0
 8004f12:	487d      	ldr	r0, [pc, #500]	@ (8005108 <main+0x988>)
 8004f14:	f7fd fe18 	bl	8002b48 <bmp390_set_temperature_oversampling>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d010      	beq.n	8004f40 <main+0x7c0>
          sprintf(uart_buffer, "BMP390: Failed to set temperature oversampling\r\n");
 8004f1e:	497c      	ldr	r1, [pc, #496]	@ (8005110 <main+0x990>)
 8004f20:	4876      	ldr	r0, [pc, #472]	@ (80050fc <main+0x97c>)
 8004f22:	f006 ff19 	bl	800bd58 <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8004f26:	4875      	ldr	r0, [pc, #468]	@ (80050fc <main+0x97c>)
 8004f28:	f7fb f9c2 	bl	80002b0 <strlen>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	b29a      	uxth	r2, r3
 8004f30:	f04f 33ff 	mov.w	r3, #4294967295
 8004f34:	4971      	ldr	r1, [pc, #452]	@ (80050fc <main+0x97c>)
 8004f36:	4872      	ldr	r0, [pc, #456]	@ (8005100 <main+0x980>)
 8004f38:	f005 f804 	bl	8009f44 <HAL_UART_Transmit>
 8004f3c:	f001 fb74 	bl	8006628 <Error_Handler>
      }
      if (bmp390_set_odr(&bmp390_handle, BMP390_ODR_25_HZ) != 0) { // Revert to 25 Hz ODR
 8004f40:	2103      	movs	r1, #3
 8004f42:	4871      	ldr	r0, [pc, #452]	@ (8005108 <main+0x988>)
 8004f44:	f7fd fe50 	bl	8002be8 <bmp390_set_odr>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d010      	beq.n	8004f70 <main+0x7f0>
          sprintf(uart_buffer, "BMP390: Failed to set ODR to 25Hz\r\n");
 8004f4e:	4971      	ldr	r1, [pc, #452]	@ (8005114 <main+0x994>)
 8004f50:	486a      	ldr	r0, [pc, #424]	@ (80050fc <main+0x97c>)
 8004f52:	f006 ff01 	bl	800bd58 <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8004f56:	4869      	ldr	r0, [pc, #420]	@ (80050fc <main+0x97c>)
 8004f58:	f7fb f9aa 	bl	80002b0 <strlen>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	f04f 33ff 	mov.w	r3, #4294967295
 8004f64:	4965      	ldr	r1, [pc, #404]	@ (80050fc <main+0x97c>)
 8004f66:	4866      	ldr	r0, [pc, #408]	@ (8005100 <main+0x980>)
 8004f68:	f004 ffec 	bl	8009f44 <HAL_UART_Transmit>
 8004f6c:	f001 fb5c 	bl	8006628 <Error_Handler>
      }
      if (bmp390_set_pressure(&bmp390_handle, BMP390_BOOL_TRUE) != 0) { // Enable pressure
 8004f70:	2101      	movs	r1, #1
 8004f72:	4865      	ldr	r0, [pc, #404]	@ (8005108 <main+0x988>)
 8004f74:	f7fd fcb0 	bl	80028d8 <bmp390_set_pressure>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d010      	beq.n	8004fa0 <main+0x820>
          sprintf(uart_buffer, "BMP390: Failed to enable pressure measurement\r\n");
 8004f7e:	4966      	ldr	r1, [pc, #408]	@ (8005118 <main+0x998>)
 8004f80:	485e      	ldr	r0, [pc, #376]	@ (80050fc <main+0x97c>)
 8004f82:	f006 fee9 	bl	800bd58 <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8004f86:	485d      	ldr	r0, [pc, #372]	@ (80050fc <main+0x97c>)
 8004f88:	f7fb f992 	bl	80002b0 <strlen>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	f04f 33ff 	mov.w	r3, #4294967295
 8004f94:	4959      	ldr	r1, [pc, #356]	@ (80050fc <main+0x97c>)
 8004f96:	485a      	ldr	r0, [pc, #360]	@ (8005100 <main+0x980>)
 8004f98:	f004 ffd4 	bl	8009f44 <HAL_UART_Transmit>
 8004f9c:	f001 fb44 	bl	8006628 <Error_Handler>
      }
      if (bmp390_set_temperature(&bmp390_handle, BMP390_BOOL_TRUE) != 0) { // Enable temperature
 8004fa0:	2101      	movs	r1, #1
 8004fa2:	4859      	ldr	r0, [pc, #356]	@ (8005108 <main+0x988>)
 8004fa4:	f7fd fce4 	bl	8002970 <bmp390_set_temperature>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d010      	beq.n	8004fd0 <main+0x850>
          sprintf(uart_buffer, "BMP390: Failed to enable temperature measurement\r\n");
 8004fae:	495b      	ldr	r1, [pc, #364]	@ (800511c <main+0x99c>)
 8004fb0:	4852      	ldr	r0, [pc, #328]	@ (80050fc <main+0x97c>)
 8004fb2:	f006 fed1 	bl	800bd58 <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8004fb6:	4851      	ldr	r0, [pc, #324]	@ (80050fc <main+0x97c>)
 8004fb8:	f7fb f97a 	bl	80002b0 <strlen>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	b29a      	uxth	r2, r3
 8004fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc4:	494d      	ldr	r1, [pc, #308]	@ (80050fc <main+0x97c>)
 8004fc6:	484e      	ldr	r0, [pc, #312]	@ (8005100 <main+0x980>)
 8004fc8:	f004 ffbc 	bl	8009f44 <HAL_UART_Transmit>
 8004fcc:	f001 fb2c 	bl	8006628 <Error_Handler>
      }
      if (bmp390_set_mode(&bmp390_handle, BMP390_MODE_NORMAL_MODE) != 0) {
 8004fd0:	2103      	movs	r1, #3
 8004fd2:	484d      	ldr	r0, [pc, #308]	@ (8005108 <main+0x988>)
 8004fd4:	f7fd fd1c 	bl	8002a10 <bmp390_set_mode>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d011      	beq.n	8005002 <main+0x882>
          sprintf(uart_buffer, "BMP390: Failed to set normal mode!\r\n");
 8004fde:	4950      	ldr	r1, [pc, #320]	@ (8005120 <main+0x9a0>)
 8004fe0:	4846      	ldr	r0, [pc, #280]	@ (80050fc <main+0x97c>)
 8004fe2:	f006 feb9 	bl	800bd58 <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY); Error_Handler();
 8004fe6:	4845      	ldr	r0, [pc, #276]	@ (80050fc <main+0x97c>)
 8004fe8:	f7fb f962 	bl	80002b0 <strlen>
 8004fec:	4603      	mov	r3, r0
 8004fee:	b29a      	uxth	r2, r3
 8004ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ff4:	4941      	ldr	r1, [pc, #260]	@ (80050fc <main+0x97c>)
 8004ff6:	4842      	ldr	r0, [pc, #264]	@ (8005100 <main+0x980>)
 8004ff8:	f004 ffa4 	bl	8009f44 <HAL_UART_Transmit>
 8004ffc:	f001 fb14 	bl	8006628 <Error_Handler>
 8005000:	e00e      	b.n	8005020 <main+0x8a0>
      } else {
          sprintf(uart_buffer, "BMP390 configured for Normal Mode (P_OSR_x8, T_OSR_x1, ODR_25Hz).\r\n");
 8005002:	4948      	ldr	r1, [pc, #288]	@ (8005124 <main+0x9a4>)
 8005004:	483d      	ldr	r0, [pc, #244]	@ (80050fc <main+0x97c>)
 8005006:	f006 fea7 	bl	800bd58 <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 800500a:	483c      	ldr	r0, [pc, #240]	@ (80050fc <main+0x97c>)
 800500c:	f7fb f950 	bl	80002b0 <strlen>
 8005010:	4603      	mov	r3, r0
 8005012:	b29a      	uxth	r2, r3
 8005014:	f04f 33ff 	mov.w	r3, #4294967295
 8005018:	4938      	ldr	r1, [pc, #224]	@ (80050fc <main+0x97c>)
 800501a:	4839      	ldr	r0, [pc, #228]	@ (8005100 <main+0x980>)
 800501c:	f004 ff92 	bl	8009f44 <HAL_UART_Transmit>
      }
  }

  HAL_Delay(200); // Wait for sensor to stabilize and take first readings after mode set
 8005020:	20c8      	movs	r0, #200	@ 0xc8
 8005022:	f001 feab 	bl	8006d7c <HAL_Delay>

  float initial_pressure_pa_sum = 0;
 8005026:	f04f 0300 	mov.w	r3, #0
 800502a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
  float initial_temperature_c_sum = 0;
 800502e:	f04f 0300 	mov.w	r3, #0
 8005032:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
  int valid_calibration_readings = 0;
 8005036:	2300      	movs	r3, #0
 8005038:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
  uint32_t cal_raw_p, cal_raw_t;
  float cal_p_pa, cal_t_c; // Pressure in Pa, Temp in Celsius

  sprintf(uart_buffer, "Calibrating BMP390 for altitude (takes a few readings)...\r\n");
 800503c:	493a      	ldr	r1, [pc, #232]	@ (8005128 <main+0x9a8>)
 800503e:	482f      	ldr	r0, [pc, #188]	@ (80050fc <main+0x97c>)
 8005040:	f006 fe8a 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8005044:	482d      	ldr	r0, [pc, #180]	@ (80050fc <main+0x97c>)
 8005046:	f7fb f933 	bl	80002b0 <strlen>
 800504a:	4603      	mov	r3, r0
 800504c:	b29a      	uxth	r2, r3
 800504e:	f04f 33ff 	mov.w	r3, #4294967295
 8005052:	492a      	ldr	r1, [pc, #168]	@ (80050fc <main+0x97c>)
 8005054:	482a      	ldr	r0, [pc, #168]	@ (8005100 <main+0x980>)
 8005056:	f004 ff75 	bl	8009f44 <HAL_UART_Transmit>

  for (int i = 0; i < 5; i++) { // Take 5 readings for averaging
 800505a:	2300      	movs	r3, #0
 800505c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8005060:	e081      	b.n	8005166 <main+0x9e6>
      if (bmp390_read_temperature_pressure(&bmp390_handle, &cal_raw_t, &cal_t_c, &cal_raw_p, &cal_p_pa) == 0) {
 8005062:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 8005066:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 800506a:	f107 0184 	add.w	r1, r7, #132	@ 0x84
 800506e:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8005072:	9300      	str	r3, [sp, #0]
 8005074:	4603      	mov	r3, r0
 8005076:	4824      	ldr	r0, [pc, #144]	@ (8005108 <main+0x988>)
 8005078:	f7fd ff6a 	bl	8002f50 <bmp390_read_temperature_pressure>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d156      	bne.n	8005130 <main+0x9b0>
          initial_pressure_pa_sum += cal_p_pa;
 8005082:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8005086:	ed97 7a51 	vldr	s14, [r7, #324]	@ 0x144
 800508a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800508e:	edc7 7a51 	vstr	s15, [r7, #324]	@ 0x144
          initial_temperature_c_sum += cal_t_c;
 8005092:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8005096:	ed97 7a50 	vldr	s14, [r7, #320]	@ 0x140
 800509a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800509e:	edc7 7a50 	vstr	s15, [r7, #320]	@ 0x140
          valid_calibration_readings++;
 80050a2:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80050a6:	3301      	adds	r3, #1
 80050a8:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
          sprintf(uart_buffer, "Calib reading %d: P=%.2f Pa, T=%.2f C\r\n", i + 1, cal_p_pa, cal_t_c);
 80050ac:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80050b0:	1c5e      	adds	r6, r3, #1
 80050b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fb fa66 	bl	8000588 <__aeabi_f2d>
 80050bc:	4604      	mov	r4, r0
 80050be:	460d      	mov	r5, r1
 80050c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7fb fa60 	bl	8000588 <__aeabi_f2d>
 80050c8:	4602      	mov	r2, r0
 80050ca:	460b      	mov	r3, r1
 80050cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050d0:	e9cd 4500 	strd	r4, r5, [sp]
 80050d4:	4632      	mov	r2, r6
 80050d6:	4915      	ldr	r1, [pc, #84]	@ (800512c <main+0x9ac>)
 80050d8:	4808      	ldr	r0, [pc, #32]	@ (80050fc <main+0x97c>)
 80050da:	f006 fe3d 	bl	800bd58 <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80050de:	4807      	ldr	r0, [pc, #28]	@ (80050fc <main+0x97c>)
 80050e0:	f7fb f8e6 	bl	80002b0 <strlen>
 80050e4:	4603      	mov	r3, r0
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	f04f 33ff 	mov.w	r3, #4294967295
 80050ec:	4903      	ldr	r1, [pc, #12]	@ (80050fc <main+0x97c>)
 80050ee:	4804      	ldr	r0, [pc, #16]	@ (8005100 <main+0x980>)
 80050f0:	f004 ff28 	bl	8009f44 <HAL_UART_Transmit>
 80050f4:	e02f      	b.n	8005156 <main+0x9d6>
 80050f6:	bf00      	nop
 80050f8:	080109c4 	.word	0x080109c4
 80050fc:	20000c58 	.word	0x20000c58
 8005100:	2000048c 	.word	0x2000048c
 8005104:	080109f4 	.word	0x080109f4
 8005108:	20000a08 	.word	0x20000a08
 800510c:	08010a0c 	.word	0x08010a0c
 8005110:	08010a3c 	.word	0x08010a3c
 8005114:	08010a70 	.word	0x08010a70
 8005118:	08010a94 	.word	0x08010a94
 800511c:	08010ac4 	.word	0x08010ac4
 8005120:	08010af8 	.word	0x08010af8
 8005124:	08010b20 	.word	0x08010b20
 8005128:	08010b64 	.word	0x08010b64
 800512c:	08010ba0 	.word	0x08010ba0
      } else {
          sprintf(uart_buffer, "Calibration reading %d failed.\r\n", i + 1);
 8005130:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005134:	3301      	adds	r3, #1
 8005136:	461a      	mov	r2, r3
 8005138:	49be      	ldr	r1, [pc, #760]	@ (8005434 <main+0xcb4>)
 800513a:	48bf      	ldr	r0, [pc, #764]	@ (8005438 <main+0xcb8>)
 800513c:	f006 fe0c 	bl	800bd58 <siprintf>
          HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8005140:	48bd      	ldr	r0, [pc, #756]	@ (8005438 <main+0xcb8>)
 8005142:	f7fb f8b5 	bl	80002b0 <strlen>
 8005146:	4603      	mov	r3, r0
 8005148:	b29a      	uxth	r2, r3
 800514a:	f04f 33ff 	mov.w	r3, #4294967295
 800514e:	49ba      	ldr	r1, [pc, #744]	@ (8005438 <main+0xcb8>)
 8005150:	48ba      	ldr	r0, [pc, #744]	@ (800543c <main+0xcbc>)
 8005152:	f004 fef7 	bl	8009f44 <HAL_UART_Transmit>
      }
      HAL_Delay(100); // Delay between readings (adjust based on ODR if necessary)
 8005156:	2064      	movs	r0, #100	@ 0x64
 8005158:	f001 fe10 	bl	8006d7c <HAL_Delay>
  for (int i = 0; i < 5; i++) { // Take 5 readings for averaging
 800515c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005160:	3301      	adds	r3, #1
 8005162:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8005166:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800516a:	2b04      	cmp	r3, #4
 800516c:	f77f af79 	ble.w	8005062 <main+0x8e2>
  }

  if (valid_calibration_readings > 0) {
 8005170:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8005174:	2b00      	cmp	r3, #0
 8005176:	dd50      	ble.n	800521a <main+0xa9a>
      float avg_initial_pressure_pa = initial_pressure_pa_sum / valid_calibration_readings;
 8005178:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800517c:	ee07 3a90 	vmov	s15, r3
 8005180:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005184:	edd7 6a51 	vldr	s13, [r7, #324]	@ 0x144
 8005188:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800518c:	edc7 7a41 	vstr	s15, [r7, #260]	@ 0x104
      float avg_initial_temperature_c = initial_temperature_c_sum / valid_calibration_readings;
 8005190:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8005194:	ee07 3a90 	vmov	s15, r3
 8005198:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800519c:	edd7 6a50 	vldr	s13, [r7, #320]	@ 0x140
 80051a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051a4:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
      float known_initial_altitude_m = 0.0f; // Assume starting at 0m altitude for calibration
 80051a8:	f04f 0300 	mov.w	r3, #0
 80051ac:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc

      calibrate_sea_level_pressure_hpa(avg_initial_pressure_pa / 100.0f, known_initial_altitude_m); // Convert Pa to hPa
 80051b0:	edd7 7a41 	vldr	s15, [r7, #260]	@ 0x104
 80051b4:	eddf 6aa2 	vldr	s13, [pc, #648]	@ 8005440 <main+0xcc0>
 80051b8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80051bc:	edd7 0a3f 	vldr	s1, [r7, #252]	@ 0xfc
 80051c0:	eeb0 0a47 	vmov.f32	s0, s14
 80051c4:	f7ff fa4a 	bl	800465c <calibrate_sea_level_pressure_hpa>

      sprintf(uart_buffer, "BMP390 Calibrated. Avg P: %.2f Pa, Avg T: %.2f C. Sea Level P: %.2f hPa\r\n",
 80051c8:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 80051cc:	f7fb f9dc 	bl	8000588 <__aeabi_f2d>
 80051d0:	4680      	mov	r8, r0
 80051d2:	4689      	mov	r9, r1
 80051d4:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 80051d8:	f7fb f9d6 	bl	8000588 <__aeabi_f2d>
 80051dc:	4604      	mov	r4, r0
 80051de:	460d      	mov	r5, r1
 80051e0:	4b98      	ldr	r3, [pc, #608]	@ (8005444 <main+0xcc4>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4618      	mov	r0, r3
 80051e6:	f7fb f9cf 	bl	8000588 <__aeabi_f2d>
 80051ea:	4602      	mov	r2, r0
 80051ec:	460b      	mov	r3, r1
 80051ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80051f2:	e9cd 4500 	strd	r4, r5, [sp]
 80051f6:	4642      	mov	r2, r8
 80051f8:	464b      	mov	r3, r9
 80051fa:	4993      	ldr	r1, [pc, #588]	@ (8005448 <main+0xcc8>)
 80051fc:	488e      	ldr	r0, [pc, #568]	@ (8005438 <main+0xcb8>)
 80051fe:	f006 fdab 	bl	800bd58 <siprintf>
              avg_initial_pressure_pa, avg_initial_temperature_c, sea_level_pressure_hpa);
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8005202:	488d      	ldr	r0, [pc, #564]	@ (8005438 <main+0xcb8>)
 8005204:	f7fb f854 	bl	80002b0 <strlen>
 8005208:	4603      	mov	r3, r0
 800520a:	b29a      	uxth	r2, r3
 800520c:	f04f 33ff 	mov.w	r3, #4294967295
 8005210:	4989      	ldr	r1, [pc, #548]	@ (8005438 <main+0xcb8>)
 8005212:	488a      	ldr	r0, [pc, #552]	@ (800543c <main+0xcbc>)
 8005214:	f004 fe96 	bl	8009f44 <HAL_UART_Transmit>
 8005218:	e011      	b.n	800523e <main+0xabe>
  } else {
      sprintf(uart_buffer, "BMP390 Calibration failed. Using default sea level pressure (1013.25 hPa).\r\n");
 800521a:	498c      	ldr	r1, [pc, #560]	@ (800544c <main+0xccc>)
 800521c:	4886      	ldr	r0, [pc, #536]	@ (8005438 <main+0xcb8>)
 800521e:	f006 fd9b 	bl	800bd58 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8005222:	4885      	ldr	r0, [pc, #532]	@ (8005438 <main+0xcb8>)
 8005224:	f7fb f844 	bl	80002b0 <strlen>
 8005228:	4603      	mov	r3, r0
 800522a:	b29a      	uxth	r2, r3
 800522c:	f04f 33ff 	mov.w	r3, #4294967295
 8005230:	4981      	ldr	r1, [pc, #516]	@ (8005438 <main+0xcb8>)
 8005232:	4882      	ldr	r0, [pc, #520]	@ (800543c <main+0xcbc>)
 8005234:	f004 fe86 	bl	8009f44 <HAL_UART_Transmit>
      sea_level_pressure_hpa = 1013.25f; // Default
 8005238:	4b82      	ldr	r3, [pc, #520]	@ (8005444 <main+0xcc4>)
 800523a:	4a85      	ldr	r2, [pc, #532]	@ (8005450 <main+0xcd0>)
 800523c:	601a      	str	r2, [r3, #0]
  }
  
  // Initialize ADXL375 high-g accelerometer
  sprintf(uart_buffer, "Initializing ADXL375 high-g accelerometer...\r\n");
 800523e:	4985      	ldr	r1, [pc, #532]	@ (8005454 <main+0xcd4>)
 8005240:	487d      	ldr	r0, [pc, #500]	@ (8005438 <main+0xcb8>)
 8005242:	f006 fd89 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8005246:	487c      	ldr	r0, [pc, #496]	@ (8005438 <main+0xcb8>)
 8005248:	f7fb f832 	bl	80002b0 <strlen>
 800524c:	4603      	mov	r3, r0
 800524e:	b29a      	uxth	r2, r3
 8005250:	f04f 33ff 	mov.w	r3, #4294967295
 8005254:	4978      	ldr	r1, [pc, #480]	@ (8005438 <main+0xcb8>)
 8005256:	4879      	ldr	r0, [pc, #484]	@ (800543c <main+0xcbc>)
 8005258:	f004 fe74 	bl	8009f44 <HAL_UART_Transmit>
  
  adxl375_init();
 800525c:	f7fc fb16 	bl	800188c <adxl375_init>
  
  uint8_t adxl_id = adxl375_read(ADXL375_REG_DEVID);
 8005260:	2000      	movs	r0, #0
 8005262:	f7fc fab5 	bl	80017d0 <adxl375_read>
 8005266:	4603      	mov	r3, r0
 8005268:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
  if (adxl_id == 0xE5) {
 800526c:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 8005270:	2be5      	cmp	r3, #229	@ 0xe5
 8005272:	d154      	bne.n	800531e <main+0xb9e>
      sprintf(uart_buffer, "ADXL375 initialized successfully. DEVID: 0x%02X (expected 0xE5)\r\n", adxl_id);
 8005274:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 8005278:	461a      	mov	r2, r3
 800527a:	4977      	ldr	r1, [pc, #476]	@ (8005458 <main+0xcd8>)
 800527c:	486e      	ldr	r0, [pc, #440]	@ (8005438 <main+0xcb8>)
 800527e:	f006 fd6b 	bl	800bd58 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8005282:	486d      	ldr	r0, [pc, #436]	@ (8005438 <main+0xcb8>)
 8005284:	f7fb f814 	bl	80002b0 <strlen>
 8005288:	4603      	mov	r3, r0
 800528a:	b29a      	uxth	r2, r3
 800528c:	f04f 33ff 	mov.w	r3, #4294967295
 8005290:	4969      	ldr	r1, [pc, #420]	@ (8005438 <main+0xcb8>)
 8005292:	486a      	ldr	r0, [pc, #424]	@ (800543c <main+0xcbc>)
 8005294:	f004 fe56 	bl	8009f44 <HAL_UART_Transmit>
      
      // Calibrate ADXL375 - assume device is positioned so Z reads 1G, X/Y read 0G
      sprintf(uart_buffer, "Calibrating ADXL375... Please keep device still with Z-axis up.\r\n");
 8005298:	4970      	ldr	r1, [pc, #448]	@ (800545c <main+0xcdc>)
 800529a:	4867      	ldr	r0, [pc, #412]	@ (8005438 <main+0xcb8>)
 800529c:	f006 fd5c 	bl	800bd58 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80052a0:	4865      	ldr	r0, [pc, #404]	@ (8005438 <main+0xcb8>)
 80052a2:	f7fb f805 	bl	80002b0 <strlen>
 80052a6:	4603      	mov	r3, r0
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	f04f 33ff 	mov.w	r3, #4294967295
 80052ae:	4962      	ldr	r1, [pc, #392]	@ (8005438 <main+0xcb8>)
 80052b0:	4862      	ldr	r0, [pc, #392]	@ (800543c <main+0xcbc>)
 80052b2:	f004 fe47 	bl	8009f44 <HAL_UART_Transmit>
      
      adxl375_calibrate(); // Call the new calibration function
 80052b6:	f7fc fb47 	bl	8001948 <adxl375_calibrate>
      
      // Read back and verify the offsets (original code)
      int8_t read_offset_x, read_offset_y, read_offset_z;
      adxl375_read_offsets(&read_offset_x, &read_offset_y, &read_offset_z);
 80052ba:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 80052be:	f107 0179 	add.w	r1, r7, #121	@ 0x79
 80052c2:	f107 037a 	add.w	r3, r7, #122	@ 0x7a
 80052c6:	4618      	mov	r0, r3
 80052c8:	f7fc fb16 	bl	80018f8 <adxl375_read_offsets>
      
      sprintf(uart_buffer, "ADXL375 Calibration Complete.\r\n");
 80052cc:	4964      	ldr	r1, [pc, #400]	@ (8005460 <main+0xce0>)
 80052ce:	485a      	ldr	r0, [pc, #360]	@ (8005438 <main+0xcb8>)
 80052d0:	f006 fd42 	bl	800bd58 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80052d4:	4858      	ldr	r0, [pc, #352]	@ (8005438 <main+0xcb8>)
 80052d6:	f7fa ffeb 	bl	80002b0 <strlen>
 80052da:	4603      	mov	r3, r0
 80052dc:	b29a      	uxth	r2, r3
 80052de:	f04f 33ff 	mov.w	r3, #4294967295
 80052e2:	4955      	ldr	r1, [pc, #340]	@ (8005438 <main+0xcb8>)
 80052e4:	4855      	ldr	r0, [pc, #340]	@ (800543c <main+0xcbc>)
 80052e6:	f004 fe2d 	bl	8009f44 <HAL_UART_Transmit>
      
      sprintf(uart_buffer, "  Readback Offsets from ADXL375: X=%d, Y=%d, Z=%d\r\n", read_offset_x, read_offset_y, read_offset_z);
 80052ea:	f997 307a 	ldrsb.w	r3, [r7, #122]	@ 0x7a
 80052ee:	461a      	mov	r2, r3
 80052f0:	f997 3079 	ldrsb.w	r3, [r7, #121]	@ 0x79
 80052f4:	4619      	mov	r1, r3
 80052f6:	f997 3078 	ldrsb.w	r3, [r7, #120]	@ 0x78
 80052fa:	9300      	str	r3, [sp, #0]
 80052fc:	460b      	mov	r3, r1
 80052fe:	4959      	ldr	r1, [pc, #356]	@ (8005464 <main+0xce4>)
 8005300:	484d      	ldr	r0, [pc, #308]	@ (8005438 <main+0xcb8>)
 8005302:	f006 fd29 	bl	800bd58 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8005306:	484c      	ldr	r0, [pc, #304]	@ (8005438 <main+0xcb8>)
 8005308:	f7fa ffd2 	bl	80002b0 <strlen>
 800530c:	4603      	mov	r3, r0
 800530e:	b29a      	uxth	r2, r3
 8005310:	f04f 33ff 	mov.w	r3, #4294967295
 8005314:	4948      	ldr	r1, [pc, #288]	@ (8005438 <main+0xcb8>)
 8005316:	4849      	ldr	r0, [pc, #292]	@ (800543c <main+0xcbc>)
 8005318:	f004 fe14 	bl	8009f44 <HAL_UART_Transmit>
 800531c:	e011      	b.n	8005342 <main+0xbc2>
      
  } else {
      sprintf(uart_buffer, "ADXL375 initialization FAILED! DEVID: 0x%02X (expected 0xE5)\r\n", adxl_id);
 800531e:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 8005322:	461a      	mov	r2, r3
 8005324:	4950      	ldr	r1, [pc, #320]	@ (8005468 <main+0xce8>)
 8005326:	4844      	ldr	r0, [pc, #272]	@ (8005438 <main+0xcb8>)
 8005328:	f006 fd16 	bl	800bd58 <siprintf>
      HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 800532c:	4842      	ldr	r0, [pc, #264]	@ (8005438 <main+0xcb8>)
 800532e:	f7fa ffbf 	bl	80002b0 <strlen>
 8005332:	4603      	mov	r3, r0
 8005334:	b29a      	uxth	r2, r3
 8005336:	f04f 33ff 	mov.w	r3, #4294967295
 800533a:	493f      	ldr	r1, [pc, #252]	@ (8005438 <main+0xcb8>)
 800533c:	483f      	ldr	r0, [pc, #252]	@ (800543c <main+0xcbc>)
 800533e:	f004 fe01 	bl	8009f44 <HAL_UART_Transmit>
  }
  
  // Turn on LED to indicate ready state
  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET); // LD2 is usually green or yellow.
 8005342:	2201      	movs	r2, #1
 8005344:	2180      	movs	r1, #128	@ 0x80
 8005346:	4849      	ldr	r0, [pc, #292]	@ (800546c <main+0xcec>)
 8005348:	f002 fb34 	bl	80079b4 <HAL_GPIO_WritePin>
  // Initialize Kalman Filter
  // Noise parameters:
  // BMP390 altitude noise RMS = 0.15m => variance = 0.15*0.15 = 0.0225 m^2
  // LSM6DSO accel noise density = 160e-6 g/sqrt(Hz). For 100Hz sample rate (50Hz bandwidth):
  // accel_process_noise_variance = (160e-6 * 9.80665)^2 * 50 approx 0.000123 (m/s^2)^2
  float initial_altitude_m = 0.0f; // Will be updated by first good baro reading if possible, or use current persistent
 800534c:	f04f 0300 	mov.w	r3, #0
 8005350:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  if (sea_level_pressure_hpa > 0.0f && persistent_bmp_pres_pa > 0.0f) { // Check if calibration ran and we have a pressure
 8005354:	4b3b      	ldr	r3, [pc, #236]	@ (8005444 <main+0xcc4>)
 8005356:	edd3 7a00 	vldr	s15, [r3]
 800535a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800535e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005362:	dd15      	ble.n	8005390 <main+0xc10>
 8005364:	4b42      	ldr	r3, [pc, #264]	@ (8005470 <main+0xcf0>)
 8005366:	edd3 7a00 	vldr	s15, [r3]
 800536a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800536e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005372:	dd0d      	ble.n	8005390 <main+0xc10>
      initial_altitude_m = calculate_altitude_hpa(persistent_bmp_pres_pa / 100.0f);
 8005374:	4b3e      	ldr	r3, [pc, #248]	@ (8005470 <main+0xcf0>)
 8005376:	edd3 7a00 	vldr	s15, [r3]
 800537a:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8005440 <main+0xcc0>
 800537e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005382:	eeb0 0a47 	vmov.f32	s0, s14
 8005386:	f7ff f993 	bl	80046b0 <calculate_altitude_hpa>
 800538a:	ed87 0a4d 	vstr	s0, [r7, #308]	@ 0x134
 800538e:	e017      	b.n	80053c0 <main+0xc40>
  } else if (valid_calibration_readings > 0) { // Fallback to avg calibration altitude if available
 8005390:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8005394:	2b00      	cmp	r3, #0
 8005396:	dd13      	ble.n	80053c0 <main+0xc40>
      initial_altitude_m = calculate_altitude_hpa((initial_pressure_pa_sum / valid_calibration_readings) / 100.0f);
 8005398:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800539c:	ee07 3a90 	vmov	s15, r3
 80053a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80053a4:	edd7 6a51 	vldr	s13, [r7, #324]	@ 0x144
 80053a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053ac:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8005440 <main+0xcc0>
 80053b0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80053b4:	eeb0 0a47 	vmov.f32	s0, s14
 80053b8:	f7ff f97a 	bl	80046b0 <calculate_altitude_hpa>
 80053bc:	ed87 0a4d 	vstr	s0, [r7, #308]	@ 0x134
  }

  kalman_init(&kf_altitude_velocity,
 80053c0:	ed9f 2a2c 	vldr	s4, [pc, #176]	@ 8005474 <main+0xcf4>
 80053c4:	eddf 1a2c 	vldr	s3, [pc, #176]	@ 8005478 <main+0xcf8>
 80053c8:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80053cc:	eddf 0a29 	vldr	s1, [pc, #164]	@ 8005474 <main+0xcf4>
 80053d0:	ed97 0a4d 	vldr	s0, [r7, #308]	@ 0x134
 80053d4:	4829      	ldr	r0, [pc, #164]	@ (800547c <main+0xcfc>)
 80053d6:	f7fe fa7c 	bl	80038d2 <kalman_init>
              0.0225f,                  // initial_altitude_variance (R_baro)
              1.0f,                     // initial_velocity_variance (e.g., 1 (m/s)^2)
              0.000123f,                // process_noise_accel_variance (sigma_a^2 for Q)
              0.0225f);                 // measurement_noise_baro_variance (R_baro)

  sprintf(uart_buffer, "Kalman Filter Initialized. Initial Alt: %.2fm\r\n", initial_altitude_m);
 80053da:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 80053de:	f7fb f8d3 	bl	8000588 <__aeabi_f2d>
 80053e2:	4602      	mov	r2, r0
 80053e4:	460b      	mov	r3, r1
 80053e6:	4926      	ldr	r1, [pc, #152]	@ (8005480 <main+0xd00>)
 80053e8:	4813      	ldr	r0, [pc, #76]	@ (8005438 <main+0xcb8>)
 80053ea:	f006 fcb5 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80053ee:	4812      	ldr	r0, [pc, #72]	@ (8005438 <main+0xcb8>)
 80053f0:	f7fa ff5e 	bl	80002b0 <strlen>
 80053f4:	4603      	mov	r3, r0
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	f04f 33ff 	mov.w	r3, #4294967295
 80053fc:	490e      	ldr	r1, [pc, #56]	@ (8005438 <main+0xcb8>)
 80053fe:	480f      	ldr	r0, [pc, #60]	@ (800543c <main+0xcbc>)
 8005400:	f004 fda0 	bl	8009f44 <HAL_UART_Transmit>

  // Initialize Flight State Machine
  flight_state_machine.flight_state = READY;
 8005404:	4b1f      	ldr	r3, [pc, #124]	@ (8005484 <main+0xd04>)
 8005406:	2200      	movs	r2, #0
 8005408:	701a      	strb	r2, [r3, #0]
  flight_state_machine.state_changed = 0; // false
 800540a:	4b1e      	ldr	r3, [pc, #120]	@ (8005484 <main+0xd04>)
 800540c:	2200      	movs	r2, #0
 800540e:	761a      	strb	r2, [r3, #24]
  flight_state_machine.apogee_flag = false;
 8005410:	4b1c      	ldr	r3, [pc, #112]	@ (8005484 <main+0xd04>)
 8005412:	2200      	movs	r2, #0
 8005414:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  flight_state_machine.main_deployment_flag = false;
 8005418:	4b1a      	ldr	r3, [pc, #104]	@ (8005484 <main+0xd04>)
 800541a:	2200      	movs	r2, #0
 800541c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  flight_state_machine.thrust_trigger_time = 0; // Initialize new members
 8005420:	4b18      	ldr	r3, [pc, #96]	@ (8005484 <main+0xd04>)
 8005422:	2200      	movs	r2, #0
 8005424:	61da      	str	r2, [r3, #28]
  flight_state_machine.iteration_count = 0;   // Initialize new members
 8005426:	4b17      	ldr	r3, [pc, #92]	@ (8005484 <main+0xd04>)
 8005428:	2200      	movs	r2, #0
 800542a:	621a      	str	r2, [r3, #32]
  for (int i = 0; i < 5; i++) {
 800542c:	2300      	movs	r3, #0
 800542e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8005432:	e037      	b.n	80054a4 <main+0xd24>
 8005434:	08010bc8 	.word	0x08010bc8
 8005438:	20000c58 	.word	0x20000c58
 800543c:	2000048c 	.word	0x2000048c
 8005440:	42c80000 	.word	0x42c80000
 8005444:	20000d58 	.word	0x20000d58
 8005448:	08010bec 	.word	0x08010bec
 800544c:	08010c38 	.word	0x08010c38
 8005450:	447d5000 	.word	0x447d5000
 8005454:	08010c88 	.word	0x08010c88
 8005458:	08010cb8 	.word	0x08010cb8
 800545c:	08010cfc 	.word	0x08010cfc
 8005460:	08010d40 	.word	0x08010d40
 8005464:	08010d60 	.word	0x08010d60
 8005468:	08010d94 	.word	0x08010d94
 800546c:	40020400 	.word	0x40020400
 8005470:	20000db4 	.word	0x20000db4
 8005474:	3cb851ec 	.word	0x3cb851ec
 8005478:	3900f990 	.word	0x3900f990
 800547c:	20000dbc 	.word	0x20000dbc
 8005480:	08010dd4 	.word	0x08010dd4
 8005484:	20000d74 	.word	0x20000d74
      flight_state_machine.memory[i] = 0.0f;
 8005488:	4a0b      	ldr	r2, [pc, #44]	@ (80054b8 <main+0xd38>)
 800548a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	4413      	add	r3, r2
 8005492:	3304      	adds	r3, #4
 8005494:	f04f 0200 	mov.w	r2, #0
 8005498:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < 5; i++) {
 800549a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800549e:	3301      	adds	r3, #1
 80054a0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80054a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80054a8:	2b04      	cmp	r3, #4
 80054aa:	dded      	ble.n	8005488 <main+0xd08>
  }

  // Initialize Control Settings
  control_settings.liftoff_acc_threshold = 4.0f; // 4G threshold
 80054ac:	4b03      	ldr	r3, [pc, #12]	@ (80054bc <main+0xd3c>)
 80054ae:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 80054b2:	601a      	str	r2, [r3, #0]
   // Define the flight state machine instance // This comment seems to be a leftover, FSM is already defined
  /* USER CODE END 2 */

  // Wait for arming signal (PF12 to go HIGH when disconnected from GND)
  // Loop indefinitely until PF12 is HIGH (disconnected from GND)
  while (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_12) == GPIO_PIN_RESET) {
 80054b4:	e007      	b.n	80054c6 <main+0xd46>
 80054b6:	bf00      	nop
 80054b8:	20000d74 	.word	0x20000d74
 80054bc:	20000d9c 	.word	0x20000d9c
       HAL_Delay(1); // Optional: uncomment for a slight delay
 80054c0:	2001      	movs	r0, #1
 80054c2:	f001 fc5b 	bl	8006d7c <HAL_Delay>
  while (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_12) == GPIO_PIN_RESET) {
 80054c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80054ca:	48df      	ldr	r0, [pc, #892]	@ (8005848 <main+0x10c8>)
 80054cc:	f002 fa5a 	bl	8007984 <HAL_GPIO_ReadPin>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d0f4      	beq.n	80054c0 <main+0xd40>
  }

  sprintf(uart_buffer, "System ARMED (PF12 HIGH). Entering main loop.\r\n");
 80054d6:	49dd      	ldr	r1, [pc, #884]	@ (800584c <main+0x10cc>)
 80054d8:	48dd      	ldr	r0, [pc, #884]	@ (8005850 <main+0x10d0>)
 80054da:	f006 fc3d 	bl	800bd58 <siprintf>
  HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 80054de:	48dc      	ldr	r0, [pc, #880]	@ (8005850 <main+0x10d0>)
 80054e0:	f7fa fee6 	bl	80002b0 <strlen>
 80054e4:	4603      	mov	r3, r0
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	f04f 33ff 	mov.w	r3, #4294967295
 80054ec:	49d8      	ldr	r1, [pc, #864]	@ (8005850 <main+0x10d0>)
 80054ee:	48d9      	ldr	r0, [pc, #868]	@ (8005854 <main+0x10d4>)
 80054f0:	f004 fd28 	bl	8009f44 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    uint32_t loop_start_tick = HAL_GetTick(); // Record start time of the loop
 80054f4:	f001 fc36 	bl	8006d64 <HAL_GetTick>
 80054f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4

    uint32_t raw_pressure; // raw_temperature is still needed for the function call
    uint32_t local_raw_temperature; // Use a distinct local variable for the raw temperature param

    // Sensor values
    float lsm_acc_x = 0.0f, lsm_acc_y = 0.0f, lsm_acc_z = 0.0f;
 80054fc:	f04f 0300 	mov.w	r3, #0
 8005500:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8005504:	f04f 0300 	mov.w	r3, #0
 8005508:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800550c:	f04f 0300 	mov.w	r3, #0
 8005510:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    float lsm_gyr_x = 0.0f, lsm_gyr_y = 0.0f, lsm_gyr_z = 0.0f;
 8005514:	f04f 0300 	mov.w	r3, #0
 8005518:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800551c:	f04f 0300 	mov.w	r3, #0
 8005520:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8005524:	f04f 0300 	mov.w	r3, #0
 8005528:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    float bmp_temp_c = 0.0f, bmp_pres_pa = 0.0f, bmp_alt_m = 0.0f;
 800552c:	f04f 0300 	mov.w	r3, #0
 8005530:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005534:	f04f 0300 	mov.w	r3, #0
 8005538:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800553c:	f04f 0300 	mov.w	r3, #0
 8005540:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    float adxl_hi_g_x = 0.0f, adxl_hi_g_y = 0.0f, adxl_hi_g_z = 0.0f;
 8005544:	f04f 0300 	mov.w	r3, #0
 8005548:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800554c:	f04f 0300 	mov.w	r3, #0
 8005550:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005554:	f04f 0300 	mov.w	r3, #0
 8005558:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

    // Madgwick inputs
    float acc_g[3];  // Acceleration in g
    float gyro_rps[3]; // Gyroscope in rad/s

    bool lsm_accel_data_ready = false;
 800555c:	2300      	movs	r3, #0
 800555e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    bool lsm_gyro_data_ready = false;
 8005562:	2300      	movs	r3, #0
 8005564:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    bool bmp_data_ok = false; // Initialize to false for this cycle
 8005568:	2300      	movs	r3, #0
 800556a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb

    // Read LSM6DSO data
    uint8_t reg_lsm;
    lsm6dso_status_reg_get(&dev_ctx, &reg_lsm);
 800556e:	f107 0357 	add.w	r3, r7, #87	@ 0x57
 8005572:	4619      	mov	r1, r3
 8005574:	48b8      	ldr	r0, [pc, #736]	@ (8005858 <main+0x10d8>)
 8005576:	f7fe fdff 	bl	8004178 <lsm6dso_status_reg_get>

    if (reg_lsm & 0x01) { // Check XLDA bit
 800557a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b00      	cmp	r3, #0
 8005584:	d04b      	beq.n	800561e <main+0xe9e>
      lsm_accel_data_ready = true;
 8005586:	2301      	movs	r3, #1
 8005588:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
      lsm6dso_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 800558c:	49b3      	ldr	r1, [pc, #716]	@ (800585c <main+0x10dc>)
 800558e:	48b2      	ldr	r0, [pc, #712]	@ (8005858 <main+0x10d8>)
 8005590:	f7fe fe4b 	bl	800422a <lsm6dso_acceleration_raw_get>
      lsm_acc_x = lsm6dso_from_fs16g_to_mg(data_raw_acceleration[0]) - lsm6dso_accel_offset_mg[0];
 8005594:	4bb1      	ldr	r3, [pc, #708]	@ (800585c <main+0x10dc>)
 8005596:	f9b3 3000 	ldrsh.w	r3, [r3]
 800559a:	4618      	mov	r0, r3
 800559c:	f7ff f8bc 	bl	8004718 <lsm6dso_from_fs16g_to_mg>
 80055a0:	eeb0 7a40 	vmov.f32	s14, s0
 80055a4:	4bae      	ldr	r3, [pc, #696]	@ (8005860 <main+0x10e0>)
 80055a6:	edd3 7a00 	vldr	s15, [r3]
 80055aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055ae:	edc7 7a4b 	vstr	s15, [r7, #300]	@ 0x12c
      lsm_acc_y = lsm6dso_from_fs16g_to_mg(data_raw_acceleration[1]) - lsm6dso_accel_offset_mg[1];
 80055b2:	4baa      	ldr	r3, [pc, #680]	@ (800585c <main+0x10dc>)
 80055b4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7ff f8ad 	bl	8004718 <lsm6dso_from_fs16g_to_mg>
 80055be:	eeb0 7a40 	vmov.f32	s14, s0
 80055c2:	4ba7      	ldr	r3, [pc, #668]	@ (8005860 <main+0x10e0>)
 80055c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80055c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055cc:	edc7 7a4a 	vstr	s15, [r7, #296]	@ 0x128
      lsm_acc_z = lsm6dso_from_fs16g_to_mg(data_raw_acceleration[2]) - lsm6dso_accel_offset_mg[2];
 80055d0:	4ba2      	ldr	r3, [pc, #648]	@ (800585c <main+0x10dc>)
 80055d2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7ff f89e 	bl	8004718 <lsm6dso_from_fs16g_to_mg>
 80055dc:	eeb0 7a40 	vmov.f32	s14, s0
 80055e0:	4b9f      	ldr	r3, [pc, #636]	@ (8005860 <main+0x10e0>)
 80055e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80055e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055ea:	edc7 7a49 	vstr	s15, [r7, #292]	@ 0x124

      // Convert accelerometer data from mg to g for Madgwick
      acc_g[0] = lsm_acc_x / 1000.0f;
 80055ee:	ed97 7a4b 	vldr	s14, [r7, #300]	@ 0x12c
 80055f2:	eddf 6a9c 	vldr	s13, [pc, #624]	@ 8005864 <main+0x10e4>
 80055f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055fa:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
      acc_g[1] = lsm_acc_y / 1000.0f;
 80055fe:	ed97 7a4a 	vldr	s14, [r7, #296]	@ 0x128
 8005602:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8005864 <main+0x10e4>
 8005606:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800560a:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
      acc_g[2] = lsm_acc_z / 1000.0f;
 800560e:	ed97 7a49 	vldr	s14, [r7, #292]	@ 0x124
 8005612:	eddf 6a94 	vldr	s13, [pc, #592]	@ 8005864 <main+0x10e4>
 8005616:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800561a:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    }

        if (reg_lsm & 0x02) { // Check GDA (Gyroscope Data Available) bit
 800561e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005622:	f003 0302 	and.w	r3, r3, #2
 8005626:	2b00      	cmp	r3, #0
 8005628:	d066      	beq.n	80056f8 <main+0xf78>
      lsm_gyro_data_ready = true;
 800562a:	2301      	movs	r3, #1
 800562c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
            lsm6dso_angular_rate_raw_get(&dev_ctx, data_raw_angular_rate);
 8005630:	498d      	ldr	r1, [pc, #564]	@ (8005868 <main+0x10e8>)
 8005632:	4889      	ldr	r0, [pc, #548]	@ (8005858 <main+0x10d8>)
 8005634:	f7fe fdb1 	bl	800419a <lsm6dso_angular_rate_raw_get>
      lsm_gyr_x = lsm6dso_from_fs2000dps_to_mdps(data_raw_angular_rate[0]) - lsm6dso_gyro_offset_mdps[0];
 8005638:	4b8b      	ldr	r3, [pc, #556]	@ (8005868 <main+0x10e8>)
 800563a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800563e:	4618      	mov	r0, r3
 8005640:	f7ff f884 	bl	800474c <lsm6dso_from_fs2000dps_to_mdps>
 8005644:	eeb0 7a40 	vmov.f32	s14, s0
 8005648:	4b88      	ldr	r3, [pc, #544]	@ (800586c <main+0x10ec>)
 800564a:	edd3 7a00 	vldr	s15, [r3]
 800564e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005652:	edc7 7a48 	vstr	s15, [r7, #288]	@ 0x120
      lsm_gyr_y = lsm6dso_from_fs2000dps_to_mdps(data_raw_angular_rate[1]) - lsm6dso_gyro_offset_mdps[1];
 8005656:	4b84      	ldr	r3, [pc, #528]	@ (8005868 <main+0x10e8>)
 8005658:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800565c:	4618      	mov	r0, r3
 800565e:	f7ff f875 	bl	800474c <lsm6dso_from_fs2000dps_to_mdps>
 8005662:	eeb0 7a40 	vmov.f32	s14, s0
 8005666:	4b81      	ldr	r3, [pc, #516]	@ (800586c <main+0x10ec>)
 8005668:	edd3 7a01 	vldr	s15, [r3, #4]
 800566c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005670:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c
      lsm_gyr_z = lsm6dso_from_fs2000dps_to_mdps(data_raw_angular_rate[2]) - lsm6dso_gyro_offset_mdps[2];
 8005674:	4b7c      	ldr	r3, [pc, #496]	@ (8005868 <main+0x10e8>)
 8005676:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff f866 	bl	800474c <lsm6dso_from_fs2000dps_to_mdps>
 8005680:	eeb0 7a40 	vmov.f32	s14, s0
 8005684:	4b79      	ldr	r3, [pc, #484]	@ (800586c <main+0x10ec>)
 8005686:	edd3 7a02 	vldr	s15, [r3, #8]
 800568a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800568e:	edc7 7a46 	vstr	s15, [r7, #280]	@ 0x118

      // Convert gyroscope data from mdps to rad/s for Madgwick
      // PI is defined in Madgwick_filter.h
      gyro_rps[0] = lsm_gyr_x * (PI / 180.0f / 1000.0f);
 8005692:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8005696:	f7fa ff77 	bl	8000588 <__aeabi_f2d>
 800569a:	a369      	add	r3, pc, #420	@ (adr r3, 8005840 <main+0x10c0>)
 800569c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a0:	f7fa ffca 	bl	8000638 <__aeabi_dmul>
 80056a4:	4602      	mov	r2, r0
 80056a6:	460b      	mov	r3, r1
 80056a8:	4610      	mov	r0, r2
 80056aa:	4619      	mov	r1, r3
 80056ac:	f7fb fabc 	bl	8000c28 <__aeabi_d2f>
 80056b0:	4603      	mov	r3, r0
 80056b2:	65bb      	str	r3, [r7, #88]	@ 0x58
      gyro_rps[1] = lsm_gyr_y * (PI / 180.0f / 1000.0f);
 80056b4:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 80056b8:	f7fa ff66 	bl	8000588 <__aeabi_f2d>
 80056bc:	a360      	add	r3, pc, #384	@ (adr r3, 8005840 <main+0x10c0>)
 80056be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c2:	f7fa ffb9 	bl	8000638 <__aeabi_dmul>
 80056c6:	4602      	mov	r2, r0
 80056c8:	460b      	mov	r3, r1
 80056ca:	4610      	mov	r0, r2
 80056cc:	4619      	mov	r1, r3
 80056ce:	f7fb faab 	bl	8000c28 <__aeabi_d2f>
 80056d2:	4603      	mov	r3, r0
 80056d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
      gyro_rps[2] = lsm_gyr_z * (PI / 180.0f / 1000.0f);
 80056d6:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 80056da:	f7fa ff55 	bl	8000588 <__aeabi_f2d>
 80056de:	a358      	add	r3, pc, #352	@ (adr r3, 8005840 <main+0x10c0>)
 80056e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e4:	f7fa ffa8 	bl	8000638 <__aeabi_dmul>
 80056e8:	4602      	mov	r2, r0
 80056ea:	460b      	mov	r3, r1
 80056ec:	4610      	mov	r0, r2
 80056ee:	4619      	mov	r1, r3
 80056f0:	f7fb fa9a 	bl	8000c28 <__aeabi_d2f>
 80056f4:	4603      	mov	r3, r0
 80056f6:	663b      	str	r3, [r7, #96]	@ 0x60

    // Update Madgwick filter (call this every 10ms)
    // Ensure acc_g and gyro_rps are updated if data is ready, otherwise, decide on behavior
    // (e.g., use last known, or skip update if critical data missing)
    // For now, assume data is usually ready. If not, filter might get stale inputs from previous loop.
    MadgwickAHRSupdateIMU(gyro_rps[0], gyro_rps[1], gyro_rps[2], acc_g[0], acc_g[1], acc_g[2]);
 80056f8:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80056fc:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8005700:	edd7 6a18 	vldr	s13, [r7, #96]	@ 0x60
 8005704:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8005708:	edd7 5a1a 	vldr	s11, [r7, #104]	@ 0x68
 800570c:	ed97 5a1b 	vldr	s10, [r7, #108]	@ 0x6c
 8005710:	eef0 2a45 	vmov.f32	s5, s10
 8005714:	eeb0 2a65 	vmov.f32	s4, s11
 8005718:	eef0 1a46 	vmov.f32	s3, s12
 800571c:	eeb0 1a66 	vmov.f32	s2, s13
 8005720:	eef0 0a47 	vmov.f32	s1, s14
 8005724:	eeb0 0a67 	vmov.f32	s0, s15
 8005728:	f7fb fc9a 	bl	8001060 <MadgwickAHRSupdateIMU>

    // Calculate world-frame vertical linear acceleration for Kalman filter
    float acc_z_world_g = (2.0f*(q1*q3 - q0*q2)*acc_g[0] + 2.0f*(q2*q3 + q0*q1)*acc_g[1] + (q0*q0 - q1*q1 - q2*q2 + q3*q3)*acc_g[2]);
 800572c:	4b50      	ldr	r3, [pc, #320]	@ (8005870 <main+0x10f0>)
 800572e:	ed93 7a00 	vldr	s14, [r3]
 8005732:	4b50      	ldr	r3, [pc, #320]	@ (8005874 <main+0x10f4>)
 8005734:	edd3 7a00 	vldr	s15, [r3]
 8005738:	ee27 7a27 	vmul.f32	s14, s14, s15
 800573c:	4b4e      	ldr	r3, [pc, #312]	@ (8005878 <main+0x10f8>)
 800573e:	edd3 6a00 	vldr	s13, [r3]
 8005742:	4b4e      	ldr	r3, [pc, #312]	@ (800587c <main+0x10fc>)
 8005744:	edd3 7a00 	vldr	s15, [r3]
 8005748:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800574c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005750:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005754:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8005758:	ee27 7a27 	vmul.f32	s14, s14, s15
 800575c:	4b47      	ldr	r3, [pc, #284]	@ (800587c <main+0x10fc>)
 800575e:	edd3 6a00 	vldr	s13, [r3]
 8005762:	4b44      	ldr	r3, [pc, #272]	@ (8005874 <main+0x10f4>)
 8005764:	edd3 7a00 	vldr	s15, [r3]
 8005768:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800576c:	4b42      	ldr	r3, [pc, #264]	@ (8005878 <main+0x10f8>)
 800576e:	ed93 6a00 	vldr	s12, [r3]
 8005772:	4b3f      	ldr	r3, [pc, #252]	@ (8005870 <main+0x10f0>)
 8005774:	edd3 7a00 	vldr	s15, [r3]
 8005778:	ee66 7a27 	vmul.f32	s15, s12, s15
 800577c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005780:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005784:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8005788:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800578c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005790:	4b39      	ldr	r3, [pc, #228]	@ (8005878 <main+0x10f8>)
 8005792:	edd3 6a00 	vldr	s13, [r3]
 8005796:	4b38      	ldr	r3, [pc, #224]	@ (8005878 <main+0x10f8>)
 8005798:	edd3 7a00 	vldr	s15, [r3]
 800579c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80057a0:	4b33      	ldr	r3, [pc, #204]	@ (8005870 <main+0x10f0>)
 80057a2:	ed93 6a00 	vldr	s12, [r3]
 80057a6:	4b32      	ldr	r3, [pc, #200]	@ (8005870 <main+0x10f0>)
 80057a8:	edd3 7a00 	vldr	s15, [r3]
 80057ac:	ee66 7a27 	vmul.f32	s15, s12, s15
 80057b0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80057b4:	4b31      	ldr	r3, [pc, #196]	@ (800587c <main+0x10fc>)
 80057b6:	ed93 6a00 	vldr	s12, [r3]
 80057ba:	4b30      	ldr	r3, [pc, #192]	@ (800587c <main+0x10fc>)
 80057bc:	edd3 7a00 	vldr	s15, [r3]
 80057c0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80057c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80057c8:	4b2a      	ldr	r3, [pc, #168]	@ (8005874 <main+0x10f4>)
 80057ca:	ed93 6a00 	vldr	s12, [r3]
 80057ce:	4b29      	ldr	r3, [pc, #164]	@ (8005874 <main+0x10f4>)
 80057d0:	edd3 7a00 	vldr	s15, [r3]
 80057d4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80057d8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80057dc:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80057e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057e8:	edc7 7a35 	vstr	s15, [r7, #212]	@ 0xd4
    float linear_accel_z_mps2 = (acc_z_world_g - 1.0f) * 9.80665f; // Assuming Z is UP
 80057ec:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 80057f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80057f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80057f8:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8005880 <main+0x1100>
 80057fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005800:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0

    // Kalman Predict Step (every loop = every 10ms)
    kalman_predict(&kf_altitude_velocity, linear_accel_z_mps2, 0.01f);
 8005804:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8005884 <main+0x1104>
 8005808:	ed97 0a34 	vldr	s0, [r7, #208]	@ 0xd0
 800580c:	481e      	ldr	r0, [pc, #120]	@ (8005888 <main+0x1108>)
 800580e:	f7fe f88f 	bl	8003930 <kalman_predict>

    // Read BMP390 data only every other cycle (20ms interval if loop is 10ms)
    bool new_baro_data_for_kalman = false;
 8005812:	2300      	movs	r3, #0
 8005814:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
    if (bmp390_read_scheduler == 0) {
 8005818:	4b1c      	ldr	r3, [pc, #112]	@ (800588c <main+0x110c>)
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d16c      	bne.n	80058fa <main+0x117a>
        float func_temp_c, func_pres_pa; // Local variables for the values read from the function
        if (bmp390_read_temperature_pressure(&bmp390_handle, &local_raw_temperature, &func_temp_c, &raw_pressure, &func_pres_pa) == 0) {
 8005820:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8005824:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8005828:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800582c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005830:	9300      	str	r3, [sp, #0]
 8005832:	4603      	mov	r3, r0
 8005834:	4816      	ldr	r0, [pc, #88]	@ (8005890 <main+0x1110>)
 8005836:	f7fd fb8b 	bl	8002f50 <bmp390_read_temperature_pressure>
 800583a:	e02b      	b.n	8005894 <main+0x1114>
 800583c:	f3af 8000 	nop.w
 8005840:	e13863be 	.word	0xe13863be
 8005844:	3ef24d14 	.word	0x3ef24d14
 8005848:	40021400 	.word	0x40021400
 800584c:	08010e04 	.word	0x08010e04
 8005850:	20000c58 	.word	0x20000c58
 8005854:	2000048c 	.word	0x2000048c
 8005858:	200009f4 	.word	0x200009f4
 800585c:	20000da0 	.word	0x20000da0
 8005860:	20000d5c 	.word	0x20000d5c
 8005864:	447a0000 	.word	0x447a0000
 8005868:	20000da8 	.word	0x20000da8
 800586c:	20000d68 	.word	0x20000d68
 8005870:	2000033c 	.word	0x2000033c
 8005874:	20000344 	.word	0x20000344
 8005878:	20000004 	.word	0x20000004
 800587c:	20000340 	.word	0x20000340
 8005880:	411ce80a 	.word	0x411ce80a
 8005884:	3c23d70a 	.word	0x3c23d70a
 8005888:	20000dbc 	.word	0x20000dbc
 800588c:	20000db0 	.word	0x20000db0
 8005890:	20000a08 	.word	0x20000a08
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d123      	bne.n	80058e2 <main+0x1162>
            bmp_data_ok = true; // Indicates data read attempt was successful for this cycle
 800589a:	2301      	movs	r3, #1
 800589c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            persistent_bmp_pres_pa = func_pres_pa; // Update persistent pressure
 80058a0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80058a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4abc      	ldr	r2, [pc, #752]	@ (8005b9c <main+0x141c>)
 80058ac:	6013      	str	r3, [r2, #0]
            float current_pressure_hpa = persistent_bmp_pres_pa / 100.0f;
 80058ae:	4bbb      	ldr	r3, [pc, #748]	@ (8005b9c <main+0x141c>)
 80058b0:	ed93 7a00 	vldr	s14, [r3]
 80058b4:	eddf 6aba 	vldr	s13, [pc, #744]	@ 8005ba0 <main+0x1420>
 80058b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058bc:	edc7 7a33 	vstr	s15, [r7, #204]	@ 0xcc
            persistent_bmp_alt_m = calculate_altitude_hpa(current_pressure_hpa); // Update persistent altitude
 80058c0:	ed97 0a33 	vldr	s0, [r7, #204]	@ 0xcc
 80058c4:	f7fe fef4 	bl	80046b0 <calculate_altitude_hpa>
 80058c8:	eef0 7a40 	vmov.f32	s15, s0
 80058cc:	4bb5      	ldr	r3, [pc, #724]	@ (8005ba4 <main+0x1424>)
 80058ce:	edc3 7a00 	vstr	s15, [r3]
            new_baro_data_for_kalman = true; // New data is available for Kalman
 80058d2:	2301      	movs	r3, #1
 80058d4:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115

            // Temperature reading is no longer updated or used here actively
        HAL_GPIO_TogglePin(GPIOB, LD1_Pin); // Toggle LD1 (usually green) to show activity
 80058d8:	2101      	movs	r1, #1
 80058da:	48b3      	ldr	r0, [pc, #716]	@ (8005ba8 <main+0x1428>)
 80058dc:	f002 f883 	bl	80079e6 <HAL_GPIO_TogglePin>
 80058e0:	e00b      	b.n	80058fa <main+0x117a>
    } else {
            // bmp_data_ok remains false, set by initialization
        HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET); // Turn on LD3 (usually red) for error
 80058e2:	2201      	movs	r2, #1
 80058e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80058e8:	48af      	ldr	r0, [pc, #700]	@ (8005ba8 <main+0x1428>)
 80058ea:	f002 f863 	bl	80079b4 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET); // Blink error LED
 80058ee:	2200      	movs	r2, #0
 80058f0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80058f4:	48ac      	ldr	r0, [pc, #688]	@ (8005ba8 <main+0x1428>)
 80058f6:	f002 f85d 	bl	80079b4 <HAL_GPIO_WritePin>
        }
    }
    // On other cycles, bmp_data_ok remains false, and old bmp_pres_pa, bmp_alt_m are used if printed.

    // Kalman Update Step (conditionally, when new barometer data is available)
    if (new_baro_data_for_kalman) {
 80058fa:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d007      	beq.n	8005912 <main+0x1192>
        kalman_update_barometer(&kf_altitude_velocity, persistent_bmp_alt_m);
 8005902:	4ba8      	ldr	r3, [pc, #672]	@ (8005ba4 <main+0x1424>)
 8005904:	edd3 7a00 	vldr	s15, [r3]
 8005908:	eeb0 0a67 	vmov.f32	s0, s15
 800590c:	48a7      	ldr	r0, [pc, #668]	@ (8005bac <main+0x142c>)
 800590e:	f7fe f905 	bl	8003b1c <kalman_update_barometer>
    }
    
    bmp390_read_scheduler++;
 8005912:	4ba7      	ldr	r3, [pc, #668]	@ (8005bb0 <main+0x1430>)
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	3301      	adds	r3, #1
 8005918:	b2da      	uxtb	r2, r3
 800591a:	4ba5      	ldr	r3, [pc, #660]	@ (8005bb0 <main+0x1430>)
 800591c:	701a      	strb	r2, [r3, #0]
    if (bmp390_read_scheduler >= 1) { // Reset every 2 cycles
 800591e:	4ba4      	ldr	r3, [pc, #656]	@ (8005bb0 <main+0x1430>)
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d002      	beq.n	800592c <main+0x11ac>
        bmp390_read_scheduler = 0;
 8005926:	4ba2      	ldr	r3, [pc, #648]	@ (8005bb0 <main+0x1430>)
 8005928:	2200      	movs	r2, #0
 800592a:	701a      	strb	r2, [r3, #0]
    }
    
    // Read ADXL375 high-g accelerometer (±200g range)
    int16_t adxl_raw_x, adxl_raw_y, adxl_raw_z;
    adxl375_read_xyz(&adxl_raw_x, &adxl_raw_y, &adxl_raw_z);
 800592c:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8005930:	f107 0152 	add.w	r1, r7, #82	@ 0x52
 8005934:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005938:	4618      	mov	r0, r3
 800593a:	f7fb ff67 	bl	800180c <adxl375_read_xyz>
    adxl_hi_g_x = (float)adxl_raw_x * (ADXL375_SENSITIVITY_MG_PER_LSB / 1000.0f); 
 800593e:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8005942:	ee07 3a90 	vmov	s15, r3
 8005946:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800594a:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8005bb4 <main+0x1434>
 800594e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005952:	edc7 7a39 	vstr	s15, [r7, #228]	@ 0xe4
    adxl_hi_g_y = (float)adxl_raw_y * (ADXL375_SENSITIVITY_MG_PER_LSB / 1000.0f);
 8005956:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	@ 0x52
 800595a:	ee07 3a90 	vmov	s15, r3
 800595e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005962:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8005bb4 <main+0x1434>
 8005966:	ee67 7a87 	vmul.f32	s15, s15, s14
 800596a:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
    adxl_hi_g_z = (float)adxl_raw_z * (ADXL375_SENSITIVITY_MG_PER_LSB / 1000.0f);
 800596e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8005972:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005976:	f9b3 3000 	ldrsh.w	r3, [r3]
 800597a:	ee07 3a90 	vmov	s15, r3
 800597e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005982:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8005bb4 <main+0x1434>
 8005986:	ee67 7a87 	vmul.f32	s15, s15, s14
 800598a:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
    
    // Prepare data for Flight State Machine
    vf32_t adxl_acc_data_g;
    adxl_acc_data_g.x = adxl_hi_g_x;
 800598e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8005992:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005996:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800599a:	601a      	str	r2, [r3, #0]
    adxl_acc_data_g.y = adxl_hi_g_y;
 800599c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80059a0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80059a4:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80059a8:	605a      	str	r2, [r3, #4]
    adxl_acc_data_g.z = adxl_hi_g_z;
 80059aa:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80059ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80059b2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80059b6:	609a      	str	r2, [r3, #8]

    vf32_t lsm_gyro_data_for_fsm;
    lsm_gyro_data_for_fsm.x = gyro_rps[0];
 80059b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80059ba:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80059be:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80059c2:	601a      	str	r2, [r3, #0]
    lsm_gyro_data_for_fsm.y = gyro_rps[1];
 80059c4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80059c6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80059ca:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80059ce:	605a      	str	r2, [r3, #4]
    lsm_gyro_data_for_fsm.z = gyro_rps[2];
 80059d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80059d2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80059d6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80059da:	609a      	str	r2, [r3, #8]

    estimation_output_t current_state_estimation;
    current_state_estimation.height = kf_altitude_velocity.altitude_m;
 80059dc:	4b73      	ldr	r3, [pc, #460]	@ (8005bac <main+0x142c>)
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80059e4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80059e8:	609a      	str	r2, [r3, #8]
    current_state_estimation.velocity = kf_altitude_velocity.vertical_velocity_mps;
 80059ea:	4b70      	ldr	r3, [pc, #448]	@ (8005bac <main+0x142c>)
 80059ec:	685a      	ldr	r2, [r3, #4]
 80059ee:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80059f2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80059f6:	605a      	str	r2, [r3, #4]
    current_state_estimation.acceleration = linear_accel_z_mps2; // World frame Z acceleration
 80059f8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80059fc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005a00:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005a04:	601a      	str	r2, [r3, #0]

    // Read Launch Detect Pin (PA6)
    bool launch_pin_is_high = (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET);
 8005a06:	2140      	movs	r1, #64	@ 0x40
 8005a08:	486b      	ldr	r0, [pc, #428]	@ (8005bb8 <main+0x1438>)
 8005a0a:	f001 ffbb 	bl	8007984 <HAL_GPIO_ReadPin>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	bf0c      	ite	eq
 8005a14:	2301      	moveq	r3, #1
 8005a16:	2300      	movne	r3, #0
 8005a18:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb

    // Check and update flight phase
    check_flight_phase(&flight_state_machine, adxl_acc_data_g, lsm_gyro_data_for_fsm, current_state_estimation, &control_settings, launch_pin_is_high);
 8005a1c:	f897 20cb 	ldrb.w	r2, [r7, #203]	@ 0xcb
 8005a20:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8005a24:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005a28:	edd3 3a00 	vldr	s7, [r3]
 8005a2c:	ed93 4a01 	vldr	s8, [r3, #4]
 8005a30:	edd3 4a02 	vldr	s9, [r3, #8]
 8005a34:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8005a38:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005a3c:	ed93 5a00 	vldr	s10, [r3]
 8005a40:	edd3 5a01 	vldr	s11, [r3, #4]
 8005a44:	ed93 6a02 	vldr	s12, [r3, #8]
 8005a48:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8005a4c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005a50:	edd3 6a00 	vldr	s13, [r3]
 8005a54:	ed93 7a01 	vldr	s14, [r3, #4]
 8005a58:	edd3 7a02 	vldr	s15, [r3, #8]
 8005a5c:	4957      	ldr	r1, [pc, #348]	@ (8005bbc <main+0x143c>)
 8005a5e:	eeb0 3a63 	vmov.f32	s6, s7
 8005a62:	eef0 3a44 	vmov.f32	s7, s8
 8005a66:	eeb0 4a64 	vmov.f32	s8, s9
 8005a6a:	eef0 1a45 	vmov.f32	s3, s10
 8005a6e:	eeb0 2a65 	vmov.f32	s4, s11
 8005a72:	eef0 2a46 	vmov.f32	s5, s12
 8005a76:	eeb0 0a66 	vmov.f32	s0, s13
 8005a7a:	eef0 0a47 	vmov.f32	s1, s14
 8005a7e:	eeb0 1a67 	vmov.f32	s2, s15
 8005a82:	484f      	ldr	r0, [pc, #316]	@ (8005bc0 <main+0x1440>)
 8005a84:	f7fd fca4 	bl	80033d0 <check_flight_phase>

    uint32_t loop_end_tick = HAL_GetTick();
 8005a88:	f001 f96c 	bl	8006d64 <HAL_GetTick>
 8005a8c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
    uint32_t execution_time_ms = loop_end_tick - loop_start_tick;
 8005a90:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0

    // Check if execution time exceeds 10ms
    if (execution_time_ms >= TARGET_LOOP_PERIOD_MS) {
 8005a9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005aa2:	2b09      	cmp	r3, #9
 8005aa4:	d912      	bls.n	8005acc <main+0x134c>
        // Blink LED3 if the execution time exceeds 10ms
        if (HAL_GetTick() - led3_last_toggle_time >= led3_blink_interval) {
 8005aa6:	f001 f95d 	bl	8006d64 <HAL_GetTick>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	4b45      	ldr	r3, [pc, #276]	@ (8005bc4 <main+0x1444>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	22c8      	movs	r2, #200	@ 0xc8
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d309      	bcc.n	8005acc <main+0x134c>
            HAL_GPIO_TogglePin(GPIOB, LD3_Pin); // Toggle LED3
 8005ab8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005abc:	483a      	ldr	r0, [pc, #232]	@ (8005ba8 <main+0x1428>)
 8005abe:	f001 ff92 	bl	80079e6 <HAL_GPIO_TogglePin>
            led3_last_toggle_time = HAL_GetTick(); // Update last toggle time
 8005ac2:	f001 f94f 	bl	8006d64 <HAL_GetTick>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	4a3e      	ldr	r2, [pc, #248]	@ (8005bc4 <main+0x1444>)
 8005aca:	6013      	str	r3, [r2, #0]
        }
    }

    // Consolidate UART output
    int_fast16_t current_len = 0;
 8005acc:	2300      	movs	r3, #0
 8005ace:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    bool data_printed_prev = false; // Flag to track if a separator is needed
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf

#ifdef PRINT_LSM6DSO_ACCEL_DATA
    if (data_printed_prev && current_len > 0 && (sizeof(uart_buffer) - current_len) > 0) { current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "|"); }
 8005ad8:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d01a      	beq.n	8005b16 <main+0x1396>
 8005ae0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	dd16      	ble.n	8005b16 <main+0x1396>
 8005ae8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005aec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005af0:	d011      	beq.n	8005b16 <main+0x1396>
 8005af2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005af6:	4a34      	ldr	r2, [pc, #208]	@ (8005bc8 <main+0x1448>)
 8005af8:	1898      	adds	r0, r3, r2
 8005afa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005afe:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005b02:	4a32      	ldr	r2, [pc, #200]	@ (8005bcc <main+0x144c>)
 8005b04:	4619      	mov	r1, r3
 8005b06:	f006 f8f1 	bl	800bcec <sniprintf>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005b10:	4413      	add	r3, r2
 8005b12:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "A:");
 8005b16:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005b1a:	4a2b      	ldr	r2, [pc, #172]	@ (8005bc8 <main+0x1448>)
 8005b1c:	1898      	adds	r0, r3, r2
 8005b1e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005b22:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005b26:	4a2a      	ldr	r2, [pc, #168]	@ (8005bd0 <main+0x1450>)
 8005b28:	4619      	mov	r1, r3
 8005b2a:	f006 f8df 	bl	800bcec <sniprintf>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005b34:	4413      	add	r3, r2
 8005b36:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    if (lsm_accel_data_ready) {
 8005b3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d04a      	beq.n	8005bd8 <main+0x1458>
        current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "%.1f,%.1f,%.1f", lsm_acc_x, lsm_acc_y, lsm_acc_z);
 8005b42:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005b46:	4a20      	ldr	r2, [pc, #128]	@ (8005bc8 <main+0x1448>)
 8005b48:	189e      	adds	r6, r3, r2
 8005b4a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005b4e:	f5c3 7a80 	rsb	sl, r3, #256	@ 0x100
 8005b52:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8005b56:	f7fa fd17 	bl	8000588 <__aeabi_f2d>
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	460d      	mov	r5, r1
 8005b5e:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8005b62:	f7fa fd11 	bl	8000588 <__aeabi_f2d>
 8005b66:	4680      	mov	r8, r0
 8005b68:	4689      	mov	r9, r1
 8005b6a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8005b6e:	f7fa fd0b 	bl	8000588 <__aeabi_f2d>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b7a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005b7e:	e9cd 4500 	strd	r4, r5, [sp]
 8005b82:	4a14      	ldr	r2, [pc, #80]	@ (8005bd4 <main+0x1454>)
 8005b84:	4651      	mov	r1, sl
 8005b86:	4630      	mov	r0, r6
 8005b88:	f006 f8b0 	bl	800bcec <sniprintf>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005b92:	4413      	add	r3, r2
 8005b94:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8005b98:	e030      	b.n	8005bfc <main+0x147c>
 8005b9a:	bf00      	nop
 8005b9c:	20000db4 	.word	0x20000db4
 8005ba0:	42c80000 	.word	0x42c80000
 8005ba4:	20000db8 	.word	0x20000db8
 8005ba8:	40020400 	.word	0x40020400
 8005bac:	20000dbc 	.word	0x20000dbc
 8005bb0:	20000db0 	.word	0x20000db0
 8005bb4:	3d48b439 	.word	0x3d48b439
 8005bb8:	40020000 	.word	0x40020000
 8005bbc:	20000d9c 	.word	0x20000d9c
 8005bc0:	20000d74 	.word	0x20000d74
 8005bc4:	20000ddc 	.word	0x20000ddc
 8005bc8:	20000c58 	.word	0x20000c58
 8005bcc:	08010e34 	.word	0x08010e34
 8005bd0:	08010e38 	.word	0x08010e38
 8005bd4:	08010e3c 	.word	0x08010e3c
    } else {
        current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "NR,NR,NR");
 8005bd8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005bdc:	4a39      	ldr	r2, [pc, #228]	@ (8005cc4 <main+0x1544>)
 8005bde:	1898      	adds	r0, r3, r2
 8005be0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005be4:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005be8:	4a37      	ldr	r2, [pc, #220]	@ (8005cc8 <main+0x1548>)
 8005bea:	4619      	mov	r1, r3
 8005bec:	f006 f87e 	bl	800bcec <sniprintf>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005bf6:	4413      	add	r3, r2
 8005bf8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    }
    data_printed_prev = true;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
#endif

#ifdef PRINT_LSM6DSO_GYRO_DATA
    if (data_printed_prev && current_len > 0 && (sizeof(uart_buffer) - current_len) > 0) { current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "|"); }
 8005c02:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d01a      	beq.n	8005c40 <main+0x14c0>
 8005c0a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	dd16      	ble.n	8005c40 <main+0x14c0>
 8005c12:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c1a:	d011      	beq.n	8005c40 <main+0x14c0>
 8005c1c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c20:	4a28      	ldr	r2, [pc, #160]	@ (8005cc4 <main+0x1544>)
 8005c22:	1898      	adds	r0, r3, r2
 8005c24:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c28:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005c2c:	4a27      	ldr	r2, [pc, #156]	@ (8005ccc <main+0x154c>)
 8005c2e:	4619      	mov	r1, r3
 8005c30:	f006 f85c 	bl	800bcec <sniprintf>
 8005c34:	4602      	mov	r2, r0
 8005c36:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "G:");
 8005c40:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c44:	4a1f      	ldr	r2, [pc, #124]	@ (8005cc4 <main+0x1544>)
 8005c46:	1898      	adds	r0, r3, r2
 8005c48:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c4c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005c50:	4a1f      	ldr	r2, [pc, #124]	@ (8005cd0 <main+0x1550>)
 8005c52:	4619      	mov	r1, r3
 8005c54:	f006 f84a 	bl	800bcec <sniprintf>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c5e:	4413      	add	r3, r2
 8005c60:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    if (lsm_gyro_data_ready) {
 8005c64:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d035      	beq.n	8005cd8 <main+0x1558>
        current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "%.1f,%.1f,%.1f", lsm_gyr_x, lsm_gyr_y, lsm_gyr_z);
 8005c6c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c70:	4a14      	ldr	r2, [pc, #80]	@ (8005cc4 <main+0x1544>)
 8005c72:	189e      	adds	r6, r3, r2
 8005c74:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005c78:	f5c3 7a80 	rsb	sl, r3, #256	@ 0x100
 8005c7c:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8005c80:	f7fa fc82 	bl	8000588 <__aeabi_f2d>
 8005c84:	4604      	mov	r4, r0
 8005c86:	460d      	mov	r5, r1
 8005c88:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8005c8c:	f7fa fc7c 	bl	8000588 <__aeabi_f2d>
 8005c90:	4680      	mov	r8, r0
 8005c92:	4689      	mov	r9, r1
 8005c94:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8005c98:	f7fa fc76 	bl	8000588 <__aeabi_f2d>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	460b      	mov	r3, r1
 8005ca0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ca4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005ca8:	e9cd 4500 	strd	r4, r5, [sp]
 8005cac:	4a09      	ldr	r2, [pc, #36]	@ (8005cd4 <main+0x1554>)
 8005cae:	4651      	mov	r1, sl
 8005cb0:	4630      	mov	r0, r6
 8005cb2:	f006 f81b 	bl	800bcec <sniprintf>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005cbc:	4413      	add	r3, r2
 8005cbe:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8005cc2:	e01b      	b.n	8005cfc <main+0x157c>
 8005cc4:	20000c58 	.word	0x20000c58
 8005cc8:	08010e4c 	.word	0x08010e4c
 8005ccc:	08010e34 	.word	0x08010e34
 8005cd0:	08010e58 	.word	0x08010e58
 8005cd4:	08010e3c 	.word	0x08010e3c
    } else {
        current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "NR,NR,NR");
 8005cd8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005cdc:	4aa1      	ldr	r2, [pc, #644]	@ (8005f64 <main+0x17e4>)
 8005cde:	1898      	adds	r0, r3, r2
 8005ce0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005ce4:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005ce8:	4a9f      	ldr	r2, [pc, #636]	@ (8005f68 <main+0x17e8>)
 8005cea:	4619      	mov	r1, r3
 8005cec:	f005 fffe 	bl	800bcec <sniprintf>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005cf6:	4413      	add	r3, r2
 8005cf8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    }
    data_printed_prev = true;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
#endif

#ifdef PRINT_BMP390_DATA
    if (data_printed_prev && current_len > 0 && (sizeof(uart_buffer) - current_len) > 0) { current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "|"); }
 8005d02:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d01a      	beq.n	8005d40 <main+0x15c0>
 8005d0a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	dd16      	ble.n	8005d40 <main+0x15c0>
 8005d12:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d1a:	d011      	beq.n	8005d40 <main+0x15c0>
 8005d1c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d20:	4a90      	ldr	r2, [pc, #576]	@ (8005f64 <main+0x17e4>)
 8005d22:	1898      	adds	r0, r3, r2
 8005d24:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d28:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005d2c:	4a8f      	ldr	r2, [pc, #572]	@ (8005f6c <main+0x17ec>)
 8005d2e:	4619      	mov	r1, r3
 8005d30:	f005 ffdc 	bl	800bcec <sniprintf>
 8005d34:	4602      	mov	r2, r0
 8005d36:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "B:");
 8005d40:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d44:	4a87      	ldr	r2, [pc, #540]	@ (8005f64 <main+0x17e4>)
 8005d46:	1898      	adds	r0, r3, r2
 8005d48:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d4c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005d50:	4a87      	ldr	r2, [pc, #540]	@ (8005f70 <main+0x17f0>)
 8005d52:	4619      	mov	r1, r3
 8005d54:	f005 ffca 	bl	800bcec <sniprintf>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d5e:	4413      	add	r3, r2
 8005d60:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "P%.0f,Alt%.1f", persistent_bmp_pres_pa, persistent_bmp_alt_m);
 8005d64:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d68:	4a7e      	ldr	r2, [pc, #504]	@ (8005f64 <main+0x17e4>)
 8005d6a:	189e      	adds	r6, r3, r2
 8005d6c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d70:	f5c3 7880 	rsb	r8, r3, #256	@ 0x100
 8005d74:	4b7f      	ldr	r3, [pc, #508]	@ (8005f74 <main+0x17f4>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7fa fc05 	bl	8000588 <__aeabi_f2d>
 8005d7e:	4604      	mov	r4, r0
 8005d80:	460d      	mov	r5, r1
 8005d82:	4b7d      	ldr	r3, [pc, #500]	@ (8005f78 <main+0x17f8>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7fa fbfe 	bl	8000588 <__aeabi_f2d>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	460b      	mov	r3, r1
 8005d90:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005d94:	e9cd 4500 	strd	r4, r5, [sp]
 8005d98:	4a78      	ldr	r2, [pc, #480]	@ (8005f7c <main+0x17fc>)
 8005d9a:	4641      	mov	r1, r8
 8005d9c:	4630      	mov	r0, r6
 8005d9e:	f005 ffa5 	bl	800bcec <sniprintf>
 8005da2:	4602      	mov	r2, r0
 8005da4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005da8:	4413      	add	r3, r2
 8005daa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    data_printed_prev = true;
 8005dae:	2301      	movs	r3, #1
 8005db0:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
#endif

#ifdef PRINT_ADXL375_DATA
    if (data_printed_prev && current_len > 0 && (sizeof(uart_buffer) - current_len) > 0) { current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "|"); }
 8005db4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d01a      	beq.n	8005df2 <main+0x1672>
 8005dbc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	dd16      	ble.n	8005df2 <main+0x1672>
 8005dc4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005dc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dcc:	d011      	beq.n	8005df2 <main+0x1672>
 8005dce:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005dd2:	4a64      	ldr	r2, [pc, #400]	@ (8005f64 <main+0x17e4>)
 8005dd4:	1898      	adds	r0, r3, r2
 8005dd6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005dda:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005dde:	4a63      	ldr	r2, [pc, #396]	@ (8005f6c <main+0x17ec>)
 8005de0:	4619      	mov	r1, r3
 8005de2:	f005 ff83 	bl	800bcec <sniprintf>
 8005de6:	4602      	mov	r2, r0
 8005de8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005dec:	4413      	add	r3, r2
 8005dee:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "H:%.1f,%.1f,%.1f", adxl_hi_g_x, adxl_hi_g_y, adxl_hi_g_z);
 8005df2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005df6:	4a5b      	ldr	r2, [pc, #364]	@ (8005f64 <main+0x17e4>)
 8005df8:	189e      	adds	r6, r3, r2
 8005dfa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005dfe:	f5c3 7a80 	rsb	sl, r3, #256	@ 0x100
 8005e02:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8005e06:	f7fa fbbf 	bl	8000588 <__aeabi_f2d>
 8005e0a:	4604      	mov	r4, r0
 8005e0c:	460d      	mov	r5, r1
 8005e0e:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8005e12:	f7fa fbb9 	bl	8000588 <__aeabi_f2d>
 8005e16:	4680      	mov	r8, r0
 8005e18:	4689      	mov	r9, r1
 8005e1a:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8005e1e:	f7fa fbb3 	bl	8000588 <__aeabi_f2d>
 8005e22:	4602      	mov	r2, r0
 8005e24:	460b      	mov	r3, r1
 8005e26:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005e2a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005e2e:	e9cd 4500 	strd	r4, r5, [sp]
 8005e32:	4a53      	ldr	r2, [pc, #332]	@ (8005f80 <main+0x1800>)
 8005e34:	4651      	mov	r1, sl
 8005e36:	4630      	mov	r0, r6
 8005e38:	f005 ff58 	bl	800bcec <sniprintf>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005e42:	4413      	add	r3, r2
 8005e44:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    data_printed_prev = true;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
#endif
    
#ifdef PRINT_QUATERNION_DATA
    if (data_printed_prev && current_len > 0 && (sizeof(uart_buffer) - current_len) > 0) { current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "|"); }
 8005e4e:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d01a      	beq.n	8005e8c <main+0x170c>
 8005e56:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	dd16      	ble.n	8005e8c <main+0x170c>
 8005e5e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005e62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e66:	d011      	beq.n	8005e8c <main+0x170c>
 8005e68:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005e6c:	4a3d      	ldr	r2, [pc, #244]	@ (8005f64 <main+0x17e4>)
 8005e6e:	1898      	adds	r0, r3, r2
 8005e70:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005e74:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005e78:	4a3c      	ldr	r2, [pc, #240]	@ (8005f6c <main+0x17ec>)
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	f005 ff36 	bl	800bcec <sniprintf>
 8005e80:	4602      	mov	r2, r0
 8005e82:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005e86:	4413      	add	r3, r2
 8005e88:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "Q:%.2f,%.2f,%.2f,%.2f", q0, q1, q2, q3);
 8005e8c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005e90:	4a34      	ldr	r2, [pc, #208]	@ (8005f64 <main+0x17e4>)
 8005e92:	189e      	adds	r6, r3, r2
 8005e94:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005e98:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005e9c:	607b      	str	r3, [r7, #4]
 8005e9e:	4b39      	ldr	r3, [pc, #228]	@ (8005f84 <main+0x1804>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7fa fb70 	bl	8000588 <__aeabi_f2d>
 8005ea8:	4604      	mov	r4, r0
 8005eaa:	460d      	mov	r5, r1
 8005eac:	4b36      	ldr	r3, [pc, #216]	@ (8005f88 <main+0x1808>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7fa fb69 	bl	8000588 <__aeabi_f2d>
 8005eb6:	4680      	mov	r8, r0
 8005eb8:	4689      	mov	r9, r1
 8005eba:	4b34      	ldr	r3, [pc, #208]	@ (8005f8c <main+0x180c>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7fa fb62 	bl	8000588 <__aeabi_f2d>
 8005ec4:	4682      	mov	sl, r0
 8005ec6:	468b      	mov	fp, r1
 8005ec8:	4b31      	ldr	r3, [pc, #196]	@ (8005f90 <main+0x1810>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7fa fb5b 	bl	8000588 <__aeabi_f2d>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005eda:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8005ede:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005ee2:	e9cd 4500 	strd	r4, r5, [sp]
 8005ee6:	4a2b      	ldr	r2, [pc, #172]	@ (8005f94 <main+0x1814>)
 8005ee8:	6879      	ldr	r1, [r7, #4]
 8005eea:	4630      	mov	r0, r6
 8005eec:	f005 fefe 	bl	800bcec <sniprintf>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    data_printed_prev = true;
 8005efc:	2301      	movs	r3, #1
 8005efe:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
#endif

#ifdef PRINT_LOOP_EXEC_TIME
    if (data_printed_prev && current_len > 0 && (sizeof(uart_buffer) - current_len) > 0) { current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "|"); }
 8005f02:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d01a      	beq.n	8005f40 <main+0x17c0>
 8005f0a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	dd16      	ble.n	8005f40 <main+0x17c0>
 8005f12:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f1a:	d011      	beq.n	8005f40 <main+0x17c0>
 8005f1c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005f20:	4a10      	ldr	r2, [pc, #64]	@ (8005f64 <main+0x17e4>)
 8005f22:	1898      	adds	r0, r3, r2
 8005f24:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005f28:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005f2c:	4a0f      	ldr	r2, [pc, #60]	@ (8005f6c <main+0x17ec>)
 8005f2e:	4619      	mov	r1, r3
 8005f30:	f005 fedc 	bl	800bcec <sniprintf>
 8005f34:	4602      	mov	r2, r0
 8005f36:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "L:%lums%s",
 8005f40:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005f44:	4a07      	ldr	r2, [pc, #28]	@ (8005f64 <main+0x17e4>)
 8005f46:	1898      	adds	r0, r3, r2
 8005f48:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005f4c:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8005f50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f54:	2b09      	cmp	r3, #9
 8005f56:	d921      	bls.n	8005f9c <main+0x181c>
                            execution_time_ms,
                            (execution_time_ms >= TARGET_LOOP_PERIOD_MS && execution_time_ms != 0) ? " OV!" : "");
 8005f58:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d01d      	beq.n	8005f9c <main+0x181c>
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "L:%lums%s",
 8005f60:	4b0d      	ldr	r3, [pc, #52]	@ (8005f98 <main+0x1818>)
 8005f62:	e01c      	b.n	8005f9e <main+0x181e>
 8005f64:	20000c58 	.word	0x20000c58
 8005f68:	08010e4c 	.word	0x08010e4c
 8005f6c:	08010e34 	.word	0x08010e34
 8005f70:	08010e5c 	.word	0x08010e5c
 8005f74:	20000db4 	.word	0x20000db4
 8005f78:	20000db8 	.word	0x20000db8
 8005f7c:	08010e60 	.word	0x08010e60
 8005f80:	08010e70 	.word	0x08010e70
 8005f84:	20000004 	.word	0x20000004
 8005f88:	2000033c 	.word	0x2000033c
 8005f8c:	20000340 	.word	0x20000340
 8005f90:	20000344 	.word	0x20000344
 8005f94:	08010e84 	.word	0x08010e84
 8005f98:	08010e9c 	.word	0x08010e9c
 8005f9c:	4b88      	ldr	r3, [pc, #544]	@ (80061c0 <main+0x1a40>)
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005fa4:	4a87      	ldr	r2, [pc, #540]	@ (80061c4 <main+0x1a44>)
 8005fa6:	f005 fea1 	bl	800bcec <sniprintf>
 8005faa:	4602      	mov	r2, r0
 8005fac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005fb0:	4413      	add	r3, r2
 8005fb2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    data_printed_prev = true; // Though this is last, set it for consistency
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
#endif

#ifdef PRINT_KALMAN_DATA
    if (data_printed_prev && current_len > 0 && (sizeof(uart_buffer) - current_len) > 0) { current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "|"); }
 8005fbc:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d01a      	beq.n	8005ffa <main+0x187a>
 8005fc4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	dd16      	ble.n	8005ffa <main+0x187a>
 8005fcc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005fd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fd4:	d011      	beq.n	8005ffa <main+0x187a>
 8005fd6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005fda:	4a7b      	ldr	r2, [pc, #492]	@ (80061c8 <main+0x1a48>)
 8005fdc:	1898      	adds	r0, r3, r2
 8005fde:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005fe2:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005fe6:	4a79      	ldr	r2, [pc, #484]	@ (80061cc <main+0x1a4c>)
 8005fe8:	4619      	mov	r1, r3
 8005fea:	f005 fe7f 	bl	800bcec <sniprintf>
 8005fee:	4602      	mov	r2, r0
 8005ff0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005ff4:	4413      	add	r3, r2
 8005ff6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "KF:Alt%.2f,Vel%.2f", kf_altitude_velocity.altitude_m, kf_altitude_velocity.vertical_velocity_mps);
 8005ffa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005ffe:	4a72      	ldr	r2, [pc, #456]	@ (80061c8 <main+0x1a48>)
 8006000:	189e      	adds	r6, r3, r2
 8006002:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006006:	f5c3 7880 	rsb	r8, r3, #256	@ 0x100
 800600a:	4b71      	ldr	r3, [pc, #452]	@ (80061d0 <main+0x1a50>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4618      	mov	r0, r3
 8006010:	f7fa faba 	bl	8000588 <__aeabi_f2d>
 8006014:	4604      	mov	r4, r0
 8006016:	460d      	mov	r5, r1
 8006018:	4b6d      	ldr	r3, [pc, #436]	@ (80061d0 <main+0x1a50>)
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	4618      	mov	r0, r3
 800601e:	f7fa fab3 	bl	8000588 <__aeabi_f2d>
 8006022:	4602      	mov	r2, r0
 8006024:	460b      	mov	r3, r1
 8006026:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800602a:	e9cd 4500 	strd	r4, r5, [sp]
 800602e:	4a69      	ldr	r2, [pc, #420]	@ (80061d4 <main+0x1a54>)
 8006030:	4641      	mov	r1, r8
 8006032:	4630      	mov	r0, r6
 8006034:	f005 fe5a 	bl	800bcec <sniprintf>
 8006038:	4602      	mov	r2, r0
 800603a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800603e:	4413      	add	r3, r2
 8006040:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    data_printed_prev = true;
 8006044:	2301      	movs	r3, #1
 8006046:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
#endif

    // Flight Phase Print
    if (data_printed_prev && current_len > 0 && (sizeof(uart_buffer) - current_len) > 2) { // Need space for |FP:X
 800604a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800604e:	2b00      	cmp	r3, #0
 8006050:	d01b      	beq.n	800608a <main+0x190a>
 8006052:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006056:	2b00      	cmp	r3, #0
 8006058:	dd17      	ble.n	800608a <main+0x190a>
 800605a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800605e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8006062:	2b02      	cmp	r3, #2
 8006064:	d911      	bls.n	800608a <main+0x190a>
        current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "|");
 8006066:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800606a:	4a57      	ldr	r2, [pc, #348]	@ (80061c8 <main+0x1a48>)
 800606c:	1898      	adds	r0, r3, r2
 800606e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006072:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8006076:	4a55      	ldr	r2, [pc, #340]	@ (80061cc <main+0x1a4c>)
 8006078:	4619      	mov	r1, r3
 800607a:	f005 fe37 	bl	800bcec <sniprintf>
 800607e:	4602      	mov	r2, r0
 8006080:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006084:	4413      	add	r3, r2
 8006086:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    }
    char phase_char = 'U'; // Unknown/default
 800608a:	2355      	movs	r3, #85	@ 0x55
 800608c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
    switch (flight_state_machine.flight_state) {
 8006090:	4b51      	ldr	r3, [pc, #324]	@ (80061d8 <main+0x1a58>)
 8006092:	781b      	ldrb	r3, [r3, #0]
 8006094:	2b05      	cmp	r3, #5
 8006096:	d827      	bhi.n	80060e8 <main+0x1968>
 8006098:	a201      	add	r2, pc, #4	@ (adr r2, 80060a0 <main+0x1920>)
 800609a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800609e:	bf00      	nop
 80060a0:	080060b9 	.word	0x080060b9
 80060a4:	080060c1 	.word	0x080060c1
 80060a8:	080060c9 	.word	0x080060c9
 80060ac:	080060d1 	.word	0x080060d1
 80060b0:	080060d9 	.word	0x080060d9
 80060b4:	080060e1 	.word	0x080060e1
        case READY:     phase_char = 'R'; break;
 80060b8:	2352      	movs	r3, #82	@ 0x52
 80060ba:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80060be:	e013      	b.n	80060e8 <main+0x1968>
        case THRUSTING: phase_char = 'T'; break;
 80060c0:	2354      	movs	r3, #84	@ 0x54
 80060c2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80060c6:	e00f      	b.n	80060e8 <main+0x1968>
        case COASTING:  phase_char = 'C'; break;
 80060c8:	2343      	movs	r3, #67	@ 0x43
 80060ca:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80060ce:	e00b      	b.n	80060e8 <main+0x1968>
        case DROGUE:    phase_char = 'D'; break;
 80060d0:	2344      	movs	r3, #68	@ 0x44
 80060d2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80060d6:	e007      	b.n	80060e8 <main+0x1968>
        case MAIN:      phase_char = 'M'; break;
 80060d8:	234d      	movs	r3, #77	@ 0x4d
 80060da:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80060de:	e003      	b.n	80060e8 <main+0x1968>
        case TOUCHDOWN: phase_char = 'L'; break; // L for Landed/Touchdown
 80060e0:	234c      	movs	r3, #76	@ 0x4c
 80060e2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80060e6:	bf00      	nop
    }
    current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "FP:%c", phase_char);
 80060e8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80060ec:	4a36      	ldr	r2, [pc, #216]	@ (80061c8 <main+0x1a48>)
 80060ee:	1898      	adds	r0, r3, r2
 80060f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80060f4:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 80060f8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80060fc:	4a37      	ldr	r2, [pc, #220]	@ (80061dc <main+0x1a5c>)
 80060fe:	f005 fdf5 	bl	800bcec <sniprintf>
 8006102:	4602      	mov	r2, r0
 8006104:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006108:	4413      	add	r3, r2
 800610a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    // No need to set data_printed_prev = true; as this is the last item before newline typically

    // Add newline if any data was printed
    if (current_len > 0) {
 800610e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006112:	2b00      	cmp	r3, #0
 8006114:	dd11      	ble.n	800613a <main+0x19ba>
        current_len += snprintf(uart_buffer + current_len, sizeof(uart_buffer) - current_len, "\r\n");
 8006116:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800611a:	4a2b      	ldr	r2, [pc, #172]	@ (80061c8 <main+0x1a48>)
 800611c:	1898      	adds	r0, r3, r2
 800611e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006122:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8006126:	4a2e      	ldr	r2, [pc, #184]	@ (80061e0 <main+0x1a60>)
 8006128:	4619      	mov	r1, r3
 800612a:	f005 fddf 	bl	800bcec <sniprintf>
 800612e:	4602      	mov	r2, r0
 8006130:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006134:	4413      	add	r3, r2
 8006136:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    }

    if (current_len > 0 && (size_t)current_len < sizeof(uart_buffer)) { // Check if anything was written and buffer not overflowed by snprintf
 800613a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800613e:	2b00      	cmp	r3, #0
 8006140:	dd0d      	ble.n	800615e <main+0x19de>
 8006142:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006146:	2bff      	cmp	r3, #255	@ 0xff
 8006148:	d809      	bhi.n	800615e <main+0x19de>
        HAL_UART_Transmit(&huart3, (uint8_t*)uart_buffer, current_len, HAL_MAX_DELAY);
 800614a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800614e:	b29a      	uxth	r2, r3
 8006150:	f04f 33ff 	mov.w	r3, #4294967295
 8006154:	491c      	ldr	r1, [pc, #112]	@ (80061c8 <main+0x1a48>)
 8006156:	4823      	ldr	r0, [pc, #140]	@ (80061e4 <main+0x1a64>)
 8006158:	f003 fef4 	bl	8009f44 <HAL_UART_Transmit>
 800615c:	e01e      	b.n	800619c <main+0x1a1c>
    } else if ((size_t)current_len >= sizeof(uart_buffer)) {
 800615e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006162:	2bff      	cmp	r3, #255	@ 0xff
 8006164:	d91a      	bls.n	800619c <main+0x1a1c>
        // Handle potential truncation / error in string formatting if buffer was too small
        char err_msg[] = "UART buffer overflow!\r\n";
 8006166:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800616a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800616e:	4a1e      	ldr	r2, [pc, #120]	@ (80061e8 <main+0x1a68>)
 8006170:	461c      	mov	r4, r3
 8006172:	4615      	mov	r5, r2
 8006174:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006176:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006178:	e895 0003 	ldmia.w	r5, {r0, r1}
 800617c:	e884 0003 	stmia.w	r4, {r0, r1}
        HAL_UART_Transmit(&huart3, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8006180:	f107 030c 	add.w	r3, r7, #12
 8006184:	4618      	mov	r0, r3
 8006186:	f7fa f893 	bl	80002b0 <strlen>
 800618a:	4603      	mov	r3, r0
 800618c:	b29a      	uxth	r2, r3
 800618e:	f107 010c 	add.w	r1, r7, #12
 8006192:	f04f 33ff 	mov.w	r3, #4294967295
 8006196:	4813      	ldr	r0, [pc, #76]	@ (80061e4 <main+0x1a64>)
 8006198:	f003 fed4 	bl	8009f44 <HAL_UART_Transmit>
    }


    if (execution_time_ms < TARGET_LOOP_PERIOD_MS) {
 800619c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80061a0:	2b09      	cmp	r3, #9
 80061a2:	f63f a9a7 	bhi.w	80054f4 <main+0xd74>
      uint32_t delay_ms = TARGET_LOOP_PERIOD_MS - execution_time_ms;
 80061a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80061aa:	f1c3 030a 	rsb	r3, r3, #10
 80061ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
      HAL_Delay(delay_ms);
 80061b2:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80061b6:	f000 fde1 	bl	8006d7c <HAL_Delay>
  {
 80061ba:	f7ff b99b 	b.w	80054f4 <main+0xd74>
 80061be:	bf00      	nop
 80061c0:	08010ea4 	.word	0x08010ea4
 80061c4:	08010ea8 	.word	0x08010ea8
 80061c8:	20000c58 	.word	0x20000c58
 80061cc:	08010e34 	.word	0x08010e34
 80061d0:	20000dbc 	.word	0x20000dbc
 80061d4:	08010eb4 	.word	0x08010eb4
 80061d8:	20000d74 	.word	0x20000d74
 80061dc:	08010ec8 	.word	0x08010ec8
 80061e0:	08010ed0 	.word	0x08010ed0
 80061e4:	2000048c 	.word	0x2000048c
 80061e8:	08010ed4 	.word	0x08010ed4

080061ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b094      	sub	sp, #80	@ 0x50
 80061f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80061f2:	f107 0320 	add.w	r3, r7, #32
 80061f6:	2230      	movs	r2, #48	@ 0x30
 80061f8:	2100      	movs	r1, #0
 80061fa:	4618      	mov	r0, r3
 80061fc:	f005 fe4e 	bl	800be9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006200:	f107 030c 	add.w	r3, r7, #12
 8006204:	2200      	movs	r2, #0
 8006206:	601a      	str	r2, [r3, #0]
 8006208:	605a      	str	r2, [r3, #4]
 800620a:	609a      	str	r2, [r3, #8]
 800620c:	60da      	str	r2, [r3, #12]
 800620e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8006210:	f002 fd80 	bl	8008d14 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006214:	4b27      	ldr	r3, [pc, #156]	@ (80062b4 <SystemClock_Config+0xc8>)
 8006216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006218:	4a26      	ldr	r2, [pc, #152]	@ (80062b4 <SystemClock_Config+0xc8>)
 800621a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800621e:	6413      	str	r3, [r2, #64]	@ 0x40
 8006220:	4b24      	ldr	r3, [pc, #144]	@ (80062b4 <SystemClock_Config+0xc8>)
 8006222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006224:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006228:	60bb      	str	r3, [r7, #8]
 800622a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800622c:	4b22      	ldr	r3, [pc, #136]	@ (80062b8 <SystemClock_Config+0xcc>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006234:	4a20      	ldr	r2, [pc, #128]	@ (80062b8 <SystemClock_Config+0xcc>)
 8006236:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800623a:	6013      	str	r3, [r2, #0]
 800623c:	4b1e      	ldr	r3, [pc, #120]	@ (80062b8 <SystemClock_Config+0xcc>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006244:	607b      	str	r3, [r7, #4]
 8006246:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006248:	2301      	movs	r3, #1
 800624a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800624c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8006250:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006252:	2302      	movs	r3, #2
 8006254:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006256:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800625a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800625c:	2304      	movs	r3, #4
 800625e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8006260:	2348      	movs	r3, #72	@ 0x48
 8006262:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006264:	2302      	movs	r3, #2
 8006266:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8006268:	2303      	movs	r3, #3
 800626a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800626c:	f107 0320 	add.w	r3, r7, #32
 8006270:	4618      	mov	r0, r3
 8006272:	f002 fd5f 	bl	8008d34 <HAL_RCC_OscConfig>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d001      	beq.n	8006280 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800627c:	f000 f9d4 	bl	8006628 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006280:	230f      	movs	r3, #15
 8006282:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006284:	2302      	movs	r3, #2
 8006286:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006288:	2300      	movs	r3, #0
 800628a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800628c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006290:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006292:	2300      	movs	r3, #0
 8006294:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006296:	f107 030c 	add.w	r3, r7, #12
 800629a:	2102      	movs	r1, #2
 800629c:	4618      	mov	r0, r3
 800629e:	f002 ffed 	bl	800927c <HAL_RCC_ClockConfig>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d001      	beq.n	80062ac <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80062a8:	f000 f9be 	bl	8006628 <Error_Handler>
  }
}
 80062ac:	bf00      	nop
 80062ae:	3750      	adds	r7, #80	@ 0x50
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	40023800 	.word	0x40023800
 80062b8:	40007000 	.word	0x40007000

080062bc <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80062c0:	4b1f      	ldr	r3, [pc, #124]	@ (8006340 <MX_ETH_Init+0x84>)
 80062c2:	4a20      	ldr	r2, [pc, #128]	@ (8006344 <MX_ETH_Init+0x88>)
 80062c4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80062c6:	4b20      	ldr	r3, [pc, #128]	@ (8006348 <MX_ETH_Init+0x8c>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80062cc:	4b1e      	ldr	r3, [pc, #120]	@ (8006348 <MX_ETH_Init+0x8c>)
 80062ce:	2280      	movs	r2, #128	@ 0x80
 80062d0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80062d2:	4b1d      	ldr	r3, [pc, #116]	@ (8006348 <MX_ETH_Init+0x8c>)
 80062d4:	22e1      	movs	r2, #225	@ 0xe1
 80062d6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80062d8:	4b1b      	ldr	r3, [pc, #108]	@ (8006348 <MX_ETH_Init+0x8c>)
 80062da:	2200      	movs	r2, #0
 80062dc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80062de:	4b1a      	ldr	r3, [pc, #104]	@ (8006348 <MX_ETH_Init+0x8c>)
 80062e0:	2200      	movs	r2, #0
 80062e2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80062e4:	4b18      	ldr	r3, [pc, #96]	@ (8006348 <MX_ETH_Init+0x8c>)
 80062e6:	2200      	movs	r2, #0
 80062e8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80062ea:	4b15      	ldr	r3, [pc, #84]	@ (8006340 <MX_ETH_Init+0x84>)
 80062ec:	4a16      	ldr	r2, [pc, #88]	@ (8006348 <MX_ETH_Init+0x8c>)
 80062ee:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80062f0:	4b13      	ldr	r3, [pc, #76]	@ (8006340 <MX_ETH_Init+0x84>)
 80062f2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80062f6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80062f8:	4b11      	ldr	r3, [pc, #68]	@ (8006340 <MX_ETH_Init+0x84>)
 80062fa:	4a14      	ldr	r2, [pc, #80]	@ (800634c <MX_ETH_Init+0x90>)
 80062fc:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80062fe:	4b10      	ldr	r3, [pc, #64]	@ (8006340 <MX_ETH_Init+0x84>)
 8006300:	4a13      	ldr	r2, [pc, #76]	@ (8006350 <MX_ETH_Init+0x94>)
 8006302:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8006304:	4b0e      	ldr	r3, [pc, #56]	@ (8006340 <MX_ETH_Init+0x84>)
 8006306:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800630a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800630c:	480c      	ldr	r0, [pc, #48]	@ (8006340 <MX_ETH_Init+0x84>)
 800630e:	f000 fe3f 	bl	8006f90 <HAL_ETH_Init>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d001      	beq.n	800631c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8006318:	f000 f986 	bl	8006628 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800631c:	2238      	movs	r2, #56	@ 0x38
 800631e:	2100      	movs	r1, #0
 8006320:	480c      	ldr	r0, [pc, #48]	@ (8006354 <MX_ETH_Init+0x98>)
 8006322:	f005 fdbb 	bl	800be9c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8006326:	4b0b      	ldr	r3, [pc, #44]	@ (8006354 <MX_ETH_Init+0x98>)
 8006328:	2221      	movs	r2, #33	@ 0x21
 800632a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800632c:	4b09      	ldr	r3, [pc, #36]	@ (8006354 <MX_ETH_Init+0x98>)
 800632e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8006332:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8006334:	4b07      	ldr	r3, [pc, #28]	@ (8006354 <MX_ETH_Init+0x98>)
 8006336:	2200      	movs	r2, #0
 8006338:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800633a:	bf00      	nop
 800633c:	bd80      	pop	{r7, pc}
 800633e:	bf00      	nop
 8006340:	20000388 	.word	0x20000388
 8006344:	40028000 	.word	0x40028000
 8006348:	20000de0 	.word	0x20000de0
 800634c:	20000280 	.word	0x20000280
 8006350:	200001e0 	.word	0x200001e0
 8006354:	20000350 	.word	0x20000350

08006358 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800635c:	4b1b      	ldr	r3, [pc, #108]	@ (80063cc <MX_I2C1_Init+0x74>)
 800635e:	4a1c      	ldr	r2, [pc, #112]	@ (80063d0 <MX_I2C1_Init+0x78>)
 8006360:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8006362:	4b1a      	ldr	r3, [pc, #104]	@ (80063cc <MX_I2C1_Init+0x74>)
 8006364:	4a1b      	ldr	r2, [pc, #108]	@ (80063d4 <MX_I2C1_Init+0x7c>)
 8006366:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8006368:	4b18      	ldr	r3, [pc, #96]	@ (80063cc <MX_I2C1_Init+0x74>)
 800636a:	2200      	movs	r2, #0
 800636c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800636e:	4b17      	ldr	r3, [pc, #92]	@ (80063cc <MX_I2C1_Init+0x74>)
 8006370:	2201      	movs	r2, #1
 8006372:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006374:	4b15      	ldr	r3, [pc, #84]	@ (80063cc <MX_I2C1_Init+0x74>)
 8006376:	2200      	movs	r2, #0
 8006378:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800637a:	4b14      	ldr	r3, [pc, #80]	@ (80063cc <MX_I2C1_Init+0x74>)
 800637c:	2200      	movs	r2, #0
 800637e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8006380:	4b12      	ldr	r3, [pc, #72]	@ (80063cc <MX_I2C1_Init+0x74>)
 8006382:	2200      	movs	r2, #0
 8006384:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006386:	4b11      	ldr	r3, [pc, #68]	@ (80063cc <MX_I2C1_Init+0x74>)
 8006388:	2200      	movs	r2, #0
 800638a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800638c:	4b0f      	ldr	r3, [pc, #60]	@ (80063cc <MX_I2C1_Init+0x74>)
 800638e:	2200      	movs	r2, #0
 8006390:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006392:	480e      	ldr	r0, [pc, #56]	@ (80063cc <MX_I2C1_Init+0x74>)
 8006394:	f001 fb42 	bl	8007a1c <HAL_I2C_Init>
 8006398:	4603      	mov	r3, r0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d001      	beq.n	80063a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800639e:	f000 f943 	bl	8006628 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80063a2:	2100      	movs	r1, #0
 80063a4:	4809      	ldr	r0, [pc, #36]	@ (80063cc <MX_I2C1_Init+0x74>)
 80063a6:	f002 fae3 	bl	8008970 <HAL_I2CEx_ConfigAnalogFilter>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d001      	beq.n	80063b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80063b0:	f000 f93a 	bl	8006628 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80063b4:	2100      	movs	r1, #0
 80063b6:	4805      	ldr	r0, [pc, #20]	@ (80063cc <MX_I2C1_Init+0x74>)
 80063b8:	f002 fb25 	bl	8008a06 <HAL_I2CEx_ConfigDigitalFilter>
 80063bc:	4603      	mov	r3, r0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d001      	beq.n	80063c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80063c2:	f000 f931 	bl	8006628 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80063c6:	bf00      	nop
 80063c8:	bd80      	pop	{r7, pc}
 80063ca:	bf00      	nop
 80063cc:	20000438 	.word	0x20000438
 80063d0:	40005400 	.word	0x40005400
 80063d4:	00808cd2 	.word	0x00808cd2

080063d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80063dc:	4b14      	ldr	r3, [pc, #80]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 80063de:	4a15      	ldr	r2, [pc, #84]	@ (8006434 <MX_USART3_UART_Init+0x5c>)
 80063e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80063e2:	4b13      	ldr	r3, [pc, #76]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 80063e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80063e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80063ea:	4b11      	ldr	r3, [pc, #68]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80063f0:	4b0f      	ldr	r3, [pc, #60]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 80063f2:	2200      	movs	r2, #0
 80063f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80063f6:	4b0e      	ldr	r3, [pc, #56]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 80063f8:	2200      	movs	r2, #0
 80063fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80063fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 80063fe:	220c      	movs	r2, #12
 8006400:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006402:	4b0b      	ldr	r3, [pc, #44]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 8006404:	2200      	movs	r2, #0
 8006406:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006408:	4b09      	ldr	r3, [pc, #36]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 800640a:	2200      	movs	r2, #0
 800640c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800640e:	4b08      	ldr	r3, [pc, #32]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 8006410:	2200      	movs	r2, #0
 8006412:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006414:	4b06      	ldr	r3, [pc, #24]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 8006416:	2200      	movs	r2, #0
 8006418:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800641a:	4805      	ldr	r0, [pc, #20]	@ (8006430 <MX_USART3_UART_Init+0x58>)
 800641c:	f003 fd44 	bl	8009ea8 <HAL_UART_Init>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	d001      	beq.n	800642a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8006426:	f000 f8ff 	bl	8006628 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800642a:	bf00      	nop
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	2000048c 	.word	0x2000048c
 8006434:	40004800 	.word	0x40004800

08006438 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800643c:	4b14      	ldr	r3, [pc, #80]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800643e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8006442:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8006444:	4b12      	ldr	r3, [pc, #72]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8006446:	2206      	movs	r2, #6
 8006448:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800644a:	4b11      	ldr	r3, [pc, #68]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800644c:	2202      	movs	r2, #2
 800644e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006450:	4b0f      	ldr	r3, [pc, #60]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8006452:	2200      	movs	r2, #0
 8006454:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006456:	4b0e      	ldr	r3, [pc, #56]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8006458:	2202      	movs	r2, #2
 800645a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800645c:	4b0c      	ldr	r3, [pc, #48]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800645e:	2201      	movs	r2, #1
 8006460:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006462:	4b0b      	ldr	r3, [pc, #44]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8006464:	2200      	movs	r2, #0
 8006466:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8006468:	4b09      	ldr	r3, [pc, #36]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800646a:	2200      	movs	r2, #0
 800646c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800646e:	4b08      	ldr	r3, [pc, #32]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8006470:	2201      	movs	r2, #1
 8006472:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8006474:	4b06      	ldr	r3, [pc, #24]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8006476:	2200      	movs	r2, #0
 8006478:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800647a:	4805      	ldr	r0, [pc, #20]	@ (8006490 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800647c:	f002 fb0f 	bl	8008a9e <HAL_PCD_Init>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d001      	beq.n	800648a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8006486:	f000 f8cf 	bl	8006628 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800648a:	bf00      	nop
 800648c:	bd80      	pop	{r7, pc}
 800648e:	bf00      	nop
 8006490:	20000514 	.word	0x20000514

08006494 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b08c      	sub	sp, #48	@ 0x30
 8006498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800649a:	f107 031c 	add.w	r3, r7, #28
 800649e:	2200      	movs	r2, #0
 80064a0:	601a      	str	r2, [r3, #0]
 80064a2:	605a      	str	r2, [r3, #4]
 80064a4:	609a      	str	r2, [r3, #8]
 80064a6:	60da      	str	r2, [r3, #12]
 80064a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80064aa:	4b59      	ldr	r3, [pc, #356]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ae:	4a58      	ldr	r2, [pc, #352]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064b0:	f043 0304 	orr.w	r3, r3, #4
 80064b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80064b6:	4b56      	ldr	r3, [pc, #344]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ba:	f003 0304 	and.w	r3, r3, #4
 80064be:	61bb      	str	r3, [r7, #24]
 80064c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80064c2:	4b53      	ldr	r3, [pc, #332]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064c6:	4a52      	ldr	r2, [pc, #328]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80064ce:	4b50      	ldr	r3, [pc, #320]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064d6:	617b      	str	r3, [r7, #20]
 80064d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80064da:	4b4d      	ldr	r3, [pc, #308]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064de:	4a4c      	ldr	r2, [pc, #304]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064e0:	f043 0301 	orr.w	r3, r3, #1
 80064e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80064e6:	4b4a      	ldr	r3, [pc, #296]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	613b      	str	r3, [r7, #16]
 80064f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80064f2:	4b47      	ldr	r3, [pc, #284]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f6:	4a46      	ldr	r2, [pc, #280]	@ (8006610 <MX_GPIO_Init+0x17c>)
 80064f8:	f043 0302 	orr.w	r3, r3, #2
 80064fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80064fe:	4b44      	ldr	r3, [pc, #272]	@ (8006610 <MX_GPIO_Init+0x17c>)
 8006500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006502:	f003 0302 	and.w	r3, r3, #2
 8006506:	60fb      	str	r3, [r7, #12]
 8006508:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE(); /* Added for PF12 */
 800650a:	4b41      	ldr	r3, [pc, #260]	@ (8006610 <MX_GPIO_Init+0x17c>)
 800650c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800650e:	4a40      	ldr	r2, [pc, #256]	@ (8006610 <MX_GPIO_Init+0x17c>)
 8006510:	f043 0320 	orr.w	r3, r3, #32
 8006514:	6313      	str	r3, [r2, #48]	@ 0x30
 8006516:	4b3e      	ldr	r3, [pc, #248]	@ (8006610 <MX_GPIO_Init+0x17c>)
 8006518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800651a:	f003 0320 	and.w	r3, r3, #32
 800651e:	60bb      	str	r3, [r7, #8]
 8006520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006522:	4b3b      	ldr	r3, [pc, #236]	@ (8006610 <MX_GPIO_Init+0x17c>)
 8006524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006526:	4a3a      	ldr	r2, [pc, #232]	@ (8006610 <MX_GPIO_Init+0x17c>)
 8006528:	f043 0308 	orr.w	r3, r3, #8
 800652c:	6313      	str	r3, [r2, #48]	@ 0x30
 800652e:	4b38      	ldr	r3, [pc, #224]	@ (8006610 <MX_GPIO_Init+0x17c>)
 8006530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006532:	f003 0308 	and.w	r3, r3, #8
 8006536:	607b      	str	r3, [r7, #4]
 8006538:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800653a:	4b35      	ldr	r3, [pc, #212]	@ (8006610 <MX_GPIO_Init+0x17c>)
 800653c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800653e:	4a34      	ldr	r2, [pc, #208]	@ (8006610 <MX_GPIO_Init+0x17c>)
 8006540:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006544:	6313      	str	r3, [r2, #48]	@ 0x30
 8006546:	4b32      	ldr	r3, [pc, #200]	@ (8006610 <MX_GPIO_Init+0x17c>)
 8006548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800654a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800654e:	603b      	str	r3, [r7, #0]
 8006550:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8006552:	2200      	movs	r2, #0
 8006554:	f244 0181 	movw	r1, #16513	@ 0x4081
 8006558:	482e      	ldr	r0, [pc, #184]	@ (8006614 <MX_GPIO_Init+0x180>)
 800655a:	f001 fa2b 	bl	80079b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800655e:	2200      	movs	r2, #0
 8006560:	2140      	movs	r1, #64	@ 0x40
 8006562:	482d      	ldr	r0, [pc, #180]	@ (8006618 <MX_GPIO_Init+0x184>)
 8006564:	f001 fa26 	bl	80079b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8006568:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800656c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800656e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006572:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006574:	2300      	movs	r3, #0
 8006576:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8006578:	f107 031c 	add.w	r3, r7, #28
 800657c:	4619      	mov	r1, r3
 800657e:	4827      	ldr	r0, [pc, #156]	@ (800661c <MX_GPIO_Init+0x188>)
 8006580:	f001 f854 	bl	800762c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8006584:	f244 0381 	movw	r3, #16513	@ 0x4081
 8006588:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800658a:	2301      	movs	r3, #1
 800658c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800658e:	2300      	movs	r3, #0
 8006590:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006592:	2300      	movs	r3, #0
 8006594:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006596:	f107 031c 	add.w	r3, r7, #28
 800659a:	4619      	mov	r1, r3
 800659c:	481d      	ldr	r0, [pc, #116]	@ (8006614 <MX_GPIO_Init+0x180>)
 800659e:	f001 f845 	bl	800762c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80065a2:	2340      	movs	r3, #64	@ 0x40
 80065a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80065a6:	2301      	movs	r3, #1
 80065a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065aa:	2300      	movs	r3, #0
 80065ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80065ae:	2300      	movs	r3, #0
 80065b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80065b2:	f107 031c 	add.w	r3, r7, #28
 80065b6:	4619      	mov	r1, r3
 80065b8:	4817      	ldr	r0, [pc, #92]	@ (8006618 <MX_GPIO_Init+0x184>)
 80065ba:	f001 f837 	bl	800762c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80065be:	2380      	movs	r3, #128	@ 0x80
 80065c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80065c2:	2300      	movs	r3, #0
 80065c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065c6:	2300      	movs	r3, #0
 80065c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80065ca:	f107 031c 	add.w	r3, r7, #28
 80065ce:	4619      	mov	r1, r3
 80065d0:	4811      	ldr	r0, [pc, #68]	@ (8006618 <MX_GPIO_Init+0x184>)
 80065d2:	f001 f82b 	bl	800762c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80065d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80065da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80065dc:	2300      	movs	r3, #0
 80065de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80065e0:	2301      	movs	r3, #1
 80065e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80065e4:	f107 031c 	add.w	r3, r7, #28
 80065e8:	4619      	mov	r1, r3
 80065ea:	480d      	ldr	r0, [pc, #52]	@ (8006620 <MX_GPIO_Init+0x18c>)
 80065ec:	f001 f81e 	bl	800762c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 for Launch Detect */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80065f0:	2340      	movs	r3, #64	@ 0x40
 80065f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80065f4:	2300      	movs	r3, #0
 80065f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80065f8:	2301      	movs	r3, #1
 80065fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065fc:	f107 031c 	add.w	r3, r7, #28
 8006600:	4619      	mov	r1, r3
 8006602:	4808      	ldr	r0, [pc, #32]	@ (8006624 <MX_GPIO_Init+0x190>)
 8006604:	f001 f812 	bl	800762c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8006608:	bf00      	nop
 800660a:	3730      	adds	r7, #48	@ 0x30
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}
 8006610:	40023800 	.word	0x40023800
 8006614:	40020400 	.word	0x40020400
 8006618:	40021800 	.word	0x40021800
 800661c:	40020800 	.word	0x40020800
 8006620:	40021400 	.word	0x40021400
 8006624:	40020000 	.word	0x40020000

08006628 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006628:	b480      	push	{r7}
 800662a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800662c:	b672      	cpsid	i
}
 800662e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006630:	bf00      	nop
 8006632:	e7fd      	b.n	8006630 <Error_Handler+0x8>

08006634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800663a:	4b0f      	ldr	r3, [pc, #60]	@ (8006678 <HAL_MspInit+0x44>)
 800663c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800663e:	4a0e      	ldr	r2, [pc, #56]	@ (8006678 <HAL_MspInit+0x44>)
 8006640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006644:	6413      	str	r3, [r2, #64]	@ 0x40
 8006646:	4b0c      	ldr	r3, [pc, #48]	@ (8006678 <HAL_MspInit+0x44>)
 8006648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800664e:	607b      	str	r3, [r7, #4]
 8006650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006652:	4b09      	ldr	r3, [pc, #36]	@ (8006678 <HAL_MspInit+0x44>)
 8006654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006656:	4a08      	ldr	r2, [pc, #32]	@ (8006678 <HAL_MspInit+0x44>)
 8006658:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800665c:	6453      	str	r3, [r2, #68]	@ 0x44
 800665e:	4b06      	ldr	r3, [pc, #24]	@ (8006678 <HAL_MspInit+0x44>)
 8006660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006662:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006666:	603b      	str	r3, [r7, #0]
 8006668:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800666a:	bf00      	nop
 800666c:	370c      	adds	r7, #12
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr
 8006676:	bf00      	nop
 8006678:	40023800 	.word	0x40023800

0800667c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b08e      	sub	sp, #56	@ 0x38
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006684:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006688:	2200      	movs	r2, #0
 800668a:	601a      	str	r2, [r3, #0]
 800668c:	605a      	str	r2, [r3, #4]
 800668e:	609a      	str	r2, [r3, #8]
 8006690:	60da      	str	r2, [r3, #12]
 8006692:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a4e      	ldr	r2, [pc, #312]	@ (80067d4 <HAL_ETH_MspInit+0x158>)
 800669a:	4293      	cmp	r3, r2
 800669c:	f040 8096 	bne.w	80067cc <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80066a0:	4b4d      	ldr	r3, [pc, #308]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a4:	4a4c      	ldr	r2, [pc, #304]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80066aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80066ac:	4b4a      	ldr	r3, [pc, #296]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066b4:	623b      	str	r3, [r7, #32]
 80066b6:	6a3b      	ldr	r3, [r7, #32]
 80066b8:	4b47      	ldr	r3, [pc, #284]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066bc:	4a46      	ldr	r2, [pc, #280]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80066c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80066c4:	4b44      	ldr	r3, [pc, #272]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80066cc:	61fb      	str	r3, [r7, #28]
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	4b41      	ldr	r3, [pc, #260]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d4:	4a40      	ldr	r2, [pc, #256]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80066da:	6313      	str	r3, [r2, #48]	@ 0x30
 80066dc:	4b3e      	ldr	r3, [pc, #248]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066e4:	61bb      	str	r3, [r7, #24]
 80066e6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80066e8:	4b3b      	ldr	r3, [pc, #236]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ec:	4a3a      	ldr	r2, [pc, #232]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066ee:	f043 0304 	orr.w	r3, r3, #4
 80066f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80066f4:	4b38      	ldr	r3, [pc, #224]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 80066f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066f8:	f003 0304 	and.w	r3, r3, #4
 80066fc:	617b      	str	r3, [r7, #20]
 80066fe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006700:	4b35      	ldr	r3, [pc, #212]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 8006702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006704:	4a34      	ldr	r2, [pc, #208]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 8006706:	f043 0301 	orr.w	r3, r3, #1
 800670a:	6313      	str	r3, [r2, #48]	@ 0x30
 800670c:	4b32      	ldr	r3, [pc, #200]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 800670e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006710:	f003 0301 	and.w	r3, r3, #1
 8006714:	613b      	str	r3, [r7, #16]
 8006716:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006718:	4b2f      	ldr	r3, [pc, #188]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 800671a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800671c:	4a2e      	ldr	r2, [pc, #184]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 800671e:	f043 0302 	orr.w	r3, r3, #2
 8006722:	6313      	str	r3, [r2, #48]	@ 0x30
 8006724:	4b2c      	ldr	r3, [pc, #176]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 8006726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	60fb      	str	r3, [r7, #12]
 800672e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006730:	4b29      	ldr	r3, [pc, #164]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 8006732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006734:	4a28      	ldr	r2, [pc, #160]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 8006736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800673a:	6313      	str	r3, [r2, #48]	@ 0x30
 800673c:	4b26      	ldr	r3, [pc, #152]	@ (80067d8 <HAL_ETH_MspInit+0x15c>)
 800673e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006744:	60bb      	str	r3, [r7, #8]
 8006746:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8006748:	2332      	movs	r3, #50	@ 0x32
 800674a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800674c:	2302      	movs	r3, #2
 800674e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006750:	2300      	movs	r3, #0
 8006752:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006754:	2303      	movs	r3, #3
 8006756:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006758:	230b      	movs	r3, #11
 800675a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800675c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006760:	4619      	mov	r1, r3
 8006762:	481e      	ldr	r0, [pc, #120]	@ (80067dc <HAL_ETH_MspInit+0x160>)
 8006764:	f000 ff62 	bl	800762c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8006768:	2386      	movs	r3, #134	@ 0x86
 800676a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800676c:	2302      	movs	r3, #2
 800676e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006770:	2300      	movs	r3, #0
 8006772:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006774:	2303      	movs	r3, #3
 8006776:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006778:	230b      	movs	r3, #11
 800677a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800677c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006780:	4619      	mov	r1, r3
 8006782:	4817      	ldr	r0, [pc, #92]	@ (80067e0 <HAL_ETH_MspInit+0x164>)
 8006784:	f000 ff52 	bl	800762c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8006788:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800678c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800678e:	2302      	movs	r3, #2
 8006790:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006792:	2300      	movs	r3, #0
 8006794:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006796:	2303      	movs	r3, #3
 8006798:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800679a:	230b      	movs	r3, #11
 800679c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800679e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067a2:	4619      	mov	r1, r3
 80067a4:	480f      	ldr	r0, [pc, #60]	@ (80067e4 <HAL_ETH_MspInit+0x168>)
 80067a6:	f000 ff41 	bl	800762c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80067aa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80067ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067b0:	2302      	movs	r3, #2
 80067b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067b4:	2300      	movs	r3, #0
 80067b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80067b8:	2303      	movs	r3, #3
 80067ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80067bc:	230b      	movs	r3, #11
 80067be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80067c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067c4:	4619      	mov	r1, r3
 80067c6:	4808      	ldr	r0, [pc, #32]	@ (80067e8 <HAL_ETH_MspInit+0x16c>)
 80067c8:	f000 ff30 	bl	800762c <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80067cc:	bf00      	nop
 80067ce:	3738      	adds	r7, #56	@ 0x38
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	40028000 	.word	0x40028000
 80067d8:	40023800 	.word	0x40023800
 80067dc:	40020800 	.word	0x40020800
 80067e0:	40020000 	.word	0x40020000
 80067e4:	40020400 	.word	0x40020400
 80067e8:	40021800 	.word	0x40021800

080067ec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b0aa      	sub	sp, #168	@ 0xa8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067f4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80067f8:	2200      	movs	r2, #0
 80067fa:	601a      	str	r2, [r3, #0]
 80067fc:	605a      	str	r2, [r3, #4]
 80067fe:	609a      	str	r2, [r3, #8]
 8006800:	60da      	str	r2, [r3, #12]
 8006802:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006804:	f107 0310 	add.w	r3, r7, #16
 8006808:	2284      	movs	r2, #132	@ 0x84
 800680a:	2100      	movs	r1, #0
 800680c:	4618      	mov	r0, r3
 800680e:	f005 fb45 	bl	800be9c <memset>
  if(hi2c->Instance==I2C1)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a22      	ldr	r2, [pc, #136]	@ (80068a0 <HAL_I2C_MspInit+0xb4>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d13c      	bne.n	8006896 <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800681c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006820:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8006822:	2300      	movs	r3, #0
 8006824:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006826:	f107 0310 	add.w	r3, r7, #16
 800682a:	4618      	mov	r0, r3
 800682c:	f002 ff4c 	bl	80096c8 <HAL_RCCEx_PeriphCLKConfig>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8006836:	f7ff fef7 	bl	8006628 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800683a:	4b1a      	ldr	r3, [pc, #104]	@ (80068a4 <HAL_I2C_MspInit+0xb8>)
 800683c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800683e:	4a19      	ldr	r2, [pc, #100]	@ (80068a4 <HAL_I2C_MspInit+0xb8>)
 8006840:	f043 0302 	orr.w	r3, r3, #2
 8006844:	6313      	str	r3, [r2, #48]	@ 0x30
 8006846:	4b17      	ldr	r3, [pc, #92]	@ (80068a4 <HAL_I2C_MspInit+0xb8>)
 8006848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800684a:	f003 0302 	and.w	r3, r3, #2
 800684e:	60fb      	str	r3, [r7, #12]
 8006850:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006852:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006856:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800685a:	2312      	movs	r3, #18
 800685c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006860:	2300      	movs	r3, #0
 8006862:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006866:	2303      	movs	r3, #3
 8006868:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800686c:	2304      	movs	r3, #4
 800686e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006872:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8006876:	4619      	mov	r1, r3
 8006878:	480b      	ldr	r0, [pc, #44]	@ (80068a8 <HAL_I2C_MspInit+0xbc>)
 800687a:	f000 fed7 	bl	800762c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800687e:	4b09      	ldr	r3, [pc, #36]	@ (80068a4 <HAL_I2C_MspInit+0xb8>)
 8006880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006882:	4a08      	ldr	r2, [pc, #32]	@ (80068a4 <HAL_I2C_MspInit+0xb8>)
 8006884:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006888:	6413      	str	r3, [r2, #64]	@ 0x40
 800688a:	4b06      	ldr	r3, [pc, #24]	@ (80068a4 <HAL_I2C_MspInit+0xb8>)
 800688c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800688e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006892:	60bb      	str	r3, [r7, #8]
 8006894:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8006896:	bf00      	nop
 8006898:	37a8      	adds	r7, #168	@ 0xa8
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	40005400 	.word	0x40005400
 80068a4:	40023800 	.word	0x40023800
 80068a8:	40020400 	.word	0x40020400

080068ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b0aa      	sub	sp, #168	@ 0xa8
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068b4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80068b8:	2200      	movs	r2, #0
 80068ba:	601a      	str	r2, [r3, #0]
 80068bc:	605a      	str	r2, [r3, #4]
 80068be:	609a      	str	r2, [r3, #8]
 80068c0:	60da      	str	r2, [r3, #12]
 80068c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80068c4:	f107 0310 	add.w	r3, r7, #16
 80068c8:	2284      	movs	r2, #132	@ 0x84
 80068ca:	2100      	movs	r1, #0
 80068cc:	4618      	mov	r0, r3
 80068ce:	f005 fae5 	bl	800be9c <memset>
  if(huart->Instance==USART3)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a22      	ldr	r2, [pc, #136]	@ (8006960 <HAL_UART_MspInit+0xb4>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d13c      	bne.n	8006956 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80068dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80068e0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80068e2:	2300      	movs	r3, #0
 80068e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80068e6:	f107 0310 	add.w	r3, r7, #16
 80068ea:	4618      	mov	r0, r3
 80068ec:	f002 feec 	bl	80096c8 <HAL_RCCEx_PeriphCLKConfig>
 80068f0:	4603      	mov	r3, r0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d001      	beq.n	80068fa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80068f6:	f7ff fe97 	bl	8006628 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80068fa:	4b1a      	ldr	r3, [pc, #104]	@ (8006964 <HAL_UART_MspInit+0xb8>)
 80068fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068fe:	4a19      	ldr	r2, [pc, #100]	@ (8006964 <HAL_UART_MspInit+0xb8>)
 8006900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006904:	6413      	str	r3, [r2, #64]	@ 0x40
 8006906:	4b17      	ldr	r3, [pc, #92]	@ (8006964 <HAL_UART_MspInit+0xb8>)
 8006908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800690a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800690e:	60fb      	str	r3, [r7, #12]
 8006910:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006912:	4b14      	ldr	r3, [pc, #80]	@ (8006964 <HAL_UART_MspInit+0xb8>)
 8006914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006916:	4a13      	ldr	r2, [pc, #76]	@ (8006964 <HAL_UART_MspInit+0xb8>)
 8006918:	f043 0308 	orr.w	r3, r3, #8
 800691c:	6313      	str	r3, [r2, #48]	@ 0x30
 800691e:	4b11      	ldr	r3, [pc, #68]	@ (8006964 <HAL_UART_MspInit+0xb8>)
 8006920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006922:	f003 0308 	and.w	r3, r3, #8
 8006926:	60bb      	str	r3, [r7, #8]
 8006928:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800692a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800692e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006932:	2302      	movs	r3, #2
 8006934:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006938:	2300      	movs	r3, #0
 800693a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800693e:	2303      	movs	r3, #3
 8006940:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006944:	2307      	movs	r3, #7
 8006946:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800694a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800694e:	4619      	mov	r1, r3
 8006950:	4805      	ldr	r0, [pc, #20]	@ (8006968 <HAL_UART_MspInit+0xbc>)
 8006952:	f000 fe6b 	bl	800762c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8006956:	bf00      	nop
 8006958:	37a8      	adds	r7, #168	@ 0xa8
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	40004800 	.word	0x40004800
 8006964:	40023800 	.word	0x40023800
 8006968:	40020c00 	.word	0x40020c00

0800696c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b0ac      	sub	sp, #176	@ 0xb0
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006974:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006978:	2200      	movs	r2, #0
 800697a:	601a      	str	r2, [r3, #0]
 800697c:	605a      	str	r2, [r3, #4]
 800697e:	609a      	str	r2, [r3, #8]
 8006980:	60da      	str	r2, [r3, #12]
 8006982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006984:	f107 0318 	add.w	r3, r7, #24
 8006988:	2284      	movs	r2, #132	@ 0x84
 800698a:	2100      	movs	r1, #0
 800698c:	4618      	mov	r0, r3
 800698e:	f005 fa85 	bl	800be9c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800699a:	d159      	bne.n	8006a50 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800699c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80069a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80069a2:	2300      	movs	r3, #0
 80069a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80069a8:	f107 0318 	add.w	r3, r7, #24
 80069ac:	4618      	mov	r0, r3
 80069ae:	f002 fe8b 	bl	80096c8 <HAL_RCCEx_PeriphCLKConfig>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d001      	beq.n	80069bc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80069b8:	f7ff fe36 	bl	8006628 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069bc:	4b26      	ldr	r3, [pc, #152]	@ (8006a58 <HAL_PCD_MspInit+0xec>)
 80069be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c0:	4a25      	ldr	r2, [pc, #148]	@ (8006a58 <HAL_PCD_MspInit+0xec>)
 80069c2:	f043 0301 	orr.w	r3, r3, #1
 80069c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80069c8:	4b23      	ldr	r3, [pc, #140]	@ (8006a58 <HAL_PCD_MspInit+0xec>)
 80069ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069cc:	f003 0301 	and.w	r3, r3, #1
 80069d0:	617b      	str	r3, [r7, #20]
 80069d2:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80069d4:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80069d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069dc:	2302      	movs	r3, #2
 80069de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069e2:	2300      	movs	r3, #0
 80069e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069e8:	2303      	movs	r3, #3
 80069ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80069ee:	230a      	movs	r3, #10
 80069f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069f4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80069f8:	4619      	mov	r1, r3
 80069fa:	4818      	ldr	r0, [pc, #96]	@ (8006a5c <HAL_PCD_MspInit+0xf0>)
 80069fc:	f000 fe16 	bl	800762c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8006a00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006a04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8006a14:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006a18:	4619      	mov	r1, r3
 8006a1a:	4810      	ldr	r0, [pc, #64]	@ (8006a5c <HAL_PCD_MspInit+0xf0>)
 8006a1c:	f000 fe06 	bl	800762c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006a20:	4b0d      	ldr	r3, [pc, #52]	@ (8006a58 <HAL_PCD_MspInit+0xec>)
 8006a22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a24:	4a0c      	ldr	r2, [pc, #48]	@ (8006a58 <HAL_PCD_MspInit+0xec>)
 8006a26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a2a:	6353      	str	r3, [r2, #52]	@ 0x34
 8006a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a58 <HAL_PCD_MspInit+0xec>)
 8006a2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a34:	613b      	str	r3, [r7, #16]
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	4b07      	ldr	r3, [pc, #28]	@ (8006a58 <HAL_PCD_MspInit+0xec>)
 8006a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a3c:	4a06      	ldr	r2, [pc, #24]	@ (8006a58 <HAL_PCD_MspInit+0xec>)
 8006a3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a42:	6453      	str	r3, [r2, #68]	@ 0x44
 8006a44:	4b04      	ldr	r3, [pc, #16]	@ (8006a58 <HAL_PCD_MspInit+0xec>)
 8006a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a4c:	60fb      	str	r3, [r7, #12]
 8006a4e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8006a50:	bf00      	nop
 8006a52:	37b0      	adds	r7, #176	@ 0xb0
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}
 8006a58:	40023800 	.word	0x40023800
 8006a5c:	40020000 	.word	0x40020000

08006a60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006a60:	b480      	push	{r7}
 8006a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006a64:	bf00      	nop
 8006a66:	e7fd      	b.n	8006a64 <NMI_Handler+0x4>

08006a68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006a6c:	bf00      	nop
 8006a6e:	e7fd      	b.n	8006a6c <HardFault_Handler+0x4>

08006a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006a70:	b480      	push	{r7}
 8006a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006a74:	bf00      	nop
 8006a76:	e7fd      	b.n	8006a74 <MemManage_Handler+0x4>

08006a78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006a7c:	bf00      	nop
 8006a7e:	e7fd      	b.n	8006a7c <BusFault_Handler+0x4>

08006a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006a80:	b480      	push	{r7}
 8006a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006a84:	bf00      	nop
 8006a86:	e7fd      	b.n	8006a84 <UsageFault_Handler+0x4>

08006a88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006a8c:	bf00      	nop
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr

08006a96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006a96:	b480      	push	{r7}
 8006a98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006a9a:	bf00      	nop
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006aa8:	bf00      	nop
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr

08006ab2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006ab2:	b580      	push	{r7, lr}
 8006ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006ab6:	f000 f941 	bl	8006d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006aba:	bf00      	nop
 8006abc:	bd80      	pop	{r7, pc}

08006abe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006abe:	b480      	push	{r7}
 8006ac0:	af00      	add	r7, sp, #0
  return 1;
 8006ac2:	2301      	movs	r3, #1
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr

08006ace <_kill>:

int _kill(int pid, int sig)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b082      	sub	sp, #8
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
 8006ad6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006ad8:	f005 fa32 	bl	800bf40 <__errno>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2216      	movs	r2, #22
 8006ae0:	601a      	str	r2, [r3, #0]
  return -1;
 8006ae2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3708      	adds	r7, #8
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <_exit>:

void _exit (int status)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b082      	sub	sp, #8
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006af6:	f04f 31ff 	mov.w	r1, #4294967295
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f7ff ffe7 	bl	8006ace <_kill>
  while (1) {}    /* Make sure we hang here */
 8006b00:	bf00      	nop
 8006b02:	e7fd      	b.n	8006b00 <_exit+0x12>

08006b04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b086      	sub	sp, #24
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b10:	2300      	movs	r3, #0
 8006b12:	617b      	str	r3, [r7, #20]
 8006b14:	e00a      	b.n	8006b2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006b16:	f3af 8000 	nop.w
 8006b1a:	4601      	mov	r1, r0
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	1c5a      	adds	r2, r3, #1
 8006b20:	60ba      	str	r2, [r7, #8]
 8006b22:	b2ca      	uxtb	r2, r1
 8006b24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	3301      	adds	r3, #1
 8006b2a:	617b      	str	r3, [r7, #20]
 8006b2c:	697a      	ldr	r2, [r7, #20]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	dbf0      	blt.n	8006b16 <_read+0x12>
  }

  return len;
 8006b34:	687b      	ldr	r3, [r7, #4]
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3718      	adds	r7, #24
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}

08006b3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b086      	sub	sp, #24
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	60f8      	str	r0, [r7, #12]
 8006b46:	60b9      	str	r1, [r7, #8]
 8006b48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	617b      	str	r3, [r7, #20]
 8006b4e:	e009      	b.n	8006b64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	1c5a      	adds	r2, r3, #1
 8006b54:	60ba      	str	r2, [r7, #8]
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	3301      	adds	r3, #1
 8006b62:	617b      	str	r3, [r7, #20]
 8006b64:	697a      	ldr	r2, [r7, #20]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	dbf1      	blt.n	8006b50 <_write+0x12>
  }
  return len;
 8006b6c:	687b      	ldr	r3, [r7, #4]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3718      	adds	r7, #24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}

08006b76 <_close>:

int _close(int file)
{
 8006b76:	b480      	push	{r7}
 8006b78:	b083      	sub	sp, #12
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006b7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	370c      	adds	r7, #12
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr

08006b8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006b8e:	b480      	push	{r7}
 8006b90:	b083      	sub	sp, #12
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
 8006b96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006b9e:	605a      	str	r2, [r3, #4]
  return 0;
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	370c      	adds	r7, #12
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr

08006bae <_isatty>:

int _isatty(int file)
{
 8006bae:	b480      	push	{r7}
 8006bb0:	b083      	sub	sp, #12
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006bb6:	2301      	movs	r3, #1
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b085      	sub	sp, #20
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3714      	adds	r7, #20
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr
	...

08006be0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b086      	sub	sp, #24
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006be8:	4a14      	ldr	r2, [pc, #80]	@ (8006c3c <_sbrk+0x5c>)
 8006bea:	4b15      	ldr	r3, [pc, #84]	@ (8006c40 <_sbrk+0x60>)
 8006bec:	1ad3      	subs	r3, r2, r3
 8006bee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006bf4:	4b13      	ldr	r3, [pc, #76]	@ (8006c44 <_sbrk+0x64>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d102      	bne.n	8006c02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006bfc:	4b11      	ldr	r3, [pc, #68]	@ (8006c44 <_sbrk+0x64>)
 8006bfe:	4a12      	ldr	r2, [pc, #72]	@ (8006c48 <_sbrk+0x68>)
 8006c00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006c02:	4b10      	ldr	r3, [pc, #64]	@ (8006c44 <_sbrk+0x64>)
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4413      	add	r3, r2
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d207      	bcs.n	8006c20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006c10:	f005 f996 	bl	800bf40 <__errno>
 8006c14:	4603      	mov	r3, r0
 8006c16:	220c      	movs	r2, #12
 8006c18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c1e:	e009      	b.n	8006c34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006c20:	4b08      	ldr	r3, [pc, #32]	@ (8006c44 <_sbrk+0x64>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006c26:	4b07      	ldr	r3, [pc, #28]	@ (8006c44 <_sbrk+0x64>)
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	4a05      	ldr	r2, [pc, #20]	@ (8006c44 <_sbrk+0x64>)
 8006c30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006c32:	68fb      	ldr	r3, [r7, #12]
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3718      	adds	r7, #24
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	20050000 	.word	0x20050000
 8006c40:	00000400 	.word	0x00000400
 8006c44:	20000de8 	.word	0x20000de8
 8006c48:	20000f40 	.word	0x20000f40

08006c4c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006c50:	4b06      	ldr	r3, [pc, #24]	@ (8006c6c <SystemInit+0x20>)
 8006c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c56:	4a05      	ldr	r2, [pc, #20]	@ (8006c6c <SystemInit+0x20>)
 8006c58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006c5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006c60:	bf00      	nop
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr
 8006c6a:	bf00      	nop
 8006c6c:	e000ed00 	.word	0xe000ed00

08006c70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006c70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006ca8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006c74:	f7ff ffea 	bl	8006c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006c78:	480c      	ldr	r0, [pc, #48]	@ (8006cac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006c7a:	490d      	ldr	r1, [pc, #52]	@ (8006cb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8006cb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006c7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006c80:	e002      	b.n	8006c88 <LoopCopyDataInit>

08006c82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006c82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006c84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006c86:	3304      	adds	r3, #4

08006c88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006c88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006c8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006c8c:	d3f9      	bcc.n	8006c82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8006cb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006c90:	4c0a      	ldr	r4, [pc, #40]	@ (8006cbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8006c92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006c94:	e001      	b.n	8006c9a <LoopFillZerobss>

08006c96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006c96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006c98:	3204      	adds	r2, #4

08006c9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006c9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006c9c:	d3fb      	bcc.n	8006c96 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8006c9e:	f005 f955 	bl	800bf4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006ca2:	f7fd fd6d 	bl	8004780 <main>
  bx  lr    
 8006ca6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006ca8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8006cac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006cb0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8006cb4:	08011354 	.word	0x08011354
  ldr r2, =_sbss
 8006cb8:	20000320 	.word	0x20000320
  ldr r4, =_ebss
 8006cbc:	20000f3c 	.word	0x20000f3c

08006cc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006cc0:	e7fe      	b.n	8006cc0 <ADC_IRQHandler>

08006cc2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006cc2:	b580      	push	{r7, lr}
 8006cc4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006cc6:	2003      	movs	r0, #3
 8006cc8:	f000 f92e 	bl	8006f28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006ccc:	2000      	movs	r0, #0
 8006cce:	f000 f805 	bl	8006cdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006cd2:	f7ff fcaf 	bl	8006634 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006cd6:	2300      	movs	r3, #0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	bd80      	pop	{r7, pc}

08006cdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b082      	sub	sp, #8
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006ce4:	4b12      	ldr	r3, [pc, #72]	@ (8006d30 <HAL_InitTick+0x54>)
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	4b12      	ldr	r3, [pc, #72]	@ (8006d34 <HAL_InitTick+0x58>)
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	4619      	mov	r1, r3
 8006cee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006cf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8006cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f000 f93b 	bl	8006f76 <HAL_SYSTICK_Config>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d001      	beq.n	8006d0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e00e      	b.n	8006d28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2b0f      	cmp	r3, #15
 8006d0e:	d80a      	bhi.n	8006d26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006d10:	2200      	movs	r2, #0
 8006d12:	6879      	ldr	r1, [r7, #4]
 8006d14:	f04f 30ff 	mov.w	r0, #4294967295
 8006d18:	f000 f911 	bl	8006f3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006d1c:	4a06      	ldr	r2, [pc, #24]	@ (8006d38 <HAL_InitTick+0x5c>)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006d22:	2300      	movs	r3, #0
 8006d24:	e000      	b.n	8006d28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3708      	adds	r7, #8
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}
 8006d30:	2000000c 	.word	0x2000000c
 8006d34:	20000014 	.word	0x20000014
 8006d38:	20000010 	.word	0x20000010

08006d3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006d40:	4b06      	ldr	r3, [pc, #24]	@ (8006d5c <HAL_IncTick+0x20>)
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	461a      	mov	r2, r3
 8006d46:	4b06      	ldr	r3, [pc, #24]	@ (8006d60 <HAL_IncTick+0x24>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4413      	add	r3, r2
 8006d4c:	4a04      	ldr	r2, [pc, #16]	@ (8006d60 <HAL_IncTick+0x24>)
 8006d4e:	6013      	str	r3, [r2, #0]
}
 8006d50:	bf00      	nop
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	20000014 	.word	0x20000014
 8006d60:	20000dec 	.word	0x20000dec

08006d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006d64:	b480      	push	{r7}
 8006d66:	af00      	add	r7, sp, #0
  return uwTick;
 8006d68:	4b03      	ldr	r3, [pc, #12]	@ (8006d78 <HAL_GetTick+0x14>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	20000dec 	.word	0x20000dec

08006d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006d84:	f7ff ffee 	bl	8006d64 <HAL_GetTick>
 8006d88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d94:	d005      	beq.n	8006da2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006d96:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc0 <HAL_Delay+0x44>)
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	4413      	add	r3, r2
 8006da0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006da2:	bf00      	nop
 8006da4:	f7ff ffde 	bl	8006d64 <HAL_GetTick>
 8006da8:	4602      	mov	r2, r0
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d8f7      	bhi.n	8006da4 <HAL_Delay+0x28>
  {
  }
}
 8006db4:	bf00      	nop
 8006db6:	bf00      	nop
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	20000014 	.word	0x20000014

08006dc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b085      	sub	sp, #20
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f003 0307 	and.w	r3, r3, #7
 8006dd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8006e04 <__NVIC_SetPriorityGrouping+0x40>)
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006de0:	4013      	ands	r3, r2
 8006de2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006dec:	4b06      	ldr	r3, [pc, #24]	@ (8006e08 <__NVIC_SetPriorityGrouping+0x44>)
 8006dee:	4313      	orrs	r3, r2
 8006df0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006df2:	4a04      	ldr	r2, [pc, #16]	@ (8006e04 <__NVIC_SetPriorityGrouping+0x40>)
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	60d3      	str	r3, [r2, #12]
}
 8006df8:	bf00      	nop
 8006dfa:	3714      	adds	r7, #20
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	e000ed00 	.word	0xe000ed00
 8006e08:	05fa0000 	.word	0x05fa0000

08006e0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e10:	4b04      	ldr	r3, [pc, #16]	@ (8006e24 <__NVIC_GetPriorityGrouping+0x18>)
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	0a1b      	lsrs	r3, r3, #8
 8006e16:	f003 0307 	and.w	r3, r3, #7
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr
 8006e24:	e000ed00 	.word	0xe000ed00

08006e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	4603      	mov	r3, r0
 8006e30:	6039      	str	r1, [r7, #0]
 8006e32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	db0a      	blt.n	8006e52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	b2da      	uxtb	r2, r3
 8006e40:	490c      	ldr	r1, [pc, #48]	@ (8006e74 <__NVIC_SetPriority+0x4c>)
 8006e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e46:	0112      	lsls	r2, r2, #4
 8006e48:	b2d2      	uxtb	r2, r2
 8006e4a:	440b      	add	r3, r1
 8006e4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006e50:	e00a      	b.n	8006e68 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	4908      	ldr	r1, [pc, #32]	@ (8006e78 <__NVIC_SetPriority+0x50>)
 8006e58:	79fb      	ldrb	r3, [r7, #7]
 8006e5a:	f003 030f 	and.w	r3, r3, #15
 8006e5e:	3b04      	subs	r3, #4
 8006e60:	0112      	lsls	r2, r2, #4
 8006e62:	b2d2      	uxtb	r2, r2
 8006e64:	440b      	add	r3, r1
 8006e66:	761a      	strb	r2, [r3, #24]
}
 8006e68:	bf00      	nop
 8006e6a:	370c      	adds	r7, #12
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr
 8006e74:	e000e100 	.word	0xe000e100
 8006e78:	e000ed00 	.word	0xe000ed00

08006e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b089      	sub	sp, #36	@ 0x24
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f003 0307 	and.w	r3, r3, #7
 8006e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	f1c3 0307 	rsb	r3, r3, #7
 8006e96:	2b04      	cmp	r3, #4
 8006e98:	bf28      	it	cs
 8006e9a:	2304      	movcs	r3, #4
 8006e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	3304      	adds	r3, #4
 8006ea2:	2b06      	cmp	r3, #6
 8006ea4:	d902      	bls.n	8006eac <NVIC_EncodePriority+0x30>
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	3b03      	subs	r3, #3
 8006eaa:	e000      	b.n	8006eae <NVIC_EncodePriority+0x32>
 8006eac:	2300      	movs	r3, #0
 8006eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eba:	43da      	mvns	r2, r3
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	401a      	ands	r2, r3
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	fa01 f303 	lsl.w	r3, r1, r3
 8006ece:	43d9      	mvns	r1, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ed4:	4313      	orrs	r3, r2
         );
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3724      	adds	r7, #36	@ 0x24
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr
	...

08006ee4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ef4:	d301      	bcc.n	8006efa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e00f      	b.n	8006f1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006efa:	4a0a      	ldr	r2, [pc, #40]	@ (8006f24 <SysTick_Config+0x40>)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	3b01      	subs	r3, #1
 8006f00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006f02:	210f      	movs	r1, #15
 8006f04:	f04f 30ff 	mov.w	r0, #4294967295
 8006f08:	f7ff ff8e 	bl	8006e28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006f0c:	4b05      	ldr	r3, [pc, #20]	@ (8006f24 <SysTick_Config+0x40>)
 8006f0e:	2200      	movs	r2, #0
 8006f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f12:	4b04      	ldr	r3, [pc, #16]	@ (8006f24 <SysTick_Config+0x40>)
 8006f14:	2207      	movs	r2, #7
 8006f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3708      	adds	r7, #8
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	bf00      	nop
 8006f24:	e000e010 	.word	0xe000e010

08006f28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7ff ff47 	bl	8006dc4 <__NVIC_SetPriorityGrouping>
}
 8006f36:	bf00      	nop
 8006f38:	3708      	adds	r7, #8
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	b086      	sub	sp, #24
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	4603      	mov	r3, r0
 8006f46:	60b9      	str	r1, [r7, #8]
 8006f48:	607a      	str	r2, [r7, #4]
 8006f4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006f50:	f7ff ff5c 	bl	8006e0c <__NVIC_GetPriorityGrouping>
 8006f54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	68b9      	ldr	r1, [r7, #8]
 8006f5a:	6978      	ldr	r0, [r7, #20]
 8006f5c:	f7ff ff8e 	bl	8006e7c <NVIC_EncodePriority>
 8006f60:	4602      	mov	r2, r0
 8006f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f66:	4611      	mov	r1, r2
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f7ff ff5d 	bl	8006e28 <__NVIC_SetPriority>
}
 8006f6e:	bf00      	nop
 8006f70:	3718      	adds	r7, #24
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f76:	b580      	push	{r7, lr}
 8006f78:	b082      	sub	sp, #8
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f7ff ffb0 	bl	8006ee4 <SysTick_Config>
 8006f84:	4603      	mov	r3, r0
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3708      	adds	r7, #8
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}
	...

08006f90 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d101      	bne.n	8006fa2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e086      	b.n	80070b0 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d106      	bne.n	8006fba <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f7ff fb61 	bl	800667c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006fba:	4b3f      	ldr	r3, [pc, #252]	@ (80070b8 <HAL_ETH_Init+0x128>)
 8006fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fbe:	4a3e      	ldr	r2, [pc, #248]	@ (80070b8 <HAL_ETH_Init+0x128>)
 8006fc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006fc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8006fc6:	4b3c      	ldr	r3, [pc, #240]	@ (80070b8 <HAL_ETH_Init+0x128>)
 8006fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006fce:	60bb      	str	r3, [r7, #8]
 8006fd0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8006fd2:	4b3a      	ldr	r3, [pc, #232]	@ (80070bc <HAL_ETH_Init+0x12c>)
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	4a39      	ldr	r2, [pc, #228]	@ (80070bc <HAL_ETH_Init+0x12c>)
 8006fd8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006fdc:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8006fde:	4b37      	ldr	r3, [pc, #220]	@ (80070bc <HAL_ETH_Init+0x12c>)
 8006fe0:	685a      	ldr	r2, [r3, #4]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	4935      	ldr	r1, [pc, #212]	@ (80070bc <HAL_ETH_Init+0x12c>)
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8006fec:	4b33      	ldr	r3, [pc, #204]	@ (80070bc <HAL_ETH_Init+0x12c>)
 8006fee:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	687a      	ldr	r2, [r7, #4]
 8006ffc:	6812      	ldr	r2, [r2, #0]
 8006ffe:	f043 0301 	orr.w	r3, r3, #1
 8007002:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007006:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007008:	f7ff feac 	bl	8006d64 <HAL_GetTick>
 800700c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800700e:	e011      	b.n	8007034 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8007010:	f7ff fea8 	bl	8006d64 <HAL_GetTick>
 8007014:	4602      	mov	r2, r0
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	1ad3      	subs	r3, r2, r3
 800701a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800701e:	d909      	bls.n	8007034 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2204      	movs	r2, #4
 8007024:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	22e0      	movs	r2, #224	@ 0xe0
 800702c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	e03d      	b.n	80070b0 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0301 	and.w	r3, r3, #1
 8007042:	2b00      	cmp	r3, #0
 8007044:	d1e4      	bne.n	8007010 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f97a 	bl	8007340 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 fa25 	bl	800749c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 fa7b 	bl	800754e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	461a      	mov	r2, r3
 800705e:	2100      	movs	r1, #0
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f000 f9e3 	bl	800742c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8007074:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	4b0f      	ldr	r3, [pc, #60]	@ (80070c0 <HAL_ETH_Init+0x130>)
 8007084:	430b      	orrs	r3, r1
 8007086:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800709a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2210      	movs	r2, #16
 80070aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	40023800 	.word	0x40023800
 80070bc:	40013800 	.word	0x40013800
 80070c0:	00020060 	.word	0x00020060

080070c4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	4b53      	ldr	r3, [pc, #332]	@ (8007228 <ETH_SetMACConfig+0x164>)
 80070da:	4013      	ands	r3, r2
 80070dc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	7b9b      	ldrb	r3, [r3, #14]
 80070e2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80070e4:	683a      	ldr	r2, [r7, #0]
 80070e6:	7c12      	ldrb	r2, [r2, #16]
 80070e8:	2a00      	cmp	r2, #0
 80070ea:	d102      	bne.n	80070f2 <ETH_SetMACConfig+0x2e>
 80070ec:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80070f0:	e000      	b.n	80070f4 <ETH_SetMACConfig+0x30>
 80070f2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80070f4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80070f6:	683a      	ldr	r2, [r7, #0]
 80070f8:	7c52      	ldrb	r2, [r2, #17]
 80070fa:	2a00      	cmp	r2, #0
 80070fc:	d102      	bne.n	8007104 <ETH_SetMACConfig+0x40>
 80070fe:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007102:	e000      	b.n	8007106 <ETH_SetMACConfig+0x42>
 8007104:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007106:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800710c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	7fdb      	ldrb	r3, [r3, #31]
 8007112:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8007114:	431a      	orrs	r2, r3
                        macconf->Speed |
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800711a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800711c:	683a      	ldr	r2, [r7, #0]
 800711e:	7f92      	ldrb	r2, [r2, #30]
 8007120:	2a00      	cmp	r2, #0
 8007122:	d102      	bne.n	800712a <ETH_SetMACConfig+0x66>
 8007124:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007128:	e000      	b.n	800712c <ETH_SetMACConfig+0x68>
 800712a:	2200      	movs	r2, #0
                        macconf->Speed |
 800712c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	7f1b      	ldrb	r3, [r3, #28]
 8007132:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8007134:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800713a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	791b      	ldrb	r3, [r3, #4]
 8007140:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8007142:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8007144:	683a      	ldr	r2, [r7, #0]
 8007146:	f892 2020 	ldrb.w	r2, [r2, #32]
 800714a:	2a00      	cmp	r2, #0
 800714c:	d102      	bne.n	8007154 <ETH_SetMACConfig+0x90>
 800714e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007152:	e000      	b.n	8007156 <ETH_SetMACConfig+0x92>
 8007154:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8007156:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	7bdb      	ldrb	r3, [r3, #15]
 800715c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800715e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007164:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800716c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800716e:	4313      	orrs	r3, r2
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	4313      	orrs	r3, r2
 8007174:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68fa      	ldr	r2, [r7, #12]
 800717c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007186:	2001      	movs	r0, #1
 8007188:	f7ff fdf8 	bl	8006d7c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	699b      	ldr	r3, [r3, #24]
 800719a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800719c:	68fa      	ldr	r2, [r7, #12]
 800719e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80071a2:	4013      	ands	r3, r2
 80071a4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071aa:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80071ac:	683a      	ldr	r2, [r7, #0]
 80071ae:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80071b2:	2a00      	cmp	r2, #0
 80071b4:	d101      	bne.n	80071ba <ETH_SetMACConfig+0xf6>
 80071b6:	2280      	movs	r2, #128	@ 0x80
 80071b8:	e000      	b.n	80071bc <ETH_SetMACConfig+0xf8>
 80071ba:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80071bc:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80071c2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80071c4:	683a      	ldr	r2, [r7, #0]
 80071c6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80071ca:	2a01      	cmp	r2, #1
 80071cc:	d101      	bne.n	80071d2 <ETH_SetMACConfig+0x10e>
 80071ce:	2208      	movs	r2, #8
 80071d0:	e000      	b.n	80071d4 <ETH_SetMACConfig+0x110>
 80071d2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80071d4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80071d6:	683a      	ldr	r2, [r7, #0]
 80071d8:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80071dc:	2a01      	cmp	r2, #1
 80071de:	d101      	bne.n	80071e4 <ETH_SetMACConfig+0x120>
 80071e0:	2204      	movs	r2, #4
 80071e2:	e000      	b.n	80071e6 <ETH_SetMACConfig+0x122>
 80071e4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80071e6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80071e8:	683a      	ldr	r2, [r7, #0]
 80071ea:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80071ee:	2a01      	cmp	r2, #1
 80071f0:	d101      	bne.n	80071f6 <ETH_SetMACConfig+0x132>
 80071f2:	2202      	movs	r2, #2
 80071f4:	e000      	b.n	80071f8 <ETH_SetMACConfig+0x134>
 80071f6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80071f8:	4313      	orrs	r3, r2
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68fa      	ldr	r2, [r7, #12]
 8007206:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	699b      	ldr	r3, [r3, #24]
 800720e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007210:	2001      	movs	r0, #1
 8007212:	f7ff fdb3 	bl	8006d7c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	619a      	str	r2, [r3, #24]
}
 800721e:	bf00      	nop
 8007220:	3710      	adds	r7, #16
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	fd20810f 	.word	0xfd20810f

0800722c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800723e:	699b      	ldr	r3, [r3, #24]
 8007240:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	4b3d      	ldr	r3, [pc, #244]	@ (800733c <ETH_SetDMAConfig+0x110>)
 8007246:	4013      	ands	r3, r2
 8007248:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	7b1b      	ldrb	r3, [r3, #12]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d102      	bne.n	8007258 <ETH_SetDMAConfig+0x2c>
 8007252:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007256:	e000      	b.n	800725a <ETH_SetDMAConfig+0x2e>
 8007258:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	7b5b      	ldrb	r3, [r3, #13]
 800725e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007260:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8007262:	683a      	ldr	r2, [r7, #0]
 8007264:	7f52      	ldrb	r2, [r2, #29]
 8007266:	2a00      	cmp	r2, #0
 8007268:	d102      	bne.n	8007270 <ETH_SetDMAConfig+0x44>
 800726a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800726e:	e000      	b.n	8007272 <ETH_SetDMAConfig+0x46>
 8007270:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8007272:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	7b9b      	ldrb	r3, [r3, #14]
 8007278:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800727a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007280:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	7f1b      	ldrb	r3, [r3, #28]
 8007286:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8007288:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	7f9b      	ldrb	r3, [r3, #30]
 800728e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007290:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8007296:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800729e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80072a0:	4313      	orrs	r3, r2
 80072a2:	68fa      	ldr	r2, [r7, #12]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072b0:	461a      	mov	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072be:	699b      	ldr	r3, [r3, #24]
 80072c0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80072c2:	2001      	movs	r0, #1
 80072c4:	f7ff fd5a 	bl	8006d7c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072d0:	461a      	mov	r2, r3
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	791b      	ldrb	r3, [r3, #4]
 80072da:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80072e0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80072e6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80072ec:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80072f4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80072f6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80072fe:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8007304:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	6812      	ldr	r2, [r2, #0]
 800730a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800730e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007312:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007320:	2001      	movs	r0, #1
 8007322:	f7ff fd2b 	bl	8006d7c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800732e:	461a      	mov	r2, r3
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6013      	str	r3, [r2, #0]
}
 8007334:	bf00      	nop
 8007336:	3710      	adds	r7, #16
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}
 800733c:	f8de3f23 	.word	0xf8de3f23

08007340 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b0a6      	sub	sp, #152	@ 0x98
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8007348:	2301      	movs	r3, #1
 800734a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800734e:	2301      	movs	r3, #1
 8007350:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8007354:	2300      	movs	r3, #0
 8007356:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007358:	2300      	movs	r3, #0
 800735a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800735e:	2301      	movs	r3, #1
 8007360:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8007364:	2300      	movs	r3, #0
 8007366:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800736a:	2301      	movs	r3, #1
 800736c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8007370:	2301      	movs	r3, #1
 8007372:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8007376:	2300      	movs	r3, #0
 8007378:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800737c:	2300      	movs	r3, #0
 800737e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007382:	2300      	movs	r3, #0
 8007384:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8007386:	2300      	movs	r3, #0
 8007388:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800738c:	2300      	movs	r3, #0
 800738e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8007390:	2300      	movs	r3, #0
 8007392:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007396:	2300      	movs	r3, #0
 8007398:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800739c:	2300      	movs	r3, #0
 800739e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80073a2:	2300      	movs	r3, #0
 80073a4:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80073a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80073ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80073ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80073b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80073b4:	2300      	movs	r3, #0
 80073b6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80073ba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80073be:	4619      	mov	r1, r3
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f7ff fe7f 	bl	80070c4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80073c6:	2301      	movs	r3, #1
 80073c8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80073ca:	2301      	movs	r3, #1
 80073cc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80073ce:	2301      	movs	r3, #1
 80073d0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80073d4:	2301      	movs	r3, #1
 80073d6:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80073d8:	2300      	movs	r3, #0
 80073da:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80073dc:	2300      	movs	r3, #0
 80073de:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80073e2:	2300      	movs	r3, #0
 80073e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80073e8:	2300      	movs	r3, #0
 80073ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80073ec:	2301      	movs	r3, #1
 80073ee:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80073f2:	2301      	movs	r3, #1
 80073f4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80073f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80073fa:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80073fc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007400:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007402:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007406:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8007408:	2301      	movs	r3, #1
 800740a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800740e:	2300      	movs	r3, #0
 8007410:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8007412:	2300      	movs	r3, #0
 8007414:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007416:	f107 0308 	add.w	r3, r7, #8
 800741a:	4619      	mov	r1, r3
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f7ff ff05 	bl	800722c <ETH_SetDMAConfig>
}
 8007422:	bf00      	nop
 8007424:	3798      	adds	r7, #152	@ 0x98
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
	...

0800742c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800742c:	b480      	push	{r7}
 800742e:	b087      	sub	sp, #28
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	3305      	adds	r3, #5
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	021b      	lsls	r3, r3, #8
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	3204      	adds	r2, #4
 8007444:	7812      	ldrb	r2, [r2, #0]
 8007446:	4313      	orrs	r3, r2
 8007448:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800744a:	68ba      	ldr	r2, [r7, #8]
 800744c:	4b11      	ldr	r3, [pc, #68]	@ (8007494 <ETH_MACAddressConfig+0x68>)
 800744e:	4413      	add	r3, r2
 8007450:	461a      	mov	r2, r3
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	3303      	adds	r3, #3
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	061a      	lsls	r2, r3, #24
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	3302      	adds	r3, #2
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	041b      	lsls	r3, r3, #16
 8007466:	431a      	orrs	r2, r3
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	3301      	adds	r3, #1
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	021b      	lsls	r3, r3, #8
 8007470:	4313      	orrs	r3, r2
 8007472:	687a      	ldr	r2, [r7, #4]
 8007474:	7812      	ldrb	r2, [r2, #0]
 8007476:	4313      	orrs	r3, r2
 8007478:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800747a:	68ba      	ldr	r2, [r7, #8]
 800747c:	4b06      	ldr	r3, [pc, #24]	@ (8007498 <ETH_MACAddressConfig+0x6c>)
 800747e:	4413      	add	r3, r2
 8007480:	461a      	mov	r2, r3
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	6013      	str	r3, [r2, #0]
}
 8007486:	bf00      	nop
 8007488:	371c      	adds	r7, #28
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	40028040 	.word	0x40028040
 8007498:	40028044 	.word	0x40028044

0800749c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800749c:	b480      	push	{r7}
 800749e:	b085      	sub	sp, #20
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80074a4:	2300      	movs	r3, #0
 80074a6:	60fb      	str	r3, [r7, #12]
 80074a8:	e03e      	b.n	8007528 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	68d9      	ldr	r1, [r3, #12]
 80074ae:	68fa      	ldr	r2, [r7, #12]
 80074b0:	4613      	mov	r3, r2
 80074b2:	009b      	lsls	r3, r3, #2
 80074b4:	4413      	add	r3, r2
 80074b6:	00db      	lsls	r3, r3, #3
 80074b8:	440b      	add	r3, r1
 80074ba:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	2200      	movs	r2, #0
 80074c0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	2200      	movs	r2, #0
 80074c6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	2200      	movs	r2, #0
 80074cc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	2200      	movs	r2, #0
 80074d2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80074d4:	68b9      	ldr	r1, [r7, #8]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	68fa      	ldr	r2, [r7, #12]
 80074da:	3206      	adds	r2, #6
 80074dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	d80c      	bhi.n	800750c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	68d9      	ldr	r1, [r3, #12]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	1c5a      	adds	r2, r3, #1
 80074fa:	4613      	mov	r3, r2
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	4413      	add	r3, r2
 8007500:	00db      	lsls	r3, r3, #3
 8007502:	440b      	add	r3, r1
 8007504:	461a      	mov	r2, r3
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	60da      	str	r2, [r3, #12]
 800750a:	e004      	b.n	8007516 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	461a      	mov	r2, r3
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	3301      	adds	r3, #1
 8007526:	60fb      	str	r3, [r7, #12]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2b03      	cmp	r3, #3
 800752c:	d9bd      	bls.n	80074aa <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	68da      	ldr	r2, [r3, #12]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007540:	611a      	str	r2, [r3, #16]
}
 8007542:	bf00      	nop
 8007544:	3714      	adds	r7, #20
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800754e:	b480      	push	{r7}
 8007550:	b085      	sub	sp, #20
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007556:	2300      	movs	r3, #0
 8007558:	60fb      	str	r3, [r7, #12]
 800755a:	e048      	b.n	80075ee <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6919      	ldr	r1, [r3, #16]
 8007560:	68fa      	ldr	r2, [r7, #12]
 8007562:	4613      	mov	r3, r2
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	4413      	add	r3, r2
 8007568:	00db      	lsls	r3, r3, #3
 800756a:	440b      	add	r3, r1
 800756c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	2200      	movs	r2, #0
 8007572:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	2200      	movs	r2, #0
 8007578:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	2200      	movs	r2, #0
 800757e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	2200      	movs	r2, #0
 8007584:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	2200      	movs	r2, #0
 800758a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	2200      	movs	r2, #0
 8007590:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007598:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80075b2:	68b9      	ldr	r1, [r7, #8]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	3212      	adds	r2, #18
 80075ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d80c      	bhi.n	80075de <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6919      	ldr	r1, [r3, #16]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	1c5a      	adds	r2, r3, #1
 80075cc:	4613      	mov	r3, r2
 80075ce:	009b      	lsls	r3, r3, #2
 80075d0:	4413      	add	r3, r2
 80075d2:	00db      	lsls	r3, r3, #3
 80075d4:	440b      	add	r3, r1
 80075d6:	461a      	mov	r2, r3
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	60da      	str	r2, [r3, #12]
 80075dc:	e004      	b.n	80075e8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	461a      	mov	r2, r3
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	3301      	adds	r3, #1
 80075ec:	60fb      	str	r3, [r7, #12]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	d9b3      	bls.n	800755c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2200      	movs	r2, #0
 8007610:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	691a      	ldr	r2, [r3, #16]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800761e:	60da      	str	r2, [r3, #12]
}
 8007620:	bf00      	nop
 8007622:	3714      	adds	r7, #20
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800762c:	b480      	push	{r7}
 800762e:	b089      	sub	sp, #36	@ 0x24
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8007636:	2300      	movs	r3, #0
 8007638:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800763a:	2300      	movs	r3, #0
 800763c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800763e:	2300      	movs	r3, #0
 8007640:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8007642:	2300      	movs	r3, #0
 8007644:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007646:	2300      	movs	r3, #0
 8007648:	61fb      	str	r3, [r7, #28]
 800764a:	e175      	b.n	8007938 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800764c:	2201      	movs	r2, #1
 800764e:	69fb      	ldr	r3, [r7, #28]
 8007650:	fa02 f303 	lsl.w	r3, r2, r3
 8007654:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	697a      	ldr	r2, [r7, #20]
 800765c:	4013      	ands	r3, r2
 800765e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8007660:	693a      	ldr	r2, [r7, #16]
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	429a      	cmp	r2, r3
 8007666:	f040 8164 	bne.w	8007932 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	f003 0303 	and.w	r3, r3, #3
 8007672:	2b01      	cmp	r3, #1
 8007674:	d005      	beq.n	8007682 <HAL_GPIO_Init+0x56>
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	f003 0303 	and.w	r3, r3, #3
 800767e:	2b02      	cmp	r3, #2
 8007680:	d130      	bne.n	80076e4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007688:	69fb      	ldr	r3, [r7, #28]
 800768a:	005b      	lsls	r3, r3, #1
 800768c:	2203      	movs	r2, #3
 800768e:	fa02 f303 	lsl.w	r3, r2, r3
 8007692:	43db      	mvns	r3, r3
 8007694:	69ba      	ldr	r2, [r7, #24]
 8007696:	4013      	ands	r3, r2
 8007698:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	68da      	ldr	r2, [r3, #12]
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	005b      	lsls	r3, r3, #1
 80076a2:	fa02 f303 	lsl.w	r3, r2, r3
 80076a6:	69ba      	ldr	r2, [r7, #24]
 80076a8:	4313      	orrs	r3, r2
 80076aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	69ba      	ldr	r2, [r7, #24]
 80076b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80076b8:	2201      	movs	r2, #1
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	fa02 f303 	lsl.w	r3, r2, r3
 80076c0:	43db      	mvns	r3, r3
 80076c2:	69ba      	ldr	r2, [r7, #24]
 80076c4:	4013      	ands	r3, r2
 80076c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	091b      	lsrs	r3, r3, #4
 80076ce:	f003 0201 	and.w	r2, r3, #1
 80076d2:	69fb      	ldr	r3, [r7, #28]
 80076d4:	fa02 f303 	lsl.w	r3, r2, r3
 80076d8:	69ba      	ldr	r2, [r7, #24]
 80076da:	4313      	orrs	r3, r2
 80076dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	69ba      	ldr	r2, [r7, #24]
 80076e2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	f003 0303 	and.w	r3, r3, #3
 80076ec:	2b03      	cmp	r3, #3
 80076ee:	d017      	beq.n	8007720 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	005b      	lsls	r3, r3, #1
 80076fa:	2203      	movs	r2, #3
 80076fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007700:	43db      	mvns	r3, r3
 8007702:	69ba      	ldr	r2, [r7, #24]
 8007704:	4013      	ands	r3, r2
 8007706:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	689a      	ldr	r2, [r3, #8]
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	005b      	lsls	r3, r3, #1
 8007710:	fa02 f303 	lsl.w	r3, r2, r3
 8007714:	69ba      	ldr	r2, [r7, #24]
 8007716:	4313      	orrs	r3, r2
 8007718:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	69ba      	ldr	r2, [r7, #24]
 800771e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	f003 0303 	and.w	r3, r3, #3
 8007728:	2b02      	cmp	r3, #2
 800772a:	d123      	bne.n	8007774 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	08da      	lsrs	r2, r3, #3
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	3208      	adds	r2, #8
 8007734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	f003 0307 	and.w	r3, r3, #7
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	220f      	movs	r2, #15
 8007744:	fa02 f303 	lsl.w	r3, r2, r3
 8007748:	43db      	mvns	r3, r3
 800774a:	69ba      	ldr	r2, [r7, #24]
 800774c:	4013      	ands	r3, r2
 800774e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	691a      	ldr	r2, [r3, #16]
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	f003 0307 	and.w	r3, r3, #7
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	fa02 f303 	lsl.w	r3, r2, r3
 8007760:	69ba      	ldr	r2, [r7, #24]
 8007762:	4313      	orrs	r3, r2
 8007764:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	08da      	lsrs	r2, r3, #3
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	3208      	adds	r2, #8
 800776e:	69b9      	ldr	r1, [r7, #24]
 8007770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	005b      	lsls	r3, r3, #1
 800777e:	2203      	movs	r2, #3
 8007780:	fa02 f303 	lsl.w	r3, r2, r3
 8007784:	43db      	mvns	r3, r3
 8007786:	69ba      	ldr	r2, [r7, #24]
 8007788:	4013      	ands	r3, r2
 800778a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	685b      	ldr	r3, [r3, #4]
 8007790:	f003 0203 	and.w	r2, r3, #3
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	005b      	lsls	r3, r3, #1
 8007798:	fa02 f303 	lsl.w	r3, r2, r3
 800779c:	69ba      	ldr	r2, [r7, #24]
 800779e:	4313      	orrs	r3, r2
 80077a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	69ba      	ldr	r2, [r7, #24]
 80077a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	685b      	ldr	r3, [r3, #4]
 80077ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f000 80be 	beq.w	8007932 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80077b6:	4b66      	ldr	r3, [pc, #408]	@ (8007950 <HAL_GPIO_Init+0x324>)
 80077b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077ba:	4a65      	ldr	r2, [pc, #404]	@ (8007950 <HAL_GPIO_Init+0x324>)
 80077bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80077c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80077c2:	4b63      	ldr	r3, [pc, #396]	@ (8007950 <HAL_GPIO_Init+0x324>)
 80077c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077ca:	60fb      	str	r3, [r7, #12]
 80077cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80077ce:	4a61      	ldr	r2, [pc, #388]	@ (8007954 <HAL_GPIO_Init+0x328>)
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	089b      	lsrs	r3, r3, #2
 80077d4:	3302      	adds	r3, #2
 80077d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	f003 0303 	and.w	r3, r3, #3
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	220f      	movs	r2, #15
 80077e6:	fa02 f303 	lsl.w	r3, r2, r3
 80077ea:	43db      	mvns	r3, r3
 80077ec:	69ba      	ldr	r2, [r7, #24]
 80077ee:	4013      	ands	r3, r2
 80077f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	4a58      	ldr	r2, [pc, #352]	@ (8007958 <HAL_GPIO_Init+0x32c>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d037      	beq.n	800786a <HAL_GPIO_Init+0x23e>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	4a57      	ldr	r2, [pc, #348]	@ (800795c <HAL_GPIO_Init+0x330>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d031      	beq.n	8007866 <HAL_GPIO_Init+0x23a>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4a56      	ldr	r2, [pc, #344]	@ (8007960 <HAL_GPIO_Init+0x334>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d02b      	beq.n	8007862 <HAL_GPIO_Init+0x236>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	4a55      	ldr	r2, [pc, #340]	@ (8007964 <HAL_GPIO_Init+0x338>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d025      	beq.n	800785e <HAL_GPIO_Init+0x232>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a54      	ldr	r2, [pc, #336]	@ (8007968 <HAL_GPIO_Init+0x33c>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d01f      	beq.n	800785a <HAL_GPIO_Init+0x22e>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a53      	ldr	r2, [pc, #332]	@ (800796c <HAL_GPIO_Init+0x340>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d019      	beq.n	8007856 <HAL_GPIO_Init+0x22a>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a52      	ldr	r2, [pc, #328]	@ (8007970 <HAL_GPIO_Init+0x344>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d013      	beq.n	8007852 <HAL_GPIO_Init+0x226>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	4a51      	ldr	r2, [pc, #324]	@ (8007974 <HAL_GPIO_Init+0x348>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d00d      	beq.n	800784e <HAL_GPIO_Init+0x222>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4a50      	ldr	r2, [pc, #320]	@ (8007978 <HAL_GPIO_Init+0x34c>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d007      	beq.n	800784a <HAL_GPIO_Init+0x21e>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a4f      	ldr	r2, [pc, #316]	@ (800797c <HAL_GPIO_Init+0x350>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d101      	bne.n	8007846 <HAL_GPIO_Init+0x21a>
 8007842:	2309      	movs	r3, #9
 8007844:	e012      	b.n	800786c <HAL_GPIO_Init+0x240>
 8007846:	230a      	movs	r3, #10
 8007848:	e010      	b.n	800786c <HAL_GPIO_Init+0x240>
 800784a:	2308      	movs	r3, #8
 800784c:	e00e      	b.n	800786c <HAL_GPIO_Init+0x240>
 800784e:	2307      	movs	r3, #7
 8007850:	e00c      	b.n	800786c <HAL_GPIO_Init+0x240>
 8007852:	2306      	movs	r3, #6
 8007854:	e00a      	b.n	800786c <HAL_GPIO_Init+0x240>
 8007856:	2305      	movs	r3, #5
 8007858:	e008      	b.n	800786c <HAL_GPIO_Init+0x240>
 800785a:	2304      	movs	r3, #4
 800785c:	e006      	b.n	800786c <HAL_GPIO_Init+0x240>
 800785e:	2303      	movs	r3, #3
 8007860:	e004      	b.n	800786c <HAL_GPIO_Init+0x240>
 8007862:	2302      	movs	r3, #2
 8007864:	e002      	b.n	800786c <HAL_GPIO_Init+0x240>
 8007866:	2301      	movs	r3, #1
 8007868:	e000      	b.n	800786c <HAL_GPIO_Init+0x240>
 800786a:	2300      	movs	r3, #0
 800786c:	69fa      	ldr	r2, [r7, #28]
 800786e:	f002 0203 	and.w	r2, r2, #3
 8007872:	0092      	lsls	r2, r2, #2
 8007874:	4093      	lsls	r3, r2
 8007876:	69ba      	ldr	r2, [r7, #24]
 8007878:	4313      	orrs	r3, r2
 800787a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800787c:	4935      	ldr	r1, [pc, #212]	@ (8007954 <HAL_GPIO_Init+0x328>)
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	089b      	lsrs	r3, r3, #2
 8007882:	3302      	adds	r3, #2
 8007884:	69ba      	ldr	r2, [r7, #24]
 8007886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800788a:	4b3d      	ldr	r3, [pc, #244]	@ (8007980 <HAL_GPIO_Init+0x354>)
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	43db      	mvns	r3, r3
 8007894:	69ba      	ldr	r2, [r7, #24]
 8007896:	4013      	ands	r3, r2
 8007898:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d003      	beq.n	80078ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80078a6:	69ba      	ldr	r2, [r7, #24]
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80078ae:	4a34      	ldr	r2, [pc, #208]	@ (8007980 <HAL_GPIO_Init+0x354>)
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80078b4:	4b32      	ldr	r3, [pc, #200]	@ (8007980 <HAL_GPIO_Init+0x354>)
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	43db      	mvns	r3, r3
 80078be:	69ba      	ldr	r2, [r7, #24]
 80078c0:	4013      	ands	r3, r2
 80078c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d003      	beq.n	80078d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80078d0:	69ba      	ldr	r2, [r7, #24]
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80078d8:	4a29      	ldr	r2, [pc, #164]	@ (8007980 <HAL_GPIO_Init+0x354>)
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80078de:	4b28      	ldr	r3, [pc, #160]	@ (8007980 <HAL_GPIO_Init+0x354>)
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	43db      	mvns	r3, r3
 80078e8:	69ba      	ldr	r2, [r7, #24]
 80078ea:	4013      	ands	r3, r2
 80078ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d003      	beq.n	8007902 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80078fa:	69ba      	ldr	r2, [r7, #24]
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	4313      	orrs	r3, r2
 8007900:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007902:	4a1f      	ldr	r2, [pc, #124]	@ (8007980 <HAL_GPIO_Init+0x354>)
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007908:	4b1d      	ldr	r3, [pc, #116]	@ (8007980 <HAL_GPIO_Init+0x354>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	43db      	mvns	r3, r3
 8007912:	69ba      	ldr	r2, [r7, #24]
 8007914:	4013      	ands	r3, r2
 8007916:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007920:	2b00      	cmp	r3, #0
 8007922:	d003      	beq.n	800792c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	4313      	orrs	r3, r2
 800792a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800792c:	4a14      	ldr	r2, [pc, #80]	@ (8007980 <HAL_GPIO_Init+0x354>)
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	3301      	adds	r3, #1
 8007936:	61fb      	str	r3, [r7, #28]
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	2b0f      	cmp	r3, #15
 800793c:	f67f ae86 	bls.w	800764c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007940:	bf00      	nop
 8007942:	bf00      	nop
 8007944:	3724      	adds	r7, #36	@ 0x24
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr
 800794e:	bf00      	nop
 8007950:	40023800 	.word	0x40023800
 8007954:	40013800 	.word	0x40013800
 8007958:	40020000 	.word	0x40020000
 800795c:	40020400 	.word	0x40020400
 8007960:	40020800 	.word	0x40020800
 8007964:	40020c00 	.word	0x40020c00
 8007968:	40021000 	.word	0x40021000
 800796c:	40021400 	.word	0x40021400
 8007970:	40021800 	.word	0x40021800
 8007974:	40021c00 	.word	0x40021c00
 8007978:	40022000 	.word	0x40022000
 800797c:	40022400 	.word	0x40022400
 8007980:	40013c00 	.word	0x40013c00

08007984 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007984:	b480      	push	{r7}
 8007986:	b085      	sub	sp, #20
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	460b      	mov	r3, r1
 800798e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	691a      	ldr	r2, [r3, #16]
 8007994:	887b      	ldrh	r3, [r7, #2]
 8007996:	4013      	ands	r3, r2
 8007998:	2b00      	cmp	r3, #0
 800799a:	d002      	beq.n	80079a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800799c:	2301      	movs	r3, #1
 800799e:	73fb      	strb	r3, [r7, #15]
 80079a0:	e001      	b.n	80079a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80079a2:	2300      	movs	r3, #0
 80079a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80079a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3714      	adds	r7, #20
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr

080079b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	460b      	mov	r3, r1
 80079be:	807b      	strh	r3, [r7, #2]
 80079c0:	4613      	mov	r3, r2
 80079c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80079c4:	787b      	ldrb	r3, [r7, #1]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d003      	beq.n	80079d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80079ca:	887a      	ldrh	r2, [r7, #2]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80079d0:	e003      	b.n	80079da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80079d2:	887b      	ldrh	r3, [r7, #2]
 80079d4:	041a      	lsls	r2, r3, #16
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	619a      	str	r2, [r3, #24]
}
 80079da:	bf00      	nop
 80079dc:	370c      	adds	r7, #12
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr

080079e6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80079e6:	b480      	push	{r7}
 80079e8:	b085      	sub	sp, #20
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
 80079ee:	460b      	mov	r3, r1
 80079f0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	695b      	ldr	r3, [r3, #20]
 80079f6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80079f8:	887a      	ldrh	r2, [r7, #2]
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	4013      	ands	r3, r2
 80079fe:	041a      	lsls	r2, r3, #16
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	43d9      	mvns	r1, r3
 8007a04:	887b      	ldrh	r3, [r7, #2]
 8007a06:	400b      	ands	r3, r1
 8007a08:	431a      	orrs	r2, r3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	619a      	str	r2, [r3, #24]
}
 8007a0e:	bf00      	nop
 8007a10:	3714      	adds	r7, #20
 8007a12:	46bd      	mov	sp, r7
 8007a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a18:	4770      	bx	lr
	...

08007a1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b082      	sub	sp, #8
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d101      	bne.n	8007a2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e08b      	b.n	8007b46 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d106      	bne.n	8007a48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f7fe fed2 	bl	80067ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2224      	movs	r2, #36	@ 0x24
 8007a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f022 0201 	bic.w	r2, r2, #1
 8007a5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	685a      	ldr	r2, [r3, #4]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007a6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	689a      	ldr	r2, [r3, #8]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d107      	bne.n	8007a96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	689a      	ldr	r2, [r3, #8]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007a92:	609a      	str	r2, [r3, #8]
 8007a94:	e006      	b.n	8007aa4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	689a      	ldr	r2, [r3, #8]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007aa2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	68db      	ldr	r3, [r3, #12]
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d108      	bne.n	8007abe <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	685a      	ldr	r2, [r3, #4]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007aba:	605a      	str	r2, [r3, #4]
 8007abc:	e007      	b.n	8007ace <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	685a      	ldr	r2, [r3, #4]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007acc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	6859      	ldr	r1, [r3, #4]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8007b50 <HAL_I2C_Init+0x134>)
 8007ada:	430b      	orrs	r3, r1
 8007adc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	68da      	ldr	r2, [r3, #12]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007aec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	691a      	ldr	r2, [r3, #16]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	695b      	ldr	r3, [r3, #20]
 8007af6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	699b      	ldr	r3, [r3, #24]
 8007afe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	430a      	orrs	r2, r1
 8007b06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	69d9      	ldr	r1, [r3, #28]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6a1a      	ldr	r2, [r3, #32]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	430a      	orrs	r2, r1
 8007b16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	681a      	ldr	r2, [r3, #0]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f042 0201 	orr.w	r2, r2, #1
 8007b26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2220      	movs	r2, #32
 8007b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3708      	adds	r7, #8
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop
 8007b50:	02008000 	.word	0x02008000

08007b54 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b088      	sub	sp, #32
 8007b58:	af02      	add	r7, sp, #8
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	607a      	str	r2, [r7, #4]
 8007b5e:	461a      	mov	r2, r3
 8007b60:	460b      	mov	r3, r1
 8007b62:	817b      	strh	r3, [r7, #10]
 8007b64:	4613      	mov	r3, r2
 8007b66:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	2b20      	cmp	r3, #32
 8007b72:	f040 80fd 	bne.w	8007d70 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d101      	bne.n	8007b84 <HAL_I2C_Master_Transmit+0x30>
 8007b80:	2302      	movs	r3, #2
 8007b82:	e0f6      	b.n	8007d72 <HAL_I2C_Master_Transmit+0x21e>
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007b8c:	f7ff f8ea 	bl	8006d64 <HAL_GetTick>
 8007b90:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	9300      	str	r3, [sp, #0]
 8007b96:	2319      	movs	r3, #25
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007b9e:	68f8      	ldr	r0, [r7, #12]
 8007ba0:	f000 fcf0 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d001      	beq.n	8007bae <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	e0e1      	b.n	8007d72 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2221      	movs	r2, #33	@ 0x21
 8007bb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2210      	movs	r2, #16
 8007bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	893a      	ldrh	r2, [r7, #8]
 8007bce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	2bff      	cmp	r3, #255	@ 0xff
 8007bde:	d906      	bls.n	8007bee <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	22ff      	movs	r2, #255	@ 0xff
 8007be4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007be6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007bea:	617b      	str	r3, [r7, #20]
 8007bec:	e007      	b.n	8007bfe <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bf2:	b29a      	uxth	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007bf8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007bfc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d024      	beq.n	8007c50 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c0a:	781a      	ldrb	r2, [r3, #0]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c16:	1c5a      	adds	r2, r3, #1
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	3b01      	subs	r3, #1
 8007c24:	b29a      	uxth	r2, r3
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c2e:	3b01      	subs	r3, #1
 8007c30:	b29a      	uxth	r2, r3
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	b2da      	uxtb	r2, r3
 8007c40:	8979      	ldrh	r1, [r7, #10]
 8007c42:	4b4e      	ldr	r3, [pc, #312]	@ (8007d7c <HAL_I2C_Master_Transmit+0x228>)
 8007c44:	9300      	str	r3, [sp, #0]
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	68f8      	ldr	r0, [r7, #12]
 8007c4a:	f000 fe5f 	bl	800890c <I2C_TransferConfig>
 8007c4e:	e066      	b.n	8007d1e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c54:	b2da      	uxtb	r2, r3
 8007c56:	8979      	ldrh	r1, [r7, #10]
 8007c58:	4b48      	ldr	r3, [pc, #288]	@ (8007d7c <HAL_I2C_Master_Transmit+0x228>)
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f000 fe54 	bl	800890c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007c64:	e05b      	b.n	8007d1e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	6a39      	ldr	r1, [r7, #32]
 8007c6a:	68f8      	ldr	r0, [r7, #12]
 8007c6c:	f000 fce3 	bl	8008636 <I2C_WaitOnTXISFlagUntilTimeout>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d001      	beq.n	8007c7a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	e07b      	b.n	8007d72 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c7e:	781a      	ldrb	r2, [r3, #0]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c8a:	1c5a      	adds	r2, r3, #1
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	3b01      	subs	r3, #1
 8007c98:	b29a      	uxth	r2, r3
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	b29a      	uxth	r2, r3
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d034      	beq.n	8007d1e <HAL_I2C_Master_Transmit+0x1ca>
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d130      	bne.n	8007d1e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	9300      	str	r3, [sp, #0]
 8007cc0:	6a3b      	ldr	r3, [r7, #32]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	2180      	movs	r1, #128	@ 0x80
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f000 fc5c 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d001      	beq.n	8007cd6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e04d      	b.n	8007d72 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	2bff      	cmp	r3, #255	@ 0xff
 8007cde:	d90e      	bls.n	8007cfe <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	22ff      	movs	r2, #255	@ 0xff
 8007ce4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cea:	b2da      	uxtb	r2, r3
 8007cec:	8979      	ldrh	r1, [r7, #10]
 8007cee:	2300      	movs	r3, #0
 8007cf0:	9300      	str	r3, [sp, #0]
 8007cf2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007cf6:	68f8      	ldr	r0, [r7, #12]
 8007cf8:	f000 fe08 	bl	800890c <I2C_TransferConfig>
 8007cfc:	e00f      	b.n	8007d1e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d02:	b29a      	uxth	r2, r3
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d0c:	b2da      	uxtb	r2, r3
 8007d0e:	8979      	ldrh	r1, [r7, #10]
 8007d10:	2300      	movs	r3, #0
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007d18:	68f8      	ldr	r0, [r7, #12]
 8007d1a:	f000 fdf7 	bl	800890c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d19e      	bne.n	8007c66 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d28:	693a      	ldr	r2, [r7, #16]
 8007d2a:	6a39      	ldr	r1, [r7, #32]
 8007d2c:	68f8      	ldr	r0, [r7, #12]
 8007d2e:	f000 fcc9 	bl	80086c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007d32:	4603      	mov	r3, r0
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d001      	beq.n	8007d3c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	e01a      	b.n	8007d72 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	2220      	movs	r2, #32
 8007d42:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	6859      	ldr	r1, [r3, #4]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8007d80 <HAL_I2C_Master_Transmit+0x22c>)
 8007d50:	400b      	ands	r3, r1
 8007d52:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2220      	movs	r2, #32
 8007d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	e000      	b.n	8007d72 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8007d70:	2302      	movs	r3, #2
  }
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3718      	adds	r7, #24
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}
 8007d7a:	bf00      	nop
 8007d7c:	80002000 	.word	0x80002000
 8007d80:	fe00e800 	.word	0xfe00e800

08007d84 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b088      	sub	sp, #32
 8007d88:	af02      	add	r7, sp, #8
 8007d8a:	60f8      	str	r0, [r7, #12]
 8007d8c:	4608      	mov	r0, r1
 8007d8e:	4611      	mov	r1, r2
 8007d90:	461a      	mov	r2, r3
 8007d92:	4603      	mov	r3, r0
 8007d94:	817b      	strh	r3, [r7, #10]
 8007d96:	460b      	mov	r3, r1
 8007d98:	813b      	strh	r3, [r7, #8]
 8007d9a:	4613      	mov	r3, r2
 8007d9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	2b20      	cmp	r3, #32
 8007da8:	f040 80f9 	bne.w	8007f9e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dac:	6a3b      	ldr	r3, [r7, #32]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d002      	beq.n	8007db8 <HAL_I2C_Mem_Write+0x34>
 8007db2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d105      	bne.n	8007dc4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007dbe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e0ed      	b.n	8007fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d101      	bne.n	8007dd2 <HAL_I2C_Mem_Write+0x4e>
 8007dce:	2302      	movs	r3, #2
 8007dd0:	e0e6      	b.n	8007fa0 <HAL_I2C_Mem_Write+0x21c>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007dda:	f7fe ffc3 	bl	8006d64 <HAL_GetTick>
 8007dde:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	9300      	str	r3, [sp, #0]
 8007de4:	2319      	movs	r3, #25
 8007de6:	2201      	movs	r2, #1
 8007de8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f000 fbc9 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d001      	beq.n	8007dfc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007df8:	2301      	movs	r3, #1
 8007dfa:	e0d1      	b.n	8007fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2221      	movs	r2, #33	@ 0x21
 8007e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2240      	movs	r2, #64	@ 0x40
 8007e08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	6a3a      	ldr	r2, [r7, #32]
 8007e16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2200      	movs	r2, #0
 8007e22:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007e24:	88f8      	ldrh	r0, [r7, #6]
 8007e26:	893a      	ldrh	r2, [r7, #8]
 8007e28:	8979      	ldrh	r1, [r7, #10]
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	9301      	str	r3, [sp, #4]
 8007e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e30:	9300      	str	r3, [sp, #0]
 8007e32:	4603      	mov	r3, r0
 8007e34:	68f8      	ldr	r0, [r7, #12]
 8007e36:	f000 fad9 	bl	80083ec <I2C_RequestMemoryWrite>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d005      	beq.n	8007e4c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2200      	movs	r2, #0
 8007e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007e48:	2301      	movs	r3, #1
 8007e4a:	e0a9      	b.n	8007fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	2bff      	cmp	r3, #255	@ 0xff
 8007e54:	d90e      	bls.n	8007e74 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	22ff      	movs	r2, #255	@ 0xff
 8007e5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e60:	b2da      	uxtb	r2, r3
 8007e62:	8979      	ldrh	r1, [r7, #10]
 8007e64:	2300      	movs	r3, #0
 8007e66:	9300      	str	r3, [sp, #0]
 8007e68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007e6c:	68f8      	ldr	r0, [r7, #12]
 8007e6e:	f000 fd4d 	bl	800890c <I2C_TransferConfig>
 8007e72:	e00f      	b.n	8007e94 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e78:	b29a      	uxth	r2, r3
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e82:	b2da      	uxtb	r2, r3
 8007e84:	8979      	ldrh	r1, [r7, #10]
 8007e86:	2300      	movs	r3, #0
 8007e88:	9300      	str	r3, [sp, #0]
 8007e8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007e8e:	68f8      	ldr	r0, [r7, #12]
 8007e90:	f000 fd3c 	bl	800890c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e94:	697a      	ldr	r2, [r7, #20]
 8007e96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e98:	68f8      	ldr	r0, [r7, #12]
 8007e9a:	f000 fbcc 	bl	8008636 <I2C_WaitOnTXISFlagUntilTimeout>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d001      	beq.n	8007ea8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	e07b      	b.n	8007fa0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eac:	781a      	ldrb	r2, [r3, #0]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eb8:	1c5a      	adds	r2, r3, #1
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	3b01      	subs	r3, #1
 8007ec6:	b29a      	uxth	r2, r3
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ed0:	3b01      	subs	r3, #1
 8007ed2:	b29a      	uxth	r2, r3
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d034      	beq.n	8007f4c <HAL_I2C_Mem_Write+0x1c8>
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d130      	bne.n	8007f4c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	9300      	str	r3, [sp, #0]
 8007eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	2180      	movs	r1, #128	@ 0x80
 8007ef4:	68f8      	ldr	r0, [r7, #12]
 8007ef6:	f000 fb45 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 8007efa:	4603      	mov	r3, r0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d001      	beq.n	8007f04 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	e04d      	b.n	8007fa0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	2bff      	cmp	r3, #255	@ 0xff
 8007f0c:	d90e      	bls.n	8007f2c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	22ff      	movs	r2, #255	@ 0xff
 8007f12:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f18:	b2da      	uxtb	r2, r3
 8007f1a:	8979      	ldrh	r1, [r7, #10]
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	9300      	str	r3, [sp, #0]
 8007f20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f24:	68f8      	ldr	r0, [r7, #12]
 8007f26:	f000 fcf1 	bl	800890c <I2C_TransferConfig>
 8007f2a:	e00f      	b.n	8007f4c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f30:	b29a      	uxth	r2, r3
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f3a:	b2da      	uxtb	r2, r3
 8007f3c:	8979      	ldrh	r1, [r7, #10]
 8007f3e:	2300      	movs	r3, #0
 8007f40:	9300      	str	r3, [sp, #0]
 8007f42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f46:	68f8      	ldr	r0, [r7, #12]
 8007f48:	f000 fce0 	bl	800890c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d19e      	bne.n	8007e94 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f56:	697a      	ldr	r2, [r7, #20]
 8007f58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f5a:	68f8      	ldr	r0, [r7, #12]
 8007f5c:	f000 fbb2 	bl	80086c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d001      	beq.n	8007f6a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e01a      	b.n	8007fa0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	2220      	movs	r2, #32
 8007f70:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	6859      	ldr	r1, [r3, #4]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8007fa8 <HAL_I2C_Mem_Write+0x224>)
 8007f7e:	400b      	ands	r3, r1
 8007f80:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2220      	movs	r2, #32
 8007f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	e000      	b.n	8007fa0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007f9e:	2302      	movs	r3, #2
  }
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3718      	adds	r7, #24
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	fe00e800 	.word	0xfe00e800

08007fac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b088      	sub	sp, #32
 8007fb0:	af02      	add	r7, sp, #8
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	4608      	mov	r0, r1
 8007fb6:	4611      	mov	r1, r2
 8007fb8:	461a      	mov	r2, r3
 8007fba:	4603      	mov	r3, r0
 8007fbc:	817b      	strh	r3, [r7, #10]
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	813b      	strh	r3, [r7, #8]
 8007fc2:	4613      	mov	r3, r2
 8007fc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fcc:	b2db      	uxtb	r3, r3
 8007fce:	2b20      	cmp	r3, #32
 8007fd0:	f040 80fd 	bne.w	80081ce <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fd4:	6a3b      	ldr	r3, [r7, #32]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d002      	beq.n	8007fe0 <HAL_I2C_Mem_Read+0x34>
 8007fda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d105      	bne.n	8007fec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fe6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e0f1      	b.n	80081d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d101      	bne.n	8007ffa <HAL_I2C_Mem_Read+0x4e>
 8007ff6:	2302      	movs	r3, #2
 8007ff8:	e0ea      	b.n	80081d0 <HAL_I2C_Mem_Read+0x224>
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008002:	f7fe feaf 	bl	8006d64 <HAL_GetTick>
 8008006:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	9300      	str	r3, [sp, #0]
 800800c:	2319      	movs	r3, #25
 800800e:	2201      	movs	r2, #1
 8008010:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f000 fab5 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d001      	beq.n	8008024 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e0d5      	b.n	80081d0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2222      	movs	r2, #34	@ 0x22
 8008028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2240      	movs	r2, #64	@ 0x40
 8008030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2200      	movs	r2, #0
 8008038:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6a3a      	ldr	r2, [r7, #32]
 800803e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008044:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2200      	movs	r2, #0
 800804a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800804c:	88f8      	ldrh	r0, [r7, #6]
 800804e:	893a      	ldrh	r2, [r7, #8]
 8008050:	8979      	ldrh	r1, [r7, #10]
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	9301      	str	r3, [sp, #4]
 8008056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008058:	9300      	str	r3, [sp, #0]
 800805a:	4603      	mov	r3, r0
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	f000 fa19 	bl	8008494 <I2C_RequestMemoryRead>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d005      	beq.n	8008074 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2200      	movs	r2, #0
 800806c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e0ad      	b.n	80081d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008078:	b29b      	uxth	r3, r3
 800807a:	2bff      	cmp	r3, #255	@ 0xff
 800807c:	d90e      	bls.n	800809c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2201      	movs	r2, #1
 8008082:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008088:	b2da      	uxtb	r2, r3
 800808a:	8979      	ldrh	r1, [r7, #10]
 800808c:	4b52      	ldr	r3, [pc, #328]	@ (80081d8 <HAL_I2C_Mem_Read+0x22c>)
 800808e:	9300      	str	r3, [sp, #0]
 8008090:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f000 fc39 	bl	800890c <I2C_TransferConfig>
 800809a:	e00f      	b.n	80080bc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080a0:	b29a      	uxth	r2, r3
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080aa:	b2da      	uxtb	r2, r3
 80080ac:	8979      	ldrh	r1, [r7, #10]
 80080ae:	4b4a      	ldr	r3, [pc, #296]	@ (80081d8 <HAL_I2C_Mem_Read+0x22c>)
 80080b0:	9300      	str	r3, [sp, #0]
 80080b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f000 fc28 	bl	800890c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	9300      	str	r3, [sp, #0]
 80080c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c2:	2200      	movs	r2, #0
 80080c4:	2104      	movs	r1, #4
 80080c6:	68f8      	ldr	r0, [r7, #12]
 80080c8:	f000 fa5c 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d001      	beq.n	80080d6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e07c      	b.n	80081d0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080e0:	b2d2      	uxtb	r2, r2
 80080e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080e8:	1c5a      	adds	r2, r3, #1
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080f2:	3b01      	subs	r3, #1
 80080f4:	b29a      	uxth	r2, r3
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080fe:	b29b      	uxth	r3, r3
 8008100:	3b01      	subs	r3, #1
 8008102:	b29a      	uxth	r2, r3
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800810c:	b29b      	uxth	r3, r3
 800810e:	2b00      	cmp	r3, #0
 8008110:	d034      	beq.n	800817c <HAL_I2C_Mem_Read+0x1d0>
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008116:	2b00      	cmp	r3, #0
 8008118:	d130      	bne.n	800817c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	9300      	str	r3, [sp, #0]
 800811e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008120:	2200      	movs	r2, #0
 8008122:	2180      	movs	r1, #128	@ 0x80
 8008124:	68f8      	ldr	r0, [r7, #12]
 8008126:	f000 fa2d 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d001      	beq.n	8008134 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008130:	2301      	movs	r3, #1
 8008132:	e04d      	b.n	80081d0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008138:	b29b      	uxth	r3, r3
 800813a:	2bff      	cmp	r3, #255	@ 0xff
 800813c:	d90e      	bls.n	800815c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2201      	movs	r2, #1
 8008142:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008148:	b2da      	uxtb	r2, r3
 800814a:	8979      	ldrh	r1, [r7, #10]
 800814c:	2300      	movs	r3, #0
 800814e:	9300      	str	r3, [sp, #0]
 8008150:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008154:	68f8      	ldr	r0, [r7, #12]
 8008156:	f000 fbd9 	bl	800890c <I2C_TransferConfig>
 800815a:	e00f      	b.n	800817c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008160:	b29a      	uxth	r2, r3
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800816a:	b2da      	uxtb	r2, r3
 800816c:	8979      	ldrh	r1, [r7, #10]
 800816e:	2300      	movs	r3, #0
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f000 fbc8 	bl	800890c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008180:	b29b      	uxth	r3, r3
 8008182:	2b00      	cmp	r3, #0
 8008184:	d19a      	bne.n	80080bc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008186:	697a      	ldr	r2, [r7, #20]
 8008188:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800818a:	68f8      	ldr	r0, [r7, #12]
 800818c:	f000 fa9a 	bl	80086c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d001      	beq.n	800819a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e01a      	b.n	80081d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2220      	movs	r2, #32
 80081a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	6859      	ldr	r1, [r3, #4]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	4b0b      	ldr	r3, [pc, #44]	@ (80081dc <HAL_I2C_Mem_Read+0x230>)
 80081ae:	400b      	ands	r3, r1
 80081b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2220      	movs	r2, #32
 80081b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2200      	movs	r2, #0
 80081be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80081ca:	2300      	movs	r3, #0
 80081cc:	e000      	b.n	80081d0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80081ce:	2302      	movs	r3, #2
  }
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3718      	adds	r7, #24
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}
 80081d8:	80002400 	.word	0x80002400
 80081dc:	fe00e800 	.word	0xfe00e800

080081e0 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b08a      	sub	sp, #40	@ 0x28
 80081e4:	af02      	add	r7, sp, #8
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	607a      	str	r2, [r7, #4]
 80081ea:	603b      	str	r3, [r7, #0]
 80081ec:	460b      	mov	r3, r1
 80081ee:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80081f0:	2300      	movs	r3, #0
 80081f2:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 80081f4:	2300      	movs	r3, #0
 80081f6:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081fe:	b2db      	uxtb	r3, r3
 8008200:	2b20      	cmp	r3, #32
 8008202:	f040 80e9 	bne.w	80083d8 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	699b      	ldr	r3, [r3, #24]
 800820c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008214:	d101      	bne.n	800821a <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8008216:	2302      	movs	r3, #2
 8008218:	e0df      	b.n	80083da <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008220:	2b01      	cmp	r3, #1
 8008222:	d101      	bne.n	8008228 <HAL_I2C_IsDeviceReady+0x48>
 8008224:	2302      	movs	r3, #2
 8008226:	e0d8      	b.n	80083da <HAL_I2C_IsDeviceReady+0x1fa>
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2224      	movs	r2, #36	@ 0x24
 8008234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	2b01      	cmp	r3, #1
 8008244:	d105      	bne.n	8008252 <HAL_I2C_IsDeviceReady+0x72>
 8008246:	897b      	ldrh	r3, [r7, #10]
 8008248:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800824c:	4b65      	ldr	r3, [pc, #404]	@ (80083e4 <HAL_I2C_IsDeviceReady+0x204>)
 800824e:	4313      	orrs	r3, r2
 8008250:	e004      	b.n	800825c <HAL_I2C_IsDeviceReady+0x7c>
 8008252:	897b      	ldrh	r3, [r7, #10]
 8008254:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008258:	4b63      	ldr	r3, [pc, #396]	@ (80083e8 <HAL_I2C_IsDeviceReady+0x208>)
 800825a:	4313      	orrs	r3, r2
 800825c:	68fa      	ldr	r2, [r7, #12]
 800825e:	6812      	ldr	r2, [r2, #0]
 8008260:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8008262:	f7fe fd7f 	bl	8006d64 <HAL_GetTick>
 8008266:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	699b      	ldr	r3, [r3, #24]
 800826e:	f003 0320 	and.w	r3, r3, #32
 8008272:	2b20      	cmp	r3, #32
 8008274:	bf0c      	ite	eq
 8008276:	2301      	moveq	r3, #1
 8008278:	2300      	movne	r3, #0
 800827a:	b2db      	uxtb	r3, r3
 800827c:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	699b      	ldr	r3, [r3, #24]
 8008284:	f003 0310 	and.w	r3, r3, #16
 8008288:	2b10      	cmp	r3, #16
 800828a:	bf0c      	ite	eq
 800828c:	2301      	moveq	r3, #1
 800828e:	2300      	movne	r3, #0
 8008290:	b2db      	uxtb	r3, r3
 8008292:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008294:	e034      	b.n	8008300 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800829c:	d01a      	beq.n	80082d4 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800829e:	f7fe fd61 	bl	8006d64 <HAL_GetTick>
 80082a2:	4602      	mov	r2, r0
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	1ad3      	subs	r3, r2, r3
 80082a8:	683a      	ldr	r2, [r7, #0]
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d302      	bcc.n	80082b4 <HAL_I2C_IsDeviceReady+0xd4>
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d10f      	bne.n	80082d4 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2220      	movs	r2, #32
 80082b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082c0:	f043 0220 	orr.w	r2, r3, #32
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	e082      	b.n	80083da <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	f003 0320 	and.w	r3, r3, #32
 80082de:	2b20      	cmp	r3, #32
 80082e0:	bf0c      	ite	eq
 80082e2:	2301      	moveq	r3, #1
 80082e4:	2300      	movne	r3, #0
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	699b      	ldr	r3, [r3, #24]
 80082f0:	f003 0310 	and.w	r3, r3, #16
 80082f4:	2b10      	cmp	r3, #16
 80082f6:	bf0c      	ite	eq
 80082f8:	2301      	moveq	r3, #1
 80082fa:	2300      	movne	r3, #0
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8008300:	7fbb      	ldrb	r3, [r7, #30]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d102      	bne.n	800830c <HAL_I2C_IsDeviceReady+0x12c>
 8008306:	7f7b      	ldrb	r3, [r7, #29]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d0c4      	beq.n	8008296 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	f003 0310 	and.w	r3, r3, #16
 8008316:	2b10      	cmp	r3, #16
 8008318:	d027      	beq.n	800836a <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800831a:	69bb      	ldr	r3, [r7, #24]
 800831c:	9300      	str	r3, [sp, #0]
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	2200      	movs	r2, #0
 8008322:	2120      	movs	r1, #32
 8008324:	68f8      	ldr	r0, [r7, #12]
 8008326:	f000 f92d 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 800832a:	4603      	mov	r3, r0
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00e      	beq.n	800834e <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008334:	2b04      	cmp	r3, #4
 8008336:	d107      	bne.n	8008348 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2220      	movs	r2, #32
 800833e:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2200      	movs	r2, #0
 8008344:	645a      	str	r2, [r3, #68]	@ 0x44
 8008346:	e026      	b.n	8008396 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8008348:	2301      	movs	r3, #1
 800834a:	77fb      	strb	r3, [r7, #31]
 800834c:	e023      	b.n	8008396 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2220      	movs	r2, #32
 8008354:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2220      	movs	r2, #32
 800835a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2200      	movs	r2, #0
 8008362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8008366:	2300      	movs	r3, #0
 8008368:	e037      	b.n	80083da <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	2210      	movs	r2, #16
 8008370:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	9300      	str	r3, [sp, #0]
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	2200      	movs	r2, #0
 800837a:	2120      	movs	r1, #32
 800837c:	68f8      	ldr	r0, [r7, #12]
 800837e:	f000 f901 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 8008382:	4603      	mov	r3, r0
 8008384:	2b00      	cmp	r3, #0
 8008386:	d002      	beq.n	800838e <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8008388:	2301      	movs	r3, #1
 800838a:	77fb      	strb	r3, [r7, #31]
 800838c:	e003      	b.n	8008396 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	2220      	movs	r2, #32
 8008394:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	3301      	adds	r3, #1
 800839a:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d904      	bls.n	80083ae <HAL_I2C_IsDeviceReady+0x1ce>
 80083a4:	7ffb      	ldrb	r3, [r7, #31]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d101      	bne.n	80083ae <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 80083aa:	2300      	movs	r3, #0
 80083ac:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	f63f af43 	bhi.w	800823e <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2220      	movs	r2, #32
 80083bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083c4:	f043 0220 	orr.w	r2, r3, #32
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2200      	movs	r2, #0
 80083d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80083d4:	2301      	movs	r3, #1
 80083d6:	e000      	b.n	80083da <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 80083d8:	2302      	movs	r3, #2
  }
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3720      	adds	r7, #32
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}
 80083e2:	bf00      	nop
 80083e4:	02002000 	.word	0x02002000
 80083e8:	02002800 	.word	0x02002800

080083ec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b086      	sub	sp, #24
 80083f0:	af02      	add	r7, sp, #8
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	4608      	mov	r0, r1
 80083f6:	4611      	mov	r1, r2
 80083f8:	461a      	mov	r2, r3
 80083fa:	4603      	mov	r3, r0
 80083fc:	817b      	strh	r3, [r7, #10]
 80083fe:	460b      	mov	r3, r1
 8008400:	813b      	strh	r3, [r7, #8]
 8008402:	4613      	mov	r3, r2
 8008404:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008406:	88fb      	ldrh	r3, [r7, #6]
 8008408:	b2da      	uxtb	r2, r3
 800840a:	8979      	ldrh	r1, [r7, #10]
 800840c:	4b20      	ldr	r3, [pc, #128]	@ (8008490 <I2C_RequestMemoryWrite+0xa4>)
 800840e:	9300      	str	r3, [sp, #0]
 8008410:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008414:	68f8      	ldr	r0, [r7, #12]
 8008416:	f000 fa79 	bl	800890c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800841a:	69fa      	ldr	r2, [r7, #28]
 800841c:	69b9      	ldr	r1, [r7, #24]
 800841e:	68f8      	ldr	r0, [r7, #12]
 8008420:	f000 f909 	bl	8008636 <I2C_WaitOnTXISFlagUntilTimeout>
 8008424:	4603      	mov	r3, r0
 8008426:	2b00      	cmp	r3, #0
 8008428:	d001      	beq.n	800842e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800842a:	2301      	movs	r3, #1
 800842c:	e02c      	b.n	8008488 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800842e:	88fb      	ldrh	r3, [r7, #6]
 8008430:	2b01      	cmp	r3, #1
 8008432:	d105      	bne.n	8008440 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008434:	893b      	ldrh	r3, [r7, #8]
 8008436:	b2da      	uxtb	r2, r3
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	629a      	str	r2, [r3, #40]	@ 0x28
 800843e:	e015      	b.n	800846c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008440:	893b      	ldrh	r3, [r7, #8]
 8008442:	0a1b      	lsrs	r3, r3, #8
 8008444:	b29b      	uxth	r3, r3
 8008446:	b2da      	uxtb	r2, r3
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800844e:	69fa      	ldr	r2, [r7, #28]
 8008450:	69b9      	ldr	r1, [r7, #24]
 8008452:	68f8      	ldr	r0, [r7, #12]
 8008454:	f000 f8ef 	bl	8008636 <I2C_WaitOnTXISFlagUntilTimeout>
 8008458:	4603      	mov	r3, r0
 800845a:	2b00      	cmp	r3, #0
 800845c:	d001      	beq.n	8008462 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	e012      	b.n	8008488 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008462:	893b      	ldrh	r3, [r7, #8]
 8008464:	b2da      	uxtb	r2, r3
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	9300      	str	r3, [sp, #0]
 8008470:	69bb      	ldr	r3, [r7, #24]
 8008472:	2200      	movs	r2, #0
 8008474:	2180      	movs	r1, #128	@ 0x80
 8008476:	68f8      	ldr	r0, [r7, #12]
 8008478:	f000 f884 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 800847c:	4603      	mov	r3, r0
 800847e:	2b00      	cmp	r3, #0
 8008480:	d001      	beq.n	8008486 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e000      	b.n	8008488 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	3710      	adds	r7, #16
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	80002000 	.word	0x80002000

08008494 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b086      	sub	sp, #24
 8008498:	af02      	add	r7, sp, #8
 800849a:	60f8      	str	r0, [r7, #12]
 800849c:	4608      	mov	r0, r1
 800849e:	4611      	mov	r1, r2
 80084a0:	461a      	mov	r2, r3
 80084a2:	4603      	mov	r3, r0
 80084a4:	817b      	strh	r3, [r7, #10]
 80084a6:	460b      	mov	r3, r1
 80084a8:	813b      	strh	r3, [r7, #8]
 80084aa:	4613      	mov	r3, r2
 80084ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80084ae:	88fb      	ldrh	r3, [r7, #6]
 80084b0:	b2da      	uxtb	r2, r3
 80084b2:	8979      	ldrh	r1, [r7, #10]
 80084b4:	4b20      	ldr	r3, [pc, #128]	@ (8008538 <I2C_RequestMemoryRead+0xa4>)
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	2300      	movs	r3, #0
 80084ba:	68f8      	ldr	r0, [r7, #12]
 80084bc:	f000 fa26 	bl	800890c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80084c0:	69fa      	ldr	r2, [r7, #28]
 80084c2:	69b9      	ldr	r1, [r7, #24]
 80084c4:	68f8      	ldr	r0, [r7, #12]
 80084c6:	f000 f8b6 	bl	8008636 <I2C_WaitOnTXISFlagUntilTimeout>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d001      	beq.n	80084d4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	e02c      	b.n	800852e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80084d4:	88fb      	ldrh	r3, [r7, #6]
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	d105      	bne.n	80084e6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80084da:	893b      	ldrh	r3, [r7, #8]
 80084dc:	b2da      	uxtb	r2, r3
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80084e4:	e015      	b.n	8008512 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80084e6:	893b      	ldrh	r3, [r7, #8]
 80084e8:	0a1b      	lsrs	r3, r3, #8
 80084ea:	b29b      	uxth	r3, r3
 80084ec:	b2da      	uxtb	r2, r3
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80084f4:	69fa      	ldr	r2, [r7, #28]
 80084f6:	69b9      	ldr	r1, [r7, #24]
 80084f8:	68f8      	ldr	r0, [r7, #12]
 80084fa:	f000 f89c 	bl	8008636 <I2C_WaitOnTXISFlagUntilTimeout>
 80084fe:	4603      	mov	r3, r0
 8008500:	2b00      	cmp	r3, #0
 8008502:	d001      	beq.n	8008508 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008504:	2301      	movs	r3, #1
 8008506:	e012      	b.n	800852e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008508:	893b      	ldrh	r3, [r7, #8]
 800850a:	b2da      	uxtb	r2, r3
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008512:	69fb      	ldr	r3, [r7, #28]
 8008514:	9300      	str	r3, [sp, #0]
 8008516:	69bb      	ldr	r3, [r7, #24]
 8008518:	2200      	movs	r2, #0
 800851a:	2140      	movs	r1, #64	@ 0x40
 800851c:	68f8      	ldr	r0, [r7, #12]
 800851e:	f000 f831 	bl	8008584 <I2C_WaitOnFlagUntilTimeout>
 8008522:	4603      	mov	r3, r0
 8008524:	2b00      	cmp	r3, #0
 8008526:	d001      	beq.n	800852c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008528:	2301      	movs	r3, #1
 800852a:	e000      	b.n	800852e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	3710      	adds	r7, #16
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	80002000 	.word	0x80002000

0800853c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	699b      	ldr	r3, [r3, #24]
 800854a:	f003 0302 	and.w	r3, r3, #2
 800854e:	2b02      	cmp	r3, #2
 8008550:	d103      	bne.n	800855a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	2200      	movs	r2, #0
 8008558:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	699b      	ldr	r3, [r3, #24]
 8008560:	f003 0301 	and.w	r3, r3, #1
 8008564:	2b01      	cmp	r3, #1
 8008566:	d007      	beq.n	8008578 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	699a      	ldr	r2, [r3, #24]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f042 0201 	orr.w	r2, r2, #1
 8008576:	619a      	str	r2, [r3, #24]
  }
}
 8008578:	bf00      	nop
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	603b      	str	r3, [r7, #0]
 8008590:	4613      	mov	r3, r2
 8008592:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008594:	e03b      	b.n	800860e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008596:	69ba      	ldr	r2, [r7, #24]
 8008598:	6839      	ldr	r1, [r7, #0]
 800859a:	68f8      	ldr	r0, [r7, #12]
 800859c:	f000 f8d6 	bl	800874c <I2C_IsErrorOccurred>
 80085a0:	4603      	mov	r3, r0
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d001      	beq.n	80085aa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	e041      	b.n	800862e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085b0:	d02d      	beq.n	800860e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085b2:	f7fe fbd7 	bl	8006d64 <HAL_GetTick>
 80085b6:	4602      	mov	r2, r0
 80085b8:	69bb      	ldr	r3, [r7, #24]
 80085ba:	1ad3      	subs	r3, r2, r3
 80085bc:	683a      	ldr	r2, [r7, #0]
 80085be:	429a      	cmp	r2, r3
 80085c0:	d302      	bcc.n	80085c8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d122      	bne.n	800860e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	699a      	ldr	r2, [r3, #24]
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	4013      	ands	r3, r2
 80085d2:	68ba      	ldr	r2, [r7, #8]
 80085d4:	429a      	cmp	r2, r3
 80085d6:	bf0c      	ite	eq
 80085d8:	2301      	moveq	r3, #1
 80085da:	2300      	movne	r3, #0
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	461a      	mov	r2, r3
 80085e0:	79fb      	ldrb	r3, [r7, #7]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d113      	bne.n	800860e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ea:	f043 0220 	orr.w	r2, r3, #32
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2220      	movs	r2, #32
 80085f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e00f      	b.n	800862e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	699a      	ldr	r2, [r3, #24]
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	4013      	ands	r3, r2
 8008618:	68ba      	ldr	r2, [r7, #8]
 800861a:	429a      	cmp	r2, r3
 800861c:	bf0c      	ite	eq
 800861e:	2301      	moveq	r3, #1
 8008620:	2300      	movne	r3, #0
 8008622:	b2db      	uxtb	r3, r3
 8008624:	461a      	mov	r2, r3
 8008626:	79fb      	ldrb	r3, [r7, #7]
 8008628:	429a      	cmp	r2, r3
 800862a:	d0b4      	beq.n	8008596 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800862c:	2300      	movs	r3, #0
}
 800862e:	4618      	mov	r0, r3
 8008630:	3710      	adds	r7, #16
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}

08008636 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008636:	b580      	push	{r7, lr}
 8008638:	b084      	sub	sp, #16
 800863a:	af00      	add	r7, sp, #0
 800863c:	60f8      	str	r0, [r7, #12]
 800863e:	60b9      	str	r1, [r7, #8]
 8008640:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008642:	e033      	b.n	80086ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	68b9      	ldr	r1, [r7, #8]
 8008648:	68f8      	ldr	r0, [r7, #12]
 800864a:	f000 f87f 	bl	800874c <I2C_IsErrorOccurred>
 800864e:	4603      	mov	r3, r0
 8008650:	2b00      	cmp	r3, #0
 8008652:	d001      	beq.n	8008658 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	e031      	b.n	80086bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800865e:	d025      	beq.n	80086ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008660:	f7fe fb80 	bl	8006d64 <HAL_GetTick>
 8008664:	4602      	mov	r2, r0
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	1ad3      	subs	r3, r2, r3
 800866a:	68ba      	ldr	r2, [r7, #8]
 800866c:	429a      	cmp	r2, r3
 800866e:	d302      	bcc.n	8008676 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d11a      	bne.n	80086ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	699b      	ldr	r3, [r3, #24]
 800867c:	f003 0302 	and.w	r3, r3, #2
 8008680:	2b02      	cmp	r3, #2
 8008682:	d013      	beq.n	80086ac <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008688:	f043 0220 	orr.w	r2, r3, #32
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2220      	movs	r2, #32
 8008694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	e007      	b.n	80086bc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	699b      	ldr	r3, [r3, #24]
 80086b2:	f003 0302 	and.w	r3, r3, #2
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	d1c4      	bne.n	8008644 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80086ba:	2300      	movs	r3, #0
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3710      	adds	r7, #16
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	60f8      	str	r0, [r7, #12]
 80086cc:	60b9      	str	r1, [r7, #8]
 80086ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80086d0:	e02f      	b.n	8008732 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	68b9      	ldr	r1, [r7, #8]
 80086d6:	68f8      	ldr	r0, [r7, #12]
 80086d8:	f000 f838 	bl	800874c <I2C_IsErrorOccurred>
 80086dc:	4603      	mov	r3, r0
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d001      	beq.n	80086e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80086e2:	2301      	movs	r3, #1
 80086e4:	e02d      	b.n	8008742 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086e6:	f7fe fb3d 	bl	8006d64 <HAL_GetTick>
 80086ea:	4602      	mov	r2, r0
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	1ad3      	subs	r3, r2, r3
 80086f0:	68ba      	ldr	r2, [r7, #8]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d302      	bcc.n	80086fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d11a      	bne.n	8008732 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	699b      	ldr	r3, [r3, #24]
 8008702:	f003 0320 	and.w	r3, r3, #32
 8008706:	2b20      	cmp	r3, #32
 8008708:	d013      	beq.n	8008732 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800870e:	f043 0220 	orr.w	r2, r3, #32
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2220      	movs	r2, #32
 800871a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	2200      	movs	r2, #0
 8008722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2200      	movs	r2, #0
 800872a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e007      	b.n	8008742 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	699b      	ldr	r3, [r3, #24]
 8008738:	f003 0320 	and.w	r3, r3, #32
 800873c:	2b20      	cmp	r3, #32
 800873e:	d1c8      	bne.n	80086d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008740:	2300      	movs	r3, #0
}
 8008742:	4618      	mov	r0, r3
 8008744:	3710      	adds	r7, #16
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
	...

0800874c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b08a      	sub	sp, #40	@ 0x28
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	60b9      	str	r1, [r7, #8]
 8008756:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008758:	2300      	movs	r3, #0
 800875a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008766:	2300      	movs	r3, #0
 8008768:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800876e:	69bb      	ldr	r3, [r7, #24]
 8008770:	f003 0310 	and.w	r3, r3, #16
 8008774:	2b00      	cmp	r3, #0
 8008776:	d068      	beq.n	800884a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	2210      	movs	r2, #16
 800877e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008780:	e049      	b.n	8008816 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008788:	d045      	beq.n	8008816 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800878a:	f7fe faeb 	bl	8006d64 <HAL_GetTick>
 800878e:	4602      	mov	r2, r0
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	1ad3      	subs	r3, r2, r3
 8008794:	68ba      	ldr	r2, [r7, #8]
 8008796:	429a      	cmp	r2, r3
 8008798:	d302      	bcc.n	80087a0 <I2C_IsErrorOccurred+0x54>
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d13a      	bne.n	8008816 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80087aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80087b2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	699b      	ldr	r3, [r3, #24]
 80087ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80087be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087c2:	d121      	bne.n	8008808 <I2C_IsErrorOccurred+0xbc>
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087ca:	d01d      	beq.n	8008808 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80087cc:	7cfb      	ldrb	r3, [r7, #19]
 80087ce:	2b20      	cmp	r3, #32
 80087d0:	d01a      	beq.n	8008808 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	685a      	ldr	r2, [r3, #4]
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80087e0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80087e2:	f7fe fabf 	bl	8006d64 <HAL_GetTick>
 80087e6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80087e8:	e00e      	b.n	8008808 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80087ea:	f7fe fabb 	bl	8006d64 <HAL_GetTick>
 80087ee:	4602      	mov	r2, r0
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	1ad3      	subs	r3, r2, r3
 80087f4:	2b19      	cmp	r3, #25
 80087f6:	d907      	bls.n	8008808 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80087f8:	6a3b      	ldr	r3, [r7, #32]
 80087fa:	f043 0320 	orr.w	r3, r3, #32
 80087fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008800:	2301      	movs	r3, #1
 8008802:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8008806:	e006      	b.n	8008816 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	699b      	ldr	r3, [r3, #24]
 800880e:	f003 0320 	and.w	r3, r3, #32
 8008812:	2b20      	cmp	r3, #32
 8008814:	d1e9      	bne.n	80087ea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	699b      	ldr	r3, [r3, #24]
 800881c:	f003 0320 	and.w	r3, r3, #32
 8008820:	2b20      	cmp	r3, #32
 8008822:	d003      	beq.n	800882c <I2C_IsErrorOccurred+0xe0>
 8008824:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008828:	2b00      	cmp	r3, #0
 800882a:	d0aa      	beq.n	8008782 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800882c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008830:	2b00      	cmp	r3, #0
 8008832:	d103      	bne.n	800883c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	2220      	movs	r2, #32
 800883a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800883c:	6a3b      	ldr	r3, [r7, #32]
 800883e:	f043 0304 	orr.w	r3, r3, #4
 8008842:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008858:	2b00      	cmp	r3, #0
 800885a:	d00b      	beq.n	8008874 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800885c:	6a3b      	ldr	r3, [r7, #32]
 800885e:	f043 0301 	orr.w	r3, r3, #1
 8008862:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800886c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800886e:	2301      	movs	r3, #1
 8008870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008874:	69bb      	ldr	r3, [r7, #24]
 8008876:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800887a:	2b00      	cmp	r3, #0
 800887c:	d00b      	beq.n	8008896 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800887e:	6a3b      	ldr	r3, [r7, #32]
 8008880:	f043 0308 	orr.w	r3, r3, #8
 8008884:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800888e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008890:	2301      	movs	r3, #1
 8008892:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008896:	69bb      	ldr	r3, [r7, #24]
 8008898:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800889c:	2b00      	cmp	r3, #0
 800889e:	d00b      	beq.n	80088b8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80088a0:	6a3b      	ldr	r3, [r7, #32]
 80088a2:	f043 0302 	orr.w	r3, r3, #2
 80088a6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80088b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80088b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d01c      	beq.n	80088fa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80088c0:	68f8      	ldr	r0, [r7, #12]
 80088c2:	f7ff fe3b 	bl	800853c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	6859      	ldr	r1, [r3, #4]
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	4b0d      	ldr	r3, [pc, #52]	@ (8008908 <I2C_IsErrorOccurred+0x1bc>)
 80088d2:	400b      	ands	r3, r1
 80088d4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80088da:	6a3b      	ldr	r3, [r7, #32]
 80088dc:	431a      	orrs	r2, r3
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2220      	movs	r2, #32
 80088e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2200      	movs	r2, #0
 80088ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80088fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3728      	adds	r7, #40	@ 0x28
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop
 8008908:	fe00e800 	.word	0xfe00e800

0800890c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800890c:	b480      	push	{r7}
 800890e:	b087      	sub	sp, #28
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	607b      	str	r3, [r7, #4]
 8008916:	460b      	mov	r3, r1
 8008918:	817b      	strh	r3, [r7, #10]
 800891a:	4613      	mov	r3, r2
 800891c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800891e:	897b      	ldrh	r3, [r7, #10]
 8008920:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008924:	7a7b      	ldrb	r3, [r7, #9]
 8008926:	041b      	lsls	r3, r3, #16
 8008928:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800892c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008932:	6a3b      	ldr	r3, [r7, #32]
 8008934:	4313      	orrs	r3, r2
 8008936:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800893a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	685a      	ldr	r2, [r3, #4]
 8008942:	6a3b      	ldr	r3, [r7, #32]
 8008944:	0d5b      	lsrs	r3, r3, #21
 8008946:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800894a:	4b08      	ldr	r3, [pc, #32]	@ (800896c <I2C_TransferConfig+0x60>)
 800894c:	430b      	orrs	r3, r1
 800894e:	43db      	mvns	r3, r3
 8008950:	ea02 0103 	and.w	r1, r2, r3
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	697a      	ldr	r2, [r7, #20]
 800895a:	430a      	orrs	r2, r1
 800895c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800895e:	bf00      	nop
 8008960:	371c      	adds	r7, #28
 8008962:	46bd      	mov	sp, r7
 8008964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008968:	4770      	bx	lr
 800896a:	bf00      	nop
 800896c:	03ff63ff 	.word	0x03ff63ff

08008970 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008970:	b480      	push	{r7}
 8008972:	b083      	sub	sp, #12
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008980:	b2db      	uxtb	r3, r3
 8008982:	2b20      	cmp	r3, #32
 8008984:	d138      	bne.n	80089f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800898c:	2b01      	cmp	r3, #1
 800898e:	d101      	bne.n	8008994 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008990:	2302      	movs	r3, #2
 8008992:	e032      	b.n	80089fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2201      	movs	r2, #1
 8008998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2224      	movs	r2, #36	@ 0x24
 80089a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f022 0201 	bic.w	r2, r2, #1
 80089b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	681a      	ldr	r2, [r3, #0]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80089c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	6819      	ldr	r1, [r3, #0]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	683a      	ldr	r2, [r7, #0]
 80089d0:	430a      	orrs	r2, r1
 80089d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f042 0201 	orr.w	r2, r2, #1
 80089e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2220      	movs	r2, #32
 80089e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2200      	movs	r2, #0
 80089f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80089f4:	2300      	movs	r3, #0
 80089f6:	e000      	b.n	80089fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80089f8:	2302      	movs	r3, #2
  }
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	370c      	adds	r7, #12
 80089fe:	46bd      	mov	sp, r7
 8008a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a04:	4770      	bx	lr

08008a06 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008a06:	b480      	push	{r7}
 8008a08:	b085      	sub	sp, #20
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
 8008a0e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	2b20      	cmp	r3, #32
 8008a1a:	d139      	bne.n	8008a90 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d101      	bne.n	8008a2a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008a26:	2302      	movs	r3, #2
 8008a28:	e033      	b.n	8008a92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2224      	movs	r2, #36	@ 0x24
 8008a36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	681a      	ldr	r2, [r3, #0]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f022 0201 	bic.w	r2, r2, #1
 8008a48:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008a58:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	021b      	lsls	r3, r3, #8
 8008a5e:	68fa      	ldr	r2, [r7, #12]
 8008a60:	4313      	orrs	r3, r2
 8008a62:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	68fa      	ldr	r2, [r7, #12]
 8008a6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	681a      	ldr	r2, [r3, #0]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f042 0201 	orr.w	r2, r2, #1
 8008a7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2220      	movs	r2, #32
 8008a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	e000      	b.n	8008a92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008a90:	2302      	movs	r3, #2
  }
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3714      	adds	r7, #20
 8008a96:	46bd      	mov	sp, r7
 8008a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9c:	4770      	bx	lr

08008a9e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008a9e:	b580      	push	{r7, lr}
 8008aa0:	b086      	sub	sp, #24
 8008aa2:	af02      	add	r7, sp, #8
 8008aa4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d101      	bne.n	8008ab0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	e108      	b.n	8008cc2 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d106      	bne.n	8008ad0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f7fd ff4e 	bl	800696c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2203      	movs	r2, #3
 8008ad4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ade:	d102      	bne.n	8008ae6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4618      	mov	r0, r3
 8008aec:	f001 ff3c 	bl	800a968 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6818      	ldr	r0, [r3, #0]
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	7c1a      	ldrb	r2, [r3, #16]
 8008af8:	f88d 2000 	strb.w	r2, [sp]
 8008afc:	3304      	adds	r3, #4
 8008afe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008b00:	f001 fed8 	bl	800a8b4 <USB_CoreInit>
 8008b04:	4603      	mov	r3, r0
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d005      	beq.n	8008b16 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2202      	movs	r2, #2
 8008b0e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008b12:	2301      	movs	r3, #1
 8008b14:	e0d5      	b.n	8008cc2 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	2100      	movs	r1, #0
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f001 ff34 	bl	800a98a <USB_SetCurrentMode>
 8008b22:	4603      	mov	r3, r0
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d005      	beq.n	8008b34 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2202      	movs	r2, #2
 8008b2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008b30:	2301      	movs	r3, #1
 8008b32:	e0c6      	b.n	8008cc2 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b34:	2300      	movs	r3, #0
 8008b36:	73fb      	strb	r3, [r7, #15]
 8008b38:	e04a      	b.n	8008bd0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008b3a:	7bfa      	ldrb	r2, [r7, #15]
 8008b3c:	6879      	ldr	r1, [r7, #4]
 8008b3e:	4613      	mov	r3, r2
 8008b40:	00db      	lsls	r3, r3, #3
 8008b42:	4413      	add	r3, r2
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	440b      	add	r3, r1
 8008b48:	3315      	adds	r3, #21
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008b4e:	7bfa      	ldrb	r2, [r7, #15]
 8008b50:	6879      	ldr	r1, [r7, #4]
 8008b52:	4613      	mov	r3, r2
 8008b54:	00db      	lsls	r3, r3, #3
 8008b56:	4413      	add	r3, r2
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	440b      	add	r3, r1
 8008b5c:	3314      	adds	r3, #20
 8008b5e:	7bfa      	ldrb	r2, [r7, #15]
 8008b60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008b62:	7bfa      	ldrb	r2, [r7, #15]
 8008b64:	7bfb      	ldrb	r3, [r7, #15]
 8008b66:	b298      	uxth	r0, r3
 8008b68:	6879      	ldr	r1, [r7, #4]
 8008b6a:	4613      	mov	r3, r2
 8008b6c:	00db      	lsls	r3, r3, #3
 8008b6e:	4413      	add	r3, r2
 8008b70:	009b      	lsls	r3, r3, #2
 8008b72:	440b      	add	r3, r1
 8008b74:	332e      	adds	r3, #46	@ 0x2e
 8008b76:	4602      	mov	r2, r0
 8008b78:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008b7a:	7bfa      	ldrb	r2, [r7, #15]
 8008b7c:	6879      	ldr	r1, [r7, #4]
 8008b7e:	4613      	mov	r3, r2
 8008b80:	00db      	lsls	r3, r3, #3
 8008b82:	4413      	add	r3, r2
 8008b84:	009b      	lsls	r3, r3, #2
 8008b86:	440b      	add	r3, r1
 8008b88:	3318      	adds	r3, #24
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008b8e:	7bfa      	ldrb	r2, [r7, #15]
 8008b90:	6879      	ldr	r1, [r7, #4]
 8008b92:	4613      	mov	r3, r2
 8008b94:	00db      	lsls	r3, r3, #3
 8008b96:	4413      	add	r3, r2
 8008b98:	009b      	lsls	r3, r3, #2
 8008b9a:	440b      	add	r3, r1
 8008b9c:	331c      	adds	r3, #28
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008ba2:	7bfa      	ldrb	r2, [r7, #15]
 8008ba4:	6879      	ldr	r1, [r7, #4]
 8008ba6:	4613      	mov	r3, r2
 8008ba8:	00db      	lsls	r3, r3, #3
 8008baa:	4413      	add	r3, r2
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	440b      	add	r3, r1
 8008bb0:	3320      	adds	r3, #32
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008bb6:	7bfa      	ldrb	r2, [r7, #15]
 8008bb8:	6879      	ldr	r1, [r7, #4]
 8008bba:	4613      	mov	r3, r2
 8008bbc:	00db      	lsls	r3, r3, #3
 8008bbe:	4413      	add	r3, r2
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	440b      	add	r3, r1
 8008bc4:	3324      	adds	r3, #36	@ 0x24
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008bca:	7bfb      	ldrb	r3, [r7, #15]
 8008bcc:	3301      	adds	r3, #1
 8008bce:	73fb      	strb	r3, [r7, #15]
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	791b      	ldrb	r3, [r3, #4]
 8008bd4:	7bfa      	ldrb	r2, [r7, #15]
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d3af      	bcc.n	8008b3a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008bda:	2300      	movs	r3, #0
 8008bdc:	73fb      	strb	r3, [r7, #15]
 8008bde:	e044      	b.n	8008c6a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008be0:	7bfa      	ldrb	r2, [r7, #15]
 8008be2:	6879      	ldr	r1, [r7, #4]
 8008be4:	4613      	mov	r3, r2
 8008be6:	00db      	lsls	r3, r3, #3
 8008be8:	4413      	add	r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	440b      	add	r3, r1
 8008bee:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008bf6:	7bfa      	ldrb	r2, [r7, #15]
 8008bf8:	6879      	ldr	r1, [r7, #4]
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	00db      	lsls	r3, r3, #3
 8008bfe:	4413      	add	r3, r2
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	440b      	add	r3, r1
 8008c04:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8008c08:	7bfa      	ldrb	r2, [r7, #15]
 8008c0a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008c0c:	7bfa      	ldrb	r2, [r7, #15]
 8008c0e:	6879      	ldr	r1, [r7, #4]
 8008c10:	4613      	mov	r3, r2
 8008c12:	00db      	lsls	r3, r3, #3
 8008c14:	4413      	add	r3, r2
 8008c16:	009b      	lsls	r3, r3, #2
 8008c18:	440b      	add	r3, r1
 8008c1a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8008c1e:	2200      	movs	r2, #0
 8008c20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008c22:	7bfa      	ldrb	r2, [r7, #15]
 8008c24:	6879      	ldr	r1, [r7, #4]
 8008c26:	4613      	mov	r3, r2
 8008c28:	00db      	lsls	r3, r3, #3
 8008c2a:	4413      	add	r3, r2
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	440b      	add	r3, r1
 8008c30:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8008c34:	2200      	movs	r2, #0
 8008c36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008c38:	7bfa      	ldrb	r2, [r7, #15]
 8008c3a:	6879      	ldr	r1, [r7, #4]
 8008c3c:	4613      	mov	r3, r2
 8008c3e:	00db      	lsls	r3, r3, #3
 8008c40:	4413      	add	r3, r2
 8008c42:	009b      	lsls	r3, r3, #2
 8008c44:	440b      	add	r3, r1
 8008c46:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008c4e:	7bfa      	ldrb	r2, [r7, #15]
 8008c50:	6879      	ldr	r1, [r7, #4]
 8008c52:	4613      	mov	r3, r2
 8008c54:	00db      	lsls	r3, r3, #3
 8008c56:	4413      	add	r3, r2
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	440b      	add	r3, r1
 8008c5c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008c60:	2200      	movs	r2, #0
 8008c62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008c64:	7bfb      	ldrb	r3, [r7, #15]
 8008c66:	3301      	adds	r3, #1
 8008c68:	73fb      	strb	r3, [r7, #15]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	791b      	ldrb	r3, [r3, #4]
 8008c6e:	7bfa      	ldrb	r2, [r7, #15]
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d3b5      	bcc.n	8008be0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6818      	ldr	r0, [r3, #0]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	7c1a      	ldrb	r2, [r3, #16]
 8008c7c:	f88d 2000 	strb.w	r2, [sp]
 8008c80:	3304      	adds	r3, #4
 8008c82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008c84:	f001 fece 	bl	800aa24 <USB_DevInit>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d005      	beq.n	8008c9a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2202      	movs	r2, #2
 8008c92:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8008c96:	2301      	movs	r3, #1
 8008c98:	e013      	b.n	8008cc2 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	7b1b      	ldrb	r3, [r3, #12]
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d102      	bne.n	8008cb6 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f000 f80b 	bl	8008ccc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f002 f889 	bl	800add2 <USB_DevDisconnect>

  return HAL_OK;
 8008cc0:	2300      	movs	r3, #0
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3710      	adds	r7, #16
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
	...

08008ccc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b085      	sub	sp, #20
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2201      	movs	r2, #1
 8008cde:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008cfa:	4b05      	ldr	r3, [pc, #20]	@ (8008d10 <HAL_PCDEx_ActivateLPM+0x44>)
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8008d02:	2300      	movs	r3, #0
}
 8008d04:	4618      	mov	r0, r3
 8008d06:	3714      	adds	r7, #20
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr
 8008d10:	10000003 	.word	0x10000003

08008d14 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008d14:	b480      	push	{r7}
 8008d16:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008d18:	4b05      	ldr	r3, [pc, #20]	@ (8008d30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	4a04      	ldr	r2, [pc, #16]	@ (8008d30 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008d1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d22:	6013      	str	r3, [r2, #0]
}
 8008d24:	bf00      	nop
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	40007000 	.word	0x40007000

08008d34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b086      	sub	sp, #24
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d101      	bne.n	8008d4a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	e291      	b.n	800926e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f003 0301 	and.w	r3, r3, #1
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	f000 8087 	beq.w	8008e66 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008d58:	4b96      	ldr	r3, [pc, #600]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	f003 030c 	and.w	r3, r3, #12
 8008d60:	2b04      	cmp	r3, #4
 8008d62:	d00c      	beq.n	8008d7e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008d64:	4b93      	ldr	r3, [pc, #588]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	f003 030c 	and.w	r3, r3, #12
 8008d6c:	2b08      	cmp	r3, #8
 8008d6e:	d112      	bne.n	8008d96 <HAL_RCC_OscConfig+0x62>
 8008d70:	4b90      	ldr	r3, [pc, #576]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008d7c:	d10b      	bne.n	8008d96 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008d7e:	4b8d      	ldr	r3, [pc, #564]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d06c      	beq.n	8008e64 <HAL_RCC_OscConfig+0x130>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d168      	bne.n	8008e64 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008d92:	2301      	movs	r3, #1
 8008d94:	e26b      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d9e:	d106      	bne.n	8008dae <HAL_RCC_OscConfig+0x7a>
 8008da0:	4b84      	ldr	r3, [pc, #528]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a83      	ldr	r2, [pc, #524]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008da6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008daa:	6013      	str	r3, [r2, #0]
 8008dac:	e02e      	b.n	8008e0c <HAL_RCC_OscConfig+0xd8>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d10c      	bne.n	8008dd0 <HAL_RCC_OscConfig+0x9c>
 8008db6:	4b7f      	ldr	r3, [pc, #508]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4a7e      	ldr	r2, [pc, #504]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008dbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008dc0:	6013      	str	r3, [r2, #0]
 8008dc2:	4b7c      	ldr	r3, [pc, #496]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a7b      	ldr	r2, [pc, #492]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008dc8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008dcc:	6013      	str	r3, [r2, #0]
 8008dce:	e01d      	b.n	8008e0c <HAL_RCC_OscConfig+0xd8>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008dd8:	d10c      	bne.n	8008df4 <HAL_RCC_OscConfig+0xc0>
 8008dda:	4b76      	ldr	r3, [pc, #472]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a75      	ldr	r2, [pc, #468]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008de0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008de4:	6013      	str	r3, [r2, #0]
 8008de6:	4b73      	ldr	r3, [pc, #460]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a72      	ldr	r2, [pc, #456]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008df0:	6013      	str	r3, [r2, #0]
 8008df2:	e00b      	b.n	8008e0c <HAL_RCC_OscConfig+0xd8>
 8008df4:	4b6f      	ldr	r3, [pc, #444]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	4a6e      	ldr	r2, [pc, #440]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008dfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008dfe:	6013      	str	r3, [r2, #0]
 8008e00:	4b6c      	ldr	r3, [pc, #432]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a6b      	ldr	r2, [pc, #428]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008e06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008e0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d013      	beq.n	8008e3c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e14:	f7fd ffa6 	bl	8006d64 <HAL_GetTick>
 8008e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e1a:	e008      	b.n	8008e2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e1c:	f7fd ffa2 	bl	8006d64 <HAL_GetTick>
 8008e20:	4602      	mov	r2, r0
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	1ad3      	subs	r3, r2, r3
 8008e26:	2b64      	cmp	r3, #100	@ 0x64
 8008e28:	d901      	bls.n	8008e2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008e2a:	2303      	movs	r3, #3
 8008e2c:	e21f      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008e2e:	4b61      	ldr	r3, [pc, #388]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d0f0      	beq.n	8008e1c <HAL_RCC_OscConfig+0xe8>
 8008e3a:	e014      	b.n	8008e66 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e3c:	f7fd ff92 	bl	8006d64 <HAL_GetTick>
 8008e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008e42:	e008      	b.n	8008e56 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008e44:	f7fd ff8e 	bl	8006d64 <HAL_GetTick>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	1ad3      	subs	r3, r2, r3
 8008e4e:	2b64      	cmp	r3, #100	@ 0x64
 8008e50:	d901      	bls.n	8008e56 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008e52:	2303      	movs	r3, #3
 8008e54:	e20b      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008e56:	4b57      	ldr	r3, [pc, #348]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d1f0      	bne.n	8008e44 <HAL_RCC_OscConfig+0x110>
 8008e62:	e000      	b.n	8008e66 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f003 0302 	and.w	r3, r3, #2
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d069      	beq.n	8008f46 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008e72:	4b50      	ldr	r3, [pc, #320]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	f003 030c 	and.w	r3, r3, #12
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d00b      	beq.n	8008e96 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008e7e:	4b4d      	ldr	r3, [pc, #308]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008e80:	689b      	ldr	r3, [r3, #8]
 8008e82:	f003 030c 	and.w	r3, r3, #12
 8008e86:	2b08      	cmp	r3, #8
 8008e88:	d11c      	bne.n	8008ec4 <HAL_RCC_OscConfig+0x190>
 8008e8a:	4b4a      	ldr	r3, [pc, #296]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d116      	bne.n	8008ec4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008e96:	4b47      	ldr	r3, [pc, #284]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f003 0302 	and.w	r3, r3, #2
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d005      	beq.n	8008eae <HAL_RCC_OscConfig+0x17a>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	68db      	ldr	r3, [r3, #12]
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d001      	beq.n	8008eae <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e1df      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008eae:	4b41      	ldr	r3, [pc, #260]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	691b      	ldr	r3, [r3, #16]
 8008eba:	00db      	lsls	r3, r3, #3
 8008ebc:	493d      	ldr	r1, [pc, #244]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008ebe:	4313      	orrs	r3, r2
 8008ec0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008ec2:	e040      	b.n	8008f46 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	68db      	ldr	r3, [r3, #12]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d023      	beq.n	8008f14 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008ecc:	4b39      	ldr	r3, [pc, #228]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a38      	ldr	r2, [pc, #224]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008ed2:	f043 0301 	orr.w	r3, r3, #1
 8008ed6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ed8:	f7fd ff44 	bl	8006d64 <HAL_GetTick>
 8008edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ede:	e008      	b.n	8008ef2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ee0:	f7fd ff40 	bl	8006d64 <HAL_GetTick>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	1ad3      	subs	r3, r2, r3
 8008eea:	2b02      	cmp	r3, #2
 8008eec:	d901      	bls.n	8008ef2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8008eee:	2303      	movs	r3, #3
 8008ef0:	e1bd      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008ef2:	4b30      	ldr	r3, [pc, #192]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f003 0302 	and.w	r3, r3, #2
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d0f0      	beq.n	8008ee0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008efe:	4b2d      	ldr	r3, [pc, #180]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	691b      	ldr	r3, [r3, #16]
 8008f0a:	00db      	lsls	r3, r3, #3
 8008f0c:	4929      	ldr	r1, [pc, #164]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	600b      	str	r3, [r1, #0]
 8008f12:	e018      	b.n	8008f46 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008f14:	4b27      	ldr	r3, [pc, #156]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a26      	ldr	r2, [pc, #152]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008f1a:	f023 0301 	bic.w	r3, r3, #1
 8008f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f20:	f7fd ff20 	bl	8006d64 <HAL_GetTick>
 8008f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008f26:	e008      	b.n	8008f3a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008f28:	f7fd ff1c 	bl	8006d64 <HAL_GetTick>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	1ad3      	subs	r3, r2, r3
 8008f32:	2b02      	cmp	r3, #2
 8008f34:	d901      	bls.n	8008f3a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008f36:	2303      	movs	r3, #3
 8008f38:	e199      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f003 0302 	and.w	r3, r3, #2
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1f0      	bne.n	8008f28 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f003 0308 	and.w	r3, r3, #8
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d038      	beq.n	8008fc4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	695b      	ldr	r3, [r3, #20]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d019      	beq.n	8008f8e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008f5a:	4b16      	ldr	r3, [pc, #88]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008f5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f5e:	4a15      	ldr	r2, [pc, #84]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008f60:	f043 0301 	orr.w	r3, r3, #1
 8008f64:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f66:	f7fd fefd 	bl	8006d64 <HAL_GetTick>
 8008f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f6c:	e008      	b.n	8008f80 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008f6e:	f7fd fef9 	bl	8006d64 <HAL_GetTick>
 8008f72:	4602      	mov	r2, r0
 8008f74:	693b      	ldr	r3, [r7, #16]
 8008f76:	1ad3      	subs	r3, r2, r3
 8008f78:	2b02      	cmp	r3, #2
 8008f7a:	d901      	bls.n	8008f80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008f7c:	2303      	movs	r3, #3
 8008f7e:	e176      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008f80:	4b0c      	ldr	r3, [pc, #48]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008f82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f84:	f003 0302 	and.w	r3, r3, #2
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d0f0      	beq.n	8008f6e <HAL_RCC_OscConfig+0x23a>
 8008f8c:	e01a      	b.n	8008fc4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008f8e:	4b09      	ldr	r3, [pc, #36]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008f90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f92:	4a08      	ldr	r2, [pc, #32]	@ (8008fb4 <HAL_RCC_OscConfig+0x280>)
 8008f94:	f023 0301 	bic.w	r3, r3, #1
 8008f98:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f9a:	f7fd fee3 	bl	8006d64 <HAL_GetTick>
 8008f9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008fa0:	e00a      	b.n	8008fb8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008fa2:	f7fd fedf 	bl	8006d64 <HAL_GetTick>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	1ad3      	subs	r3, r2, r3
 8008fac:	2b02      	cmp	r3, #2
 8008fae:	d903      	bls.n	8008fb8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008fb0:	2303      	movs	r3, #3
 8008fb2:	e15c      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
 8008fb4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008fb8:	4b91      	ldr	r3, [pc, #580]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8008fba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fbc:	f003 0302 	and.w	r3, r3, #2
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d1ee      	bne.n	8008fa2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f003 0304 	and.w	r3, r3, #4
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	f000 80a4 	beq.w	800911a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008fd2:	4b8b      	ldr	r3, [pc, #556]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8008fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d10d      	bne.n	8008ffa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8008fde:	4b88      	ldr	r3, [pc, #544]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8008fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fe2:	4a87      	ldr	r2, [pc, #540]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8008fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8008fea:	4b85      	ldr	r3, [pc, #532]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8008fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ff2:	60bb      	str	r3, [r7, #8]
 8008ff4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ffa:	4b82      	ldr	r3, [pc, #520]	@ (8009204 <HAL_RCC_OscConfig+0x4d0>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009002:	2b00      	cmp	r3, #0
 8009004:	d118      	bne.n	8009038 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8009006:	4b7f      	ldr	r3, [pc, #508]	@ (8009204 <HAL_RCC_OscConfig+0x4d0>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a7e      	ldr	r2, [pc, #504]	@ (8009204 <HAL_RCC_OscConfig+0x4d0>)
 800900c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009010:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009012:	f7fd fea7 	bl	8006d64 <HAL_GetTick>
 8009016:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009018:	e008      	b.n	800902c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800901a:	f7fd fea3 	bl	8006d64 <HAL_GetTick>
 800901e:	4602      	mov	r2, r0
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	1ad3      	subs	r3, r2, r3
 8009024:	2b64      	cmp	r3, #100	@ 0x64
 8009026:	d901      	bls.n	800902c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8009028:	2303      	movs	r3, #3
 800902a:	e120      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800902c:	4b75      	ldr	r3, [pc, #468]	@ (8009204 <HAL_RCC_OscConfig+0x4d0>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009034:	2b00      	cmp	r3, #0
 8009036:	d0f0      	beq.n	800901a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d106      	bne.n	800904e <HAL_RCC_OscConfig+0x31a>
 8009040:	4b6f      	ldr	r3, [pc, #444]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009044:	4a6e      	ldr	r2, [pc, #440]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009046:	f043 0301 	orr.w	r3, r3, #1
 800904a:	6713      	str	r3, [r2, #112]	@ 0x70
 800904c:	e02d      	b.n	80090aa <HAL_RCC_OscConfig+0x376>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	689b      	ldr	r3, [r3, #8]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d10c      	bne.n	8009070 <HAL_RCC_OscConfig+0x33c>
 8009056:	4b6a      	ldr	r3, [pc, #424]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800905a:	4a69      	ldr	r2, [pc, #420]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 800905c:	f023 0301 	bic.w	r3, r3, #1
 8009060:	6713      	str	r3, [r2, #112]	@ 0x70
 8009062:	4b67      	ldr	r3, [pc, #412]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009066:	4a66      	ldr	r2, [pc, #408]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009068:	f023 0304 	bic.w	r3, r3, #4
 800906c:	6713      	str	r3, [r2, #112]	@ 0x70
 800906e:	e01c      	b.n	80090aa <HAL_RCC_OscConfig+0x376>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	2b05      	cmp	r3, #5
 8009076:	d10c      	bne.n	8009092 <HAL_RCC_OscConfig+0x35e>
 8009078:	4b61      	ldr	r3, [pc, #388]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 800907a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800907c:	4a60      	ldr	r2, [pc, #384]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 800907e:	f043 0304 	orr.w	r3, r3, #4
 8009082:	6713      	str	r3, [r2, #112]	@ 0x70
 8009084:	4b5e      	ldr	r3, [pc, #376]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009086:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009088:	4a5d      	ldr	r2, [pc, #372]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 800908a:	f043 0301 	orr.w	r3, r3, #1
 800908e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009090:	e00b      	b.n	80090aa <HAL_RCC_OscConfig+0x376>
 8009092:	4b5b      	ldr	r3, [pc, #364]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009096:	4a5a      	ldr	r2, [pc, #360]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009098:	f023 0301 	bic.w	r3, r3, #1
 800909c:	6713      	str	r3, [r2, #112]	@ 0x70
 800909e:	4b58      	ldr	r3, [pc, #352]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 80090a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090a2:	4a57      	ldr	r2, [pc, #348]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 80090a4:	f023 0304 	bic.w	r3, r3, #4
 80090a8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d015      	beq.n	80090de <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090b2:	f7fd fe57 	bl	8006d64 <HAL_GetTick>
 80090b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80090b8:	e00a      	b.n	80090d0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80090ba:	f7fd fe53 	bl	8006d64 <HAL_GetTick>
 80090be:	4602      	mov	r2, r0
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	1ad3      	subs	r3, r2, r3
 80090c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d901      	bls.n	80090d0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80090cc:	2303      	movs	r3, #3
 80090ce:	e0ce      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80090d0:	4b4b      	ldr	r3, [pc, #300]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 80090d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090d4:	f003 0302 	and.w	r3, r3, #2
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d0ee      	beq.n	80090ba <HAL_RCC_OscConfig+0x386>
 80090dc:	e014      	b.n	8009108 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090de:	f7fd fe41 	bl	8006d64 <HAL_GetTick>
 80090e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80090e4:	e00a      	b.n	80090fc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80090e6:	f7fd fe3d 	bl	8006d64 <HAL_GetTick>
 80090ea:	4602      	mov	r2, r0
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	1ad3      	subs	r3, r2, r3
 80090f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d901      	bls.n	80090fc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80090f8:	2303      	movs	r3, #3
 80090fa:	e0b8      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80090fc:	4b40      	ldr	r3, [pc, #256]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 80090fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009100:	f003 0302 	and.w	r3, r3, #2
 8009104:	2b00      	cmp	r3, #0
 8009106:	d1ee      	bne.n	80090e6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009108:	7dfb      	ldrb	r3, [r7, #23]
 800910a:	2b01      	cmp	r3, #1
 800910c:	d105      	bne.n	800911a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800910e:	4b3c      	ldr	r3, [pc, #240]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009112:	4a3b      	ldr	r2, [pc, #236]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009114:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009118:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	699b      	ldr	r3, [r3, #24]
 800911e:	2b00      	cmp	r3, #0
 8009120:	f000 80a4 	beq.w	800926c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009124:	4b36      	ldr	r3, [pc, #216]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	f003 030c 	and.w	r3, r3, #12
 800912c:	2b08      	cmp	r3, #8
 800912e:	d06b      	beq.n	8009208 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	699b      	ldr	r3, [r3, #24]
 8009134:	2b02      	cmp	r3, #2
 8009136:	d149      	bne.n	80091cc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009138:	4b31      	ldr	r3, [pc, #196]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a30      	ldr	r2, [pc, #192]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 800913e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009142:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009144:	f7fd fe0e 	bl	8006d64 <HAL_GetTick>
 8009148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800914a:	e008      	b.n	800915e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800914c:	f7fd fe0a 	bl	8006d64 <HAL_GetTick>
 8009150:	4602      	mov	r2, r0
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	1ad3      	subs	r3, r2, r3
 8009156:	2b02      	cmp	r3, #2
 8009158:	d901      	bls.n	800915e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800915a:	2303      	movs	r3, #3
 800915c:	e087      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800915e:	4b28      	ldr	r3, [pc, #160]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009166:	2b00      	cmp	r3, #0
 8009168:	d1f0      	bne.n	800914c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	69da      	ldr	r2, [r3, #28]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6a1b      	ldr	r3, [r3, #32]
 8009172:	431a      	orrs	r2, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009178:	019b      	lsls	r3, r3, #6
 800917a:	431a      	orrs	r2, r3
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009180:	085b      	lsrs	r3, r3, #1
 8009182:	3b01      	subs	r3, #1
 8009184:	041b      	lsls	r3, r3, #16
 8009186:	431a      	orrs	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800918c:	061b      	lsls	r3, r3, #24
 800918e:	4313      	orrs	r3, r2
 8009190:	4a1b      	ldr	r2, [pc, #108]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 8009192:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009196:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009198:	4b19      	ldr	r3, [pc, #100]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a18      	ldr	r2, [pc, #96]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 800919e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80091a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091a4:	f7fd fdde 	bl	8006d64 <HAL_GetTick>
 80091a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80091aa:	e008      	b.n	80091be <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80091ac:	f7fd fdda 	bl	8006d64 <HAL_GetTick>
 80091b0:	4602      	mov	r2, r0
 80091b2:	693b      	ldr	r3, [r7, #16]
 80091b4:	1ad3      	subs	r3, r2, r3
 80091b6:	2b02      	cmp	r3, #2
 80091b8:	d901      	bls.n	80091be <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80091ba:	2303      	movs	r3, #3
 80091bc:	e057      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80091be:	4b10      	ldr	r3, [pc, #64]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d0f0      	beq.n	80091ac <HAL_RCC_OscConfig+0x478>
 80091ca:	e04f      	b.n	800926c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091cc:	4b0c      	ldr	r3, [pc, #48]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a0b      	ldr	r2, [pc, #44]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 80091d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80091d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091d8:	f7fd fdc4 	bl	8006d64 <HAL_GetTick>
 80091dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80091de:	e008      	b.n	80091f2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80091e0:	f7fd fdc0 	bl	8006d64 <HAL_GetTick>
 80091e4:	4602      	mov	r2, r0
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	1ad3      	subs	r3, r2, r3
 80091ea:	2b02      	cmp	r3, #2
 80091ec:	d901      	bls.n	80091f2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80091ee:	2303      	movs	r3, #3
 80091f0:	e03d      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80091f2:	4b03      	ldr	r3, [pc, #12]	@ (8009200 <HAL_RCC_OscConfig+0x4cc>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d1f0      	bne.n	80091e0 <HAL_RCC_OscConfig+0x4ac>
 80091fe:	e035      	b.n	800926c <HAL_RCC_OscConfig+0x538>
 8009200:	40023800 	.word	0x40023800
 8009204:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8009208:	4b1b      	ldr	r3, [pc, #108]	@ (8009278 <HAL_RCC_OscConfig+0x544>)
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	699b      	ldr	r3, [r3, #24]
 8009212:	2b01      	cmp	r3, #1
 8009214:	d028      	beq.n	8009268 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009220:	429a      	cmp	r2, r3
 8009222:	d121      	bne.n	8009268 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800922e:	429a      	cmp	r2, r3
 8009230:	d11a      	bne.n	8009268 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009232:	68fa      	ldr	r2, [r7, #12]
 8009234:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009238:	4013      	ands	r3, r2
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800923e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009240:	4293      	cmp	r3, r2
 8009242:	d111      	bne.n	8009268 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800924e:	085b      	lsrs	r3, r3, #1
 8009250:	3b01      	subs	r3, #1
 8009252:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009254:	429a      	cmp	r2, r3
 8009256:	d107      	bne.n	8009268 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009262:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8009264:	429a      	cmp	r2, r3
 8009266:	d001      	beq.n	800926c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8009268:	2301      	movs	r3, #1
 800926a:	e000      	b.n	800926e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800926c:	2300      	movs	r3, #0
}
 800926e:	4618      	mov	r0, r3
 8009270:	3718      	adds	r7, #24
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	40023800 	.word	0x40023800

0800927c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8009286:	2300      	movs	r3, #0
 8009288:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d101      	bne.n	8009294 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009290:	2301      	movs	r3, #1
 8009292:	e0d0      	b.n	8009436 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009294:	4b6a      	ldr	r3, [pc, #424]	@ (8009440 <HAL_RCC_ClockConfig+0x1c4>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f003 030f 	and.w	r3, r3, #15
 800929c:	683a      	ldr	r2, [r7, #0]
 800929e:	429a      	cmp	r2, r3
 80092a0:	d910      	bls.n	80092c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80092a2:	4b67      	ldr	r3, [pc, #412]	@ (8009440 <HAL_RCC_ClockConfig+0x1c4>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f023 020f 	bic.w	r2, r3, #15
 80092aa:	4965      	ldr	r1, [pc, #404]	@ (8009440 <HAL_RCC_ClockConfig+0x1c4>)
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	4313      	orrs	r3, r2
 80092b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80092b2:	4b63      	ldr	r3, [pc, #396]	@ (8009440 <HAL_RCC_ClockConfig+0x1c4>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f003 030f 	and.w	r3, r3, #15
 80092ba:	683a      	ldr	r2, [r7, #0]
 80092bc:	429a      	cmp	r2, r3
 80092be:	d001      	beq.n	80092c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80092c0:	2301      	movs	r3, #1
 80092c2:	e0b8      	b.n	8009436 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f003 0302 	and.w	r3, r3, #2
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d020      	beq.n	8009312 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f003 0304 	and.w	r3, r3, #4
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d005      	beq.n	80092e8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80092dc:	4b59      	ldr	r3, [pc, #356]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	4a58      	ldr	r2, [pc, #352]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 80092e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80092e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f003 0308 	and.w	r3, r3, #8
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d005      	beq.n	8009300 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80092f4:	4b53      	ldr	r3, [pc, #332]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	4a52      	ldr	r2, [pc, #328]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 80092fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80092fe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009300:	4b50      	ldr	r3, [pc, #320]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	689b      	ldr	r3, [r3, #8]
 800930c:	494d      	ldr	r1, [pc, #308]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 800930e:	4313      	orrs	r3, r2
 8009310:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f003 0301 	and.w	r3, r3, #1
 800931a:	2b00      	cmp	r3, #0
 800931c:	d040      	beq.n	80093a0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	2b01      	cmp	r3, #1
 8009324:	d107      	bne.n	8009336 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009326:	4b47      	ldr	r3, [pc, #284]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800932e:	2b00      	cmp	r3, #0
 8009330:	d115      	bne.n	800935e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8009332:	2301      	movs	r3, #1
 8009334:	e07f      	b.n	8009436 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	2b02      	cmp	r3, #2
 800933c:	d107      	bne.n	800934e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800933e:	4b41      	ldr	r3, [pc, #260]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009346:	2b00      	cmp	r3, #0
 8009348:	d109      	bne.n	800935e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800934a:	2301      	movs	r3, #1
 800934c:	e073      	b.n	8009436 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800934e:	4b3d      	ldr	r3, [pc, #244]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	f003 0302 	and.w	r3, r3, #2
 8009356:	2b00      	cmp	r3, #0
 8009358:	d101      	bne.n	800935e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800935a:	2301      	movs	r3, #1
 800935c:	e06b      	b.n	8009436 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800935e:	4b39      	ldr	r3, [pc, #228]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	f023 0203 	bic.w	r2, r3, #3
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	685b      	ldr	r3, [r3, #4]
 800936a:	4936      	ldr	r1, [pc, #216]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 800936c:	4313      	orrs	r3, r2
 800936e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009370:	f7fd fcf8 	bl	8006d64 <HAL_GetTick>
 8009374:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009376:	e00a      	b.n	800938e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009378:	f7fd fcf4 	bl	8006d64 <HAL_GetTick>
 800937c:	4602      	mov	r2, r0
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	1ad3      	subs	r3, r2, r3
 8009382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009386:	4293      	cmp	r3, r2
 8009388:	d901      	bls.n	800938e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800938a:	2303      	movs	r3, #3
 800938c:	e053      	b.n	8009436 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800938e:	4b2d      	ldr	r3, [pc, #180]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 8009390:	689b      	ldr	r3, [r3, #8]
 8009392:	f003 020c 	and.w	r2, r3, #12
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	685b      	ldr	r3, [r3, #4]
 800939a:	009b      	lsls	r3, r3, #2
 800939c:	429a      	cmp	r2, r3
 800939e:	d1eb      	bne.n	8009378 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80093a0:	4b27      	ldr	r3, [pc, #156]	@ (8009440 <HAL_RCC_ClockConfig+0x1c4>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 030f 	and.w	r3, r3, #15
 80093a8:	683a      	ldr	r2, [r7, #0]
 80093aa:	429a      	cmp	r2, r3
 80093ac:	d210      	bcs.n	80093d0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80093ae:	4b24      	ldr	r3, [pc, #144]	@ (8009440 <HAL_RCC_ClockConfig+0x1c4>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f023 020f 	bic.w	r2, r3, #15
 80093b6:	4922      	ldr	r1, [pc, #136]	@ (8009440 <HAL_RCC_ClockConfig+0x1c4>)
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	4313      	orrs	r3, r2
 80093bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80093be:	4b20      	ldr	r3, [pc, #128]	@ (8009440 <HAL_RCC_ClockConfig+0x1c4>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f003 030f 	and.w	r3, r3, #15
 80093c6:	683a      	ldr	r2, [r7, #0]
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d001      	beq.n	80093d0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80093cc:	2301      	movs	r3, #1
 80093ce:	e032      	b.n	8009436 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f003 0304 	and.w	r3, r3, #4
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d008      	beq.n	80093ee <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80093dc:	4b19      	ldr	r3, [pc, #100]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 80093de:	689b      	ldr	r3, [r3, #8]
 80093e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	68db      	ldr	r3, [r3, #12]
 80093e8:	4916      	ldr	r1, [pc, #88]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 80093ea:	4313      	orrs	r3, r2
 80093ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f003 0308 	and.w	r3, r3, #8
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d009      	beq.n	800940e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80093fa:	4b12      	ldr	r3, [pc, #72]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 80093fc:	689b      	ldr	r3, [r3, #8]
 80093fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	691b      	ldr	r3, [r3, #16]
 8009406:	00db      	lsls	r3, r3, #3
 8009408:	490e      	ldr	r1, [pc, #56]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 800940a:	4313      	orrs	r3, r2
 800940c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800940e:	f000 f821 	bl	8009454 <HAL_RCC_GetSysClockFreq>
 8009412:	4602      	mov	r2, r0
 8009414:	4b0b      	ldr	r3, [pc, #44]	@ (8009444 <HAL_RCC_ClockConfig+0x1c8>)
 8009416:	689b      	ldr	r3, [r3, #8]
 8009418:	091b      	lsrs	r3, r3, #4
 800941a:	f003 030f 	and.w	r3, r3, #15
 800941e:	490a      	ldr	r1, [pc, #40]	@ (8009448 <HAL_RCC_ClockConfig+0x1cc>)
 8009420:	5ccb      	ldrb	r3, [r1, r3]
 8009422:	fa22 f303 	lsr.w	r3, r2, r3
 8009426:	4a09      	ldr	r2, [pc, #36]	@ (800944c <HAL_RCC_ClockConfig+0x1d0>)
 8009428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800942a:	4b09      	ldr	r3, [pc, #36]	@ (8009450 <HAL_RCC_ClockConfig+0x1d4>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4618      	mov	r0, r3
 8009430:	f7fd fc54 	bl	8006cdc <HAL_InitTick>

  return HAL_OK;
 8009434:	2300      	movs	r3, #0
}
 8009436:	4618      	mov	r0, r3
 8009438:	3710      	adds	r7, #16
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	40023c00 	.word	0x40023c00
 8009444:	40023800 	.word	0x40023800
 8009448:	08010eec 	.word	0x08010eec
 800944c:	2000000c 	.word	0x2000000c
 8009450:	20000010 	.word	0x20000010

08009454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009454:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009458:	b094      	sub	sp, #80	@ 0x50
 800945a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800945c:	2300      	movs	r3, #0
 800945e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009460:	2300      	movs	r3, #0
 8009462:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009464:	2300      	movs	r3, #0
 8009466:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8009468:	2300      	movs	r3, #0
 800946a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800946c:	4b79      	ldr	r3, [pc, #484]	@ (8009654 <HAL_RCC_GetSysClockFreq+0x200>)
 800946e:	689b      	ldr	r3, [r3, #8]
 8009470:	f003 030c 	and.w	r3, r3, #12
 8009474:	2b08      	cmp	r3, #8
 8009476:	d00d      	beq.n	8009494 <HAL_RCC_GetSysClockFreq+0x40>
 8009478:	2b08      	cmp	r3, #8
 800947a:	f200 80e1 	bhi.w	8009640 <HAL_RCC_GetSysClockFreq+0x1ec>
 800947e:	2b00      	cmp	r3, #0
 8009480:	d002      	beq.n	8009488 <HAL_RCC_GetSysClockFreq+0x34>
 8009482:	2b04      	cmp	r3, #4
 8009484:	d003      	beq.n	800948e <HAL_RCC_GetSysClockFreq+0x3a>
 8009486:	e0db      	b.n	8009640 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009488:	4b73      	ldr	r3, [pc, #460]	@ (8009658 <HAL_RCC_GetSysClockFreq+0x204>)
 800948a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800948c:	e0db      	b.n	8009646 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800948e:	4b73      	ldr	r3, [pc, #460]	@ (800965c <HAL_RCC_GetSysClockFreq+0x208>)
 8009490:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009492:	e0d8      	b.n	8009646 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009494:	4b6f      	ldr	r3, [pc, #444]	@ (8009654 <HAL_RCC_GetSysClockFreq+0x200>)
 8009496:	685b      	ldr	r3, [r3, #4]
 8009498:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800949c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800949e:	4b6d      	ldr	r3, [pc, #436]	@ (8009654 <HAL_RCC_GetSysClockFreq+0x200>)
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d063      	beq.n	8009572 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80094aa:	4b6a      	ldr	r3, [pc, #424]	@ (8009654 <HAL_RCC_GetSysClockFreq+0x200>)
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	099b      	lsrs	r3, r3, #6
 80094b0:	2200      	movs	r2, #0
 80094b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80094b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80094b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80094be:	2300      	movs	r3, #0
 80094c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80094c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80094c6:	4622      	mov	r2, r4
 80094c8:	462b      	mov	r3, r5
 80094ca:	f04f 0000 	mov.w	r0, #0
 80094ce:	f04f 0100 	mov.w	r1, #0
 80094d2:	0159      	lsls	r1, r3, #5
 80094d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80094d8:	0150      	lsls	r0, r2, #5
 80094da:	4602      	mov	r2, r0
 80094dc:	460b      	mov	r3, r1
 80094de:	4621      	mov	r1, r4
 80094e0:	1a51      	subs	r1, r2, r1
 80094e2:	6139      	str	r1, [r7, #16]
 80094e4:	4629      	mov	r1, r5
 80094e6:	eb63 0301 	sbc.w	r3, r3, r1
 80094ea:	617b      	str	r3, [r7, #20]
 80094ec:	f04f 0200 	mov.w	r2, #0
 80094f0:	f04f 0300 	mov.w	r3, #0
 80094f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80094f8:	4659      	mov	r1, fp
 80094fa:	018b      	lsls	r3, r1, #6
 80094fc:	4651      	mov	r1, sl
 80094fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009502:	4651      	mov	r1, sl
 8009504:	018a      	lsls	r2, r1, #6
 8009506:	4651      	mov	r1, sl
 8009508:	ebb2 0801 	subs.w	r8, r2, r1
 800950c:	4659      	mov	r1, fp
 800950e:	eb63 0901 	sbc.w	r9, r3, r1
 8009512:	f04f 0200 	mov.w	r2, #0
 8009516:	f04f 0300 	mov.w	r3, #0
 800951a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800951e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009522:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009526:	4690      	mov	r8, r2
 8009528:	4699      	mov	r9, r3
 800952a:	4623      	mov	r3, r4
 800952c:	eb18 0303 	adds.w	r3, r8, r3
 8009530:	60bb      	str	r3, [r7, #8]
 8009532:	462b      	mov	r3, r5
 8009534:	eb49 0303 	adc.w	r3, r9, r3
 8009538:	60fb      	str	r3, [r7, #12]
 800953a:	f04f 0200 	mov.w	r2, #0
 800953e:	f04f 0300 	mov.w	r3, #0
 8009542:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009546:	4629      	mov	r1, r5
 8009548:	024b      	lsls	r3, r1, #9
 800954a:	4621      	mov	r1, r4
 800954c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009550:	4621      	mov	r1, r4
 8009552:	024a      	lsls	r2, r1, #9
 8009554:	4610      	mov	r0, r2
 8009556:	4619      	mov	r1, r3
 8009558:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800955a:	2200      	movs	r2, #0
 800955c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800955e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009560:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009564:	f7f7 fbb0 	bl	8000cc8 <__aeabi_uldivmod>
 8009568:	4602      	mov	r2, r0
 800956a:	460b      	mov	r3, r1
 800956c:	4613      	mov	r3, r2
 800956e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009570:	e058      	b.n	8009624 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009572:	4b38      	ldr	r3, [pc, #224]	@ (8009654 <HAL_RCC_GetSysClockFreq+0x200>)
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	099b      	lsrs	r3, r3, #6
 8009578:	2200      	movs	r2, #0
 800957a:	4618      	mov	r0, r3
 800957c:	4611      	mov	r1, r2
 800957e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009582:	623b      	str	r3, [r7, #32]
 8009584:	2300      	movs	r3, #0
 8009586:	627b      	str	r3, [r7, #36]	@ 0x24
 8009588:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800958c:	4642      	mov	r2, r8
 800958e:	464b      	mov	r3, r9
 8009590:	f04f 0000 	mov.w	r0, #0
 8009594:	f04f 0100 	mov.w	r1, #0
 8009598:	0159      	lsls	r1, r3, #5
 800959a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800959e:	0150      	lsls	r0, r2, #5
 80095a0:	4602      	mov	r2, r0
 80095a2:	460b      	mov	r3, r1
 80095a4:	4641      	mov	r1, r8
 80095a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80095aa:	4649      	mov	r1, r9
 80095ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80095b0:	f04f 0200 	mov.w	r2, #0
 80095b4:	f04f 0300 	mov.w	r3, #0
 80095b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80095bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80095c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80095c4:	ebb2 040a 	subs.w	r4, r2, sl
 80095c8:	eb63 050b 	sbc.w	r5, r3, fp
 80095cc:	f04f 0200 	mov.w	r2, #0
 80095d0:	f04f 0300 	mov.w	r3, #0
 80095d4:	00eb      	lsls	r3, r5, #3
 80095d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80095da:	00e2      	lsls	r2, r4, #3
 80095dc:	4614      	mov	r4, r2
 80095de:	461d      	mov	r5, r3
 80095e0:	4643      	mov	r3, r8
 80095e2:	18e3      	adds	r3, r4, r3
 80095e4:	603b      	str	r3, [r7, #0]
 80095e6:	464b      	mov	r3, r9
 80095e8:	eb45 0303 	adc.w	r3, r5, r3
 80095ec:	607b      	str	r3, [r7, #4]
 80095ee:	f04f 0200 	mov.w	r2, #0
 80095f2:	f04f 0300 	mov.w	r3, #0
 80095f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80095fa:	4629      	mov	r1, r5
 80095fc:	028b      	lsls	r3, r1, #10
 80095fe:	4621      	mov	r1, r4
 8009600:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009604:	4621      	mov	r1, r4
 8009606:	028a      	lsls	r2, r1, #10
 8009608:	4610      	mov	r0, r2
 800960a:	4619      	mov	r1, r3
 800960c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800960e:	2200      	movs	r2, #0
 8009610:	61bb      	str	r3, [r7, #24]
 8009612:	61fa      	str	r2, [r7, #28]
 8009614:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009618:	f7f7 fb56 	bl	8000cc8 <__aeabi_uldivmod>
 800961c:	4602      	mov	r2, r0
 800961e:	460b      	mov	r3, r1
 8009620:	4613      	mov	r3, r2
 8009622:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8009624:	4b0b      	ldr	r3, [pc, #44]	@ (8009654 <HAL_RCC_GetSysClockFreq+0x200>)
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	0c1b      	lsrs	r3, r3, #16
 800962a:	f003 0303 	and.w	r3, r3, #3
 800962e:	3301      	adds	r3, #1
 8009630:	005b      	lsls	r3, r3, #1
 8009632:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8009634:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009636:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009638:	fbb2 f3f3 	udiv	r3, r2, r3
 800963c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800963e:	e002      	b.n	8009646 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009640:	4b05      	ldr	r3, [pc, #20]	@ (8009658 <HAL_RCC_GetSysClockFreq+0x204>)
 8009642:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009644:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009646:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009648:	4618      	mov	r0, r3
 800964a:	3750      	adds	r7, #80	@ 0x50
 800964c:	46bd      	mov	sp, r7
 800964e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009652:	bf00      	nop
 8009654:	40023800 	.word	0x40023800
 8009658:	00f42400 	.word	0x00f42400
 800965c:	007a1200 	.word	0x007a1200

08009660 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009660:	b480      	push	{r7}
 8009662:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009664:	4b03      	ldr	r3, [pc, #12]	@ (8009674 <HAL_RCC_GetHCLKFreq+0x14>)
 8009666:	681b      	ldr	r3, [r3, #0]
}
 8009668:	4618      	mov	r0, r3
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	2000000c 	.word	0x2000000c

08009678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800967c:	f7ff fff0 	bl	8009660 <HAL_RCC_GetHCLKFreq>
 8009680:	4602      	mov	r2, r0
 8009682:	4b05      	ldr	r3, [pc, #20]	@ (8009698 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	0a9b      	lsrs	r3, r3, #10
 8009688:	f003 0307 	and.w	r3, r3, #7
 800968c:	4903      	ldr	r1, [pc, #12]	@ (800969c <HAL_RCC_GetPCLK1Freq+0x24>)
 800968e:	5ccb      	ldrb	r3, [r1, r3]
 8009690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009694:	4618      	mov	r0, r3
 8009696:	bd80      	pop	{r7, pc}
 8009698:	40023800 	.word	0x40023800
 800969c:	08010efc 	.word	0x08010efc

080096a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80096a4:	f7ff ffdc 	bl	8009660 <HAL_RCC_GetHCLKFreq>
 80096a8:	4602      	mov	r2, r0
 80096aa:	4b05      	ldr	r3, [pc, #20]	@ (80096c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80096ac:	689b      	ldr	r3, [r3, #8]
 80096ae:	0b5b      	lsrs	r3, r3, #13
 80096b0:	f003 0307 	and.w	r3, r3, #7
 80096b4:	4903      	ldr	r1, [pc, #12]	@ (80096c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80096b6:	5ccb      	ldrb	r3, [r1, r3]
 80096b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80096bc:	4618      	mov	r0, r3
 80096be:	bd80      	pop	{r7, pc}
 80096c0:	40023800 	.word	0x40023800
 80096c4:	08010efc 	.word	0x08010efc

080096c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b088      	sub	sp, #32
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80096d0:	2300      	movs	r3, #0
 80096d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80096d4:	2300      	movs	r3, #0
 80096d6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80096d8:	2300      	movs	r3, #0
 80096da:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80096dc:	2300      	movs	r3, #0
 80096de:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80096e0:	2300      	movs	r3, #0
 80096e2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f003 0301 	and.w	r3, r3, #1
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d012      	beq.n	8009716 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80096f0:	4b69      	ldr	r3, [pc, #420]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	4a68      	ldr	r2, [pc, #416]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80096f6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80096fa:	6093      	str	r3, [r2, #8]
 80096fc:	4b66      	ldr	r3, [pc, #408]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80096fe:	689a      	ldr	r2, [r3, #8]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009704:	4964      	ldr	r1, [pc, #400]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009706:	4313      	orrs	r3, r2
 8009708:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800970e:	2b00      	cmp	r3, #0
 8009710:	d101      	bne.n	8009716 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8009712:	2301      	movs	r3, #1
 8009714:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800971e:	2b00      	cmp	r3, #0
 8009720:	d017      	beq.n	8009752 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009722:	4b5d      	ldr	r3, [pc, #372]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009724:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009728:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009730:	4959      	ldr	r1, [pc, #356]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009732:	4313      	orrs	r3, r2
 8009734:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800973c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009740:	d101      	bne.n	8009746 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8009742:	2301      	movs	r3, #1
 8009744:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800974a:	2b00      	cmp	r3, #0
 800974c:	d101      	bne.n	8009752 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800974e:	2301      	movs	r3, #1
 8009750:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800975a:	2b00      	cmp	r3, #0
 800975c:	d017      	beq.n	800978e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800975e:	4b4e      	ldr	r3, [pc, #312]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009760:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009764:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800976c:	494a      	ldr	r1, [pc, #296]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800976e:	4313      	orrs	r3, r2
 8009770:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009778:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800977c:	d101      	bne.n	8009782 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800977e:	2301      	movs	r3, #1
 8009780:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009786:	2b00      	cmp	r3, #0
 8009788:	d101      	bne.n	800978e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800978a:	2301      	movs	r3, #1
 800978c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009796:	2b00      	cmp	r3, #0
 8009798:	d001      	beq.n	800979e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800979a:	2301      	movs	r3, #1
 800979c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f003 0320 	and.w	r3, r3, #32
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	f000 808b 	beq.w	80098c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80097ac:	4b3a      	ldr	r3, [pc, #232]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80097ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097b0:	4a39      	ldr	r2, [pc, #228]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80097b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80097b8:	4b37      	ldr	r3, [pc, #220]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80097ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80097c0:	60bb      	str	r3, [r7, #8]
 80097c2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80097c4:	4b35      	ldr	r3, [pc, #212]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4a34      	ldr	r2, [pc, #208]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80097ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80097ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097d0:	f7fd fac8 	bl	8006d64 <HAL_GetTick>
 80097d4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80097d6:	e008      	b.n	80097ea <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097d8:	f7fd fac4 	bl	8006d64 <HAL_GetTick>
 80097dc:	4602      	mov	r2, r0
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	1ad3      	subs	r3, r2, r3
 80097e2:	2b64      	cmp	r3, #100	@ 0x64
 80097e4:	d901      	bls.n	80097ea <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80097e6:	2303      	movs	r3, #3
 80097e8:	e357      	b.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80097ea:	4b2c      	ldr	r3, [pc, #176]	@ (800989c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d0f0      	beq.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80097f6:	4b28      	ldr	r3, [pc, #160]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80097f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80097fe:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d035      	beq.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800980a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800980e:	693a      	ldr	r2, [r7, #16]
 8009810:	429a      	cmp	r2, r3
 8009812:	d02e      	beq.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009814:	4b20      	ldr	r3, [pc, #128]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009818:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800981c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800981e:	4b1e      	ldr	r3, [pc, #120]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009822:	4a1d      	ldr	r2, [pc, #116]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009828:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800982a:	4b1b      	ldr	r3, [pc, #108]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800982c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800982e:	4a1a      	ldr	r2, [pc, #104]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009830:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009834:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8009836:	4a18      	ldr	r2, [pc, #96]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800983c:	4b16      	ldr	r3, [pc, #88]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800983e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009840:	f003 0301 	and.w	r3, r3, #1
 8009844:	2b01      	cmp	r3, #1
 8009846:	d114      	bne.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009848:	f7fd fa8c 	bl	8006d64 <HAL_GetTick>
 800984c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800984e:	e00a      	b.n	8009866 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009850:	f7fd fa88 	bl	8006d64 <HAL_GetTick>
 8009854:	4602      	mov	r2, r0
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	1ad3      	subs	r3, r2, r3
 800985a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800985e:	4293      	cmp	r3, r2
 8009860:	d901      	bls.n	8009866 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8009862:	2303      	movs	r3, #3
 8009864:	e319      	b.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009866:	4b0c      	ldr	r3, [pc, #48]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800986a:	f003 0302 	and.w	r3, r3, #2
 800986e:	2b00      	cmp	r3, #0
 8009870:	d0ee      	beq.n	8009850 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009876:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800987a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800987e:	d111      	bne.n	80098a4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8009880:	4b05      	ldr	r3, [pc, #20]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800988c:	4b04      	ldr	r3, [pc, #16]	@ (80098a0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800988e:	400b      	ands	r3, r1
 8009890:	4901      	ldr	r1, [pc, #4]	@ (8009898 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009892:	4313      	orrs	r3, r2
 8009894:	608b      	str	r3, [r1, #8]
 8009896:	e00b      	b.n	80098b0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8009898:	40023800 	.word	0x40023800
 800989c:	40007000 	.word	0x40007000
 80098a0:	0ffffcff 	.word	0x0ffffcff
 80098a4:	4baa      	ldr	r3, [pc, #680]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	4aa9      	ldr	r2, [pc, #676]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80098aa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80098ae:	6093      	str	r3, [r2, #8]
 80098b0:	4ba7      	ldr	r3, [pc, #668]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80098b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80098bc:	49a4      	ldr	r1, [pc, #656]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80098be:	4313      	orrs	r3, r2
 80098c0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f003 0310 	and.w	r3, r3, #16
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d010      	beq.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80098ce:	4ba0      	ldr	r3, [pc, #640]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80098d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098d4:	4a9e      	ldr	r2, [pc, #632]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80098d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80098da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80098de:	4b9c      	ldr	r3, [pc, #624]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80098e0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098e8:	4999      	ldr	r1, [pc, #612]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80098ea:	4313      	orrs	r3, r2
 80098ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d00a      	beq.n	8009912 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80098fc:	4b94      	ldr	r3, [pc, #592]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80098fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009902:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800990a:	4991      	ldr	r1, [pc, #580]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800990c:	4313      	orrs	r3, r2
 800990e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800991a:	2b00      	cmp	r3, #0
 800991c:	d00a      	beq.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800991e:	4b8c      	ldr	r3, [pc, #560]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009924:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800992c:	4988      	ldr	r1, [pc, #544]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800992e:	4313      	orrs	r3, r2
 8009930:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800993c:	2b00      	cmp	r3, #0
 800993e:	d00a      	beq.n	8009956 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009940:	4b83      	ldr	r3, [pc, #524]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009946:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800994e:	4980      	ldr	r1, [pc, #512]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009950:	4313      	orrs	r3, r2
 8009952:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00a      	beq.n	8009978 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009962:	4b7b      	ldr	r3, [pc, #492]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009968:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009970:	4977      	ldr	r1, [pc, #476]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009972:	4313      	orrs	r3, r2
 8009974:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00a      	beq.n	800999a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009984:	4b72      	ldr	r3, [pc, #456]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800998a:	f023 0203 	bic.w	r2, r3, #3
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009992:	496f      	ldr	r1, [pc, #444]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009994:	4313      	orrs	r3, r2
 8009996:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d00a      	beq.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80099a6:	4b6a      	ldr	r3, [pc, #424]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80099a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099ac:	f023 020c 	bic.w	r2, r3, #12
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099b4:	4966      	ldr	r1, [pc, #408]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80099b6:	4313      	orrs	r3, r2
 80099b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d00a      	beq.n	80099de <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80099c8:	4b61      	ldr	r3, [pc, #388]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80099ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099ce:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099d6:	495e      	ldr	r1, [pc, #376]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80099d8:	4313      	orrs	r3, r2
 80099da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d00a      	beq.n	8009a00 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80099ea:	4b59      	ldr	r3, [pc, #356]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80099ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099f0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099f8:	4955      	ldr	r1, [pc, #340]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80099fa:	4313      	orrs	r3, r2
 80099fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d00a      	beq.n	8009a22 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009a0c:	4b50      	ldr	r3, [pc, #320]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a12:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a1a:	494d      	ldr	r1, [pc, #308]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d00a      	beq.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8009a2e:	4b48      	ldr	r3, [pc, #288]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a34:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a3c:	4944      	ldr	r1, [pc, #272]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a3e:	4313      	orrs	r3, r2
 8009a40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d00a      	beq.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8009a50:	4b3f      	ldr	r3, [pc, #252]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a56:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a5e:	493c      	ldr	r1, [pc, #240]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a60:	4313      	orrs	r3, r2
 8009a62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d00a      	beq.n	8009a88 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009a72:	4b37      	ldr	r3, [pc, #220]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a78:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a80:	4933      	ldr	r1, [pc, #204]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a82:	4313      	orrs	r3, r2
 8009a84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d00a      	beq.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009a94:	4b2e      	ldr	r3, [pc, #184]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a9a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009aa2:	492b      	ldr	r1, [pc, #172]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d011      	beq.n	8009ada <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009ab6:	4b26      	ldr	r3, [pc, #152]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009abc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ac4:	4922      	ldr	r1, [pc, #136]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ac6:	4313      	orrs	r3, r2
 8009ac8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ad0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009ad4:	d101      	bne.n	8009ada <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f003 0308 	and.w	r3, r3, #8
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d001      	beq.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8009ae6:	2301      	movs	r3, #1
 8009ae8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d00a      	beq.n	8009b0c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009af6:	4b16      	ldr	r3, [pc, #88]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009afc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009b04:	4912      	ldr	r1, [pc, #72]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b06:	4313      	orrs	r3, r2
 8009b08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d00b      	beq.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009b18:	4b0d      	ldr	r3, [pc, #52]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b1e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b28:	4909      	ldr	r1, [pc, #36]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009b30:	69fb      	ldr	r3, [r7, #28]
 8009b32:	2b01      	cmp	r3, #1
 8009b34:	d006      	beq.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	f000 80d9 	beq.w	8009cf6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009b44:	4b02      	ldr	r3, [pc, #8]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a01      	ldr	r2, [pc, #4]	@ (8009b50 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009b4e:	e001      	b.n	8009b54 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8009b50:	40023800 	.word	0x40023800
 8009b54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b56:	f7fd f905 	bl	8006d64 <HAL_GetTick>
 8009b5a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009b5c:	e008      	b.n	8009b70 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009b5e:	f7fd f901 	bl	8006d64 <HAL_GetTick>
 8009b62:	4602      	mov	r2, r0
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	1ad3      	subs	r3, r2, r3
 8009b68:	2b64      	cmp	r3, #100	@ 0x64
 8009b6a:	d901      	bls.n	8009b70 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009b6c:	2303      	movs	r3, #3
 8009b6e:	e194      	b.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009b70:	4b6c      	ldr	r3, [pc, #432]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d1f0      	bne.n	8009b5e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f003 0301 	and.w	r3, r3, #1
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d021      	beq.n	8009bcc <HAL_RCCEx_PeriphCLKConfig+0x504>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d11d      	bne.n	8009bcc <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009b90:	4b64      	ldr	r3, [pc, #400]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009b92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b96:	0c1b      	lsrs	r3, r3, #16
 8009b98:	f003 0303 	and.w	r3, r3, #3
 8009b9c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009b9e:	4b61      	ldr	r3, [pc, #388]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009ba0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ba4:	0e1b      	lsrs	r3, r3, #24
 8009ba6:	f003 030f 	and.w	r3, r3, #15
 8009baa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	019a      	lsls	r2, r3, #6
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	041b      	lsls	r3, r3, #16
 8009bb6:	431a      	orrs	r2, r3
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	061b      	lsls	r3, r3, #24
 8009bbc:	431a      	orrs	r2, r3
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	071b      	lsls	r3, r3, #28
 8009bc4:	4957      	ldr	r1, [pc, #348]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d004      	beq.n	8009be2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bdc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009be0:	d00a      	beq.n	8009bf8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d02e      	beq.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009bf6:	d129      	bne.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009bf8:	4b4a      	ldr	r3, [pc, #296]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009bfe:	0c1b      	lsrs	r3, r3, #16
 8009c00:	f003 0303 	and.w	r3, r3, #3
 8009c04:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009c06:	4b47      	ldr	r3, [pc, #284]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009c08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c0c:	0f1b      	lsrs	r3, r3, #28
 8009c0e:	f003 0307 	and.w	r3, r3, #7
 8009c12:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	685b      	ldr	r3, [r3, #4]
 8009c18:	019a      	lsls	r2, r3, #6
 8009c1a:	693b      	ldr	r3, [r7, #16]
 8009c1c:	041b      	lsls	r3, r3, #16
 8009c1e:	431a      	orrs	r2, r3
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	68db      	ldr	r3, [r3, #12]
 8009c24:	061b      	lsls	r3, r3, #24
 8009c26:	431a      	orrs	r2, r3
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	071b      	lsls	r3, r3, #28
 8009c2c:	493d      	ldr	r1, [pc, #244]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009c34:	4b3b      	ldr	r3, [pc, #236]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009c36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c3a:	f023 021f 	bic.w	r2, r3, #31
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c42:	3b01      	subs	r3, #1
 8009c44:	4937      	ldr	r1, [pc, #220]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009c46:	4313      	orrs	r3, r2
 8009c48:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d01d      	beq.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009c58:	4b32      	ldr	r3, [pc, #200]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c5e:	0e1b      	lsrs	r3, r3, #24
 8009c60:	f003 030f 	and.w	r3, r3, #15
 8009c64:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009c66:	4b2f      	ldr	r3, [pc, #188]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009c68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c6c:	0f1b      	lsrs	r3, r3, #28
 8009c6e:	f003 0307 	and.w	r3, r3, #7
 8009c72:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	019a      	lsls	r2, r3, #6
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	691b      	ldr	r3, [r3, #16]
 8009c7e:	041b      	lsls	r3, r3, #16
 8009c80:	431a      	orrs	r2, r3
 8009c82:	693b      	ldr	r3, [r7, #16]
 8009c84:	061b      	lsls	r3, r3, #24
 8009c86:	431a      	orrs	r2, r3
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	071b      	lsls	r3, r3, #28
 8009c8c:	4925      	ldr	r1, [pc, #148]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d011      	beq.n	8009cc4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	019a      	lsls	r2, r3, #6
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	691b      	ldr	r3, [r3, #16]
 8009caa:	041b      	lsls	r3, r3, #16
 8009cac:	431a      	orrs	r2, r3
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	68db      	ldr	r3, [r3, #12]
 8009cb2:	061b      	lsls	r3, r3, #24
 8009cb4:	431a      	orrs	r2, r3
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	689b      	ldr	r3, [r3, #8]
 8009cba:	071b      	lsls	r3, r3, #28
 8009cbc:	4919      	ldr	r1, [pc, #100]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009cc4:	4b17      	ldr	r3, [pc, #92]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a16      	ldr	r2, [pc, #88]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009cca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009cce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009cd0:	f7fd f848 	bl	8006d64 <HAL_GetTick>
 8009cd4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009cd6:	e008      	b.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009cd8:	f7fd f844 	bl	8006d64 <HAL_GetTick>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	1ad3      	subs	r3, r2, r3
 8009ce2:	2b64      	cmp	r3, #100	@ 0x64
 8009ce4:	d901      	bls.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009ce6:	2303      	movs	r3, #3
 8009ce8:	e0d7      	b.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009cea:	4b0e      	ldr	r3, [pc, #56]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d0f0      	beq.n	8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8009cf6:	69bb      	ldr	r3, [r7, #24]
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	f040 80cd 	bne.w	8009e98 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009cfe:	4b09      	ldr	r3, [pc, #36]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4a08      	ldr	r2, [pc, #32]	@ (8009d24 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d0a:	f7fd f82b 	bl	8006d64 <HAL_GetTick>
 8009d0e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009d10:	e00a      	b.n	8009d28 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009d12:	f7fd f827 	bl	8006d64 <HAL_GetTick>
 8009d16:	4602      	mov	r2, r0
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	1ad3      	subs	r3, r2, r3
 8009d1c:	2b64      	cmp	r3, #100	@ 0x64
 8009d1e:	d903      	bls.n	8009d28 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009d20:	2303      	movs	r3, #3
 8009d22:	e0ba      	b.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8009d24:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009d28:	4b5e      	ldr	r3, [pc, #376]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009d34:	d0ed      	beq.n	8009d12 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d003      	beq.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d009      	beq.n	8009d5e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d02e      	beq.n	8009db4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d12a      	bne.n	8009db4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8009d5e:	4b51      	ldr	r3, [pc, #324]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d64:	0c1b      	lsrs	r3, r3, #16
 8009d66:	f003 0303 	and.w	r3, r3, #3
 8009d6a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009d6c:	4b4d      	ldr	r3, [pc, #308]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d72:	0f1b      	lsrs	r3, r3, #28
 8009d74:	f003 0307 	and.w	r3, r3, #7
 8009d78:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	695b      	ldr	r3, [r3, #20]
 8009d7e:	019a      	lsls	r2, r3, #6
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	041b      	lsls	r3, r3, #16
 8009d84:	431a      	orrs	r2, r3
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	699b      	ldr	r3, [r3, #24]
 8009d8a:	061b      	lsls	r3, r3, #24
 8009d8c:	431a      	orrs	r2, r3
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	071b      	lsls	r3, r3, #28
 8009d92:	4944      	ldr	r1, [pc, #272]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009d94:	4313      	orrs	r3, r2
 8009d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009d9a:	4b42      	ldr	r3, [pc, #264]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009d9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009da0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009da8:	3b01      	subs	r3, #1
 8009daa:	021b      	lsls	r3, r3, #8
 8009dac:	493d      	ldr	r1, [pc, #244]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009dae:	4313      	orrs	r3, r2
 8009db0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d022      	beq.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009dc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009dc8:	d11d      	bne.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009dca:	4b36      	ldr	r3, [pc, #216]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dd0:	0e1b      	lsrs	r3, r3, #24
 8009dd2:	f003 030f 	and.w	r3, r3, #15
 8009dd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009dd8:	4b32      	ldr	r3, [pc, #200]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dde:	0f1b      	lsrs	r3, r3, #28
 8009de0:	f003 0307 	and.w	r3, r3, #7
 8009de4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	695b      	ldr	r3, [r3, #20]
 8009dea:	019a      	lsls	r2, r3, #6
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6a1b      	ldr	r3, [r3, #32]
 8009df0:	041b      	lsls	r3, r3, #16
 8009df2:	431a      	orrs	r2, r3
 8009df4:	693b      	ldr	r3, [r7, #16]
 8009df6:	061b      	lsls	r3, r3, #24
 8009df8:	431a      	orrs	r2, r3
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	071b      	lsls	r3, r3, #28
 8009dfe:	4929      	ldr	r1, [pc, #164]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009e00:	4313      	orrs	r3, r2
 8009e02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f003 0308 	and.w	r3, r3, #8
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d028      	beq.n	8009e64 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009e12:	4b24      	ldr	r3, [pc, #144]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e18:	0e1b      	lsrs	r3, r3, #24
 8009e1a:	f003 030f 	and.w	r3, r3, #15
 8009e1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8009e20:	4b20      	ldr	r3, [pc, #128]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e26:	0c1b      	lsrs	r3, r3, #16
 8009e28:	f003 0303 	and.w	r3, r3, #3
 8009e2c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	695b      	ldr	r3, [r3, #20]
 8009e32:	019a      	lsls	r2, r3, #6
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	041b      	lsls	r3, r3, #16
 8009e38:	431a      	orrs	r2, r3
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	061b      	lsls	r3, r3, #24
 8009e3e:	431a      	orrs	r2, r3
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	69db      	ldr	r3, [r3, #28]
 8009e44:	071b      	lsls	r3, r3, #28
 8009e46:	4917      	ldr	r1, [pc, #92]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009e48:	4313      	orrs	r3, r2
 8009e4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8009e4e:	4b15      	ldr	r3, [pc, #84]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e54:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e5c:	4911      	ldr	r1, [pc, #68]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009e64:	4b0f      	ldr	r3, [pc, #60]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	4a0e      	ldr	r2, [pc, #56]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009e6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009e70:	f7fc ff78 	bl	8006d64 <HAL_GetTick>
 8009e74:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009e76:	e008      	b.n	8009e8a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009e78:	f7fc ff74 	bl	8006d64 <HAL_GetTick>
 8009e7c:	4602      	mov	r2, r0
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	1ad3      	subs	r3, r2, r3
 8009e82:	2b64      	cmp	r3, #100	@ 0x64
 8009e84:	d901      	bls.n	8009e8a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009e86:	2303      	movs	r3, #3
 8009e88:	e007      	b.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009e8a:	4b06      	ldr	r3, [pc, #24]	@ (8009ea4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009e92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e96:	d1ef      	bne.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3720      	adds	r7, #32
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	40023800 	.word	0x40023800

08009ea8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b082      	sub	sp, #8
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d101      	bne.n	8009eba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e040      	b.n	8009f3c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d106      	bne.n	8009ed0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f7fc fcee 	bl	80068ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2224      	movs	r2, #36	@ 0x24
 8009ed4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f022 0201 	bic.w	r2, r2, #1
 8009ee4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d002      	beq.n	8009ef4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f000 fb16 	bl	800a520 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f000 f8af 	bl	800a058 <UART_SetConfig>
 8009efa:	4603      	mov	r3, r0
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d101      	bne.n	8009f04 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009f00:	2301      	movs	r3, #1
 8009f02:	e01b      	b.n	8009f3c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	685a      	ldr	r2, [r3, #4]
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009f12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	689a      	ldr	r2, [r3, #8]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009f22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	681a      	ldr	r2, [r3, #0]
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	f042 0201 	orr.w	r2, r2, #1
 8009f32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f000 fb95 	bl	800a664 <UART_CheckIdleState>
 8009f3a:	4603      	mov	r3, r0
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3708      	adds	r7, #8
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b08a      	sub	sp, #40	@ 0x28
 8009f48:	af02      	add	r7, sp, #8
 8009f4a:	60f8      	str	r0, [r7, #12]
 8009f4c:	60b9      	str	r1, [r7, #8]
 8009f4e:	603b      	str	r3, [r7, #0]
 8009f50:	4613      	mov	r3, r2
 8009f52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009f58:	2b20      	cmp	r3, #32
 8009f5a:	d177      	bne.n	800a04c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d002      	beq.n	8009f68 <HAL_UART_Transmit+0x24>
 8009f62:	88fb      	ldrh	r3, [r7, #6]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d101      	bne.n	8009f6c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e070      	b.n	800a04e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	2221      	movs	r2, #33	@ 0x21
 8009f78:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009f7a:	f7fc fef3 	bl	8006d64 <HAL_GetTick>
 8009f7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	88fa      	ldrh	r2, [r7, #6]
 8009f84:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	88fa      	ldrh	r2, [r7, #6]
 8009f8c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f98:	d108      	bne.n	8009fac <HAL_UART_Transmit+0x68>
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	691b      	ldr	r3, [r3, #16]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d104      	bne.n	8009fac <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	61bb      	str	r3, [r7, #24]
 8009faa:	e003      	b.n	8009fb4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009fb4:	e02f      	b.n	800a016 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	9300      	str	r3, [sp, #0]
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	2180      	movs	r1, #128	@ 0x80
 8009fc0:	68f8      	ldr	r0, [r7, #12]
 8009fc2:	f000 fba6 	bl	800a712 <UART_WaitOnFlagUntilTimeout>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d004      	beq.n	8009fd6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2220      	movs	r2, #32
 8009fd0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009fd2:	2303      	movs	r3, #3
 8009fd4:	e03b      	b.n	800a04e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8009fd6:	69fb      	ldr	r3, [r7, #28]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d10b      	bne.n	8009ff4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009fdc:	69bb      	ldr	r3, [r7, #24]
 8009fde:	881b      	ldrh	r3, [r3, #0]
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009fea:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009fec:	69bb      	ldr	r3, [r7, #24]
 8009fee:	3302      	adds	r3, #2
 8009ff0:	61bb      	str	r3, [r7, #24]
 8009ff2:	e007      	b.n	800a004 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ff4:	69fb      	ldr	r3, [r7, #28]
 8009ff6:	781a      	ldrb	r2, [r3, #0]
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009ffe:	69fb      	ldr	r3, [r7, #28]
 800a000:	3301      	adds	r3, #1
 800a002:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a00a:	b29b      	uxth	r3, r3
 800a00c:	3b01      	subs	r3, #1
 800a00e:	b29a      	uxth	r2, r3
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a01c:	b29b      	uxth	r3, r3
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d1c9      	bne.n	8009fb6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	9300      	str	r3, [sp, #0]
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	2200      	movs	r2, #0
 800a02a:	2140      	movs	r1, #64	@ 0x40
 800a02c:	68f8      	ldr	r0, [r7, #12]
 800a02e:	f000 fb70 	bl	800a712 <UART_WaitOnFlagUntilTimeout>
 800a032:	4603      	mov	r3, r0
 800a034:	2b00      	cmp	r3, #0
 800a036:	d004      	beq.n	800a042 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2220      	movs	r2, #32
 800a03c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800a03e:	2303      	movs	r3, #3
 800a040:	e005      	b.n	800a04e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	2220      	movs	r2, #32
 800a046:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800a048:	2300      	movs	r3, #0
 800a04a:	e000      	b.n	800a04e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800a04c:	2302      	movs	r3, #2
  }
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3720      	adds	r7, #32
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
	...

0800a058 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b088      	sub	sp, #32
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a060:	2300      	movs	r3, #0
 800a062:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	689a      	ldr	r2, [r3, #8]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	691b      	ldr	r3, [r3, #16]
 800a06c:	431a      	orrs	r2, r3
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	695b      	ldr	r3, [r3, #20]
 800a072:	431a      	orrs	r2, r3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	69db      	ldr	r3, [r3, #28]
 800a078:	4313      	orrs	r3, r2
 800a07a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	681a      	ldr	r2, [r3, #0]
 800a082:	4ba6      	ldr	r3, [pc, #664]	@ (800a31c <UART_SetConfig+0x2c4>)
 800a084:	4013      	ands	r3, r2
 800a086:	687a      	ldr	r2, [r7, #4]
 800a088:	6812      	ldr	r2, [r2, #0]
 800a08a:	6979      	ldr	r1, [r7, #20]
 800a08c:	430b      	orrs	r3, r1
 800a08e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	68da      	ldr	r2, [r3, #12]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	430a      	orrs	r2, r1
 800a0a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	699b      	ldr	r3, [r3, #24]
 800a0aa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6a1b      	ldr	r3, [r3, #32]
 800a0b0:	697a      	ldr	r2, [r7, #20]
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	689b      	ldr	r3, [r3, #8]
 800a0bc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	697a      	ldr	r2, [r7, #20]
 800a0c6:	430a      	orrs	r2, r1
 800a0c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	4a94      	ldr	r2, [pc, #592]	@ (800a320 <UART_SetConfig+0x2c8>)
 800a0d0:	4293      	cmp	r3, r2
 800a0d2:	d120      	bne.n	800a116 <UART_SetConfig+0xbe>
 800a0d4:	4b93      	ldr	r3, [pc, #588]	@ (800a324 <UART_SetConfig+0x2cc>)
 800a0d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0da:	f003 0303 	and.w	r3, r3, #3
 800a0de:	2b03      	cmp	r3, #3
 800a0e0:	d816      	bhi.n	800a110 <UART_SetConfig+0xb8>
 800a0e2:	a201      	add	r2, pc, #4	@ (adr r2, 800a0e8 <UART_SetConfig+0x90>)
 800a0e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0e8:	0800a0f9 	.word	0x0800a0f9
 800a0ec:	0800a105 	.word	0x0800a105
 800a0f0:	0800a0ff 	.word	0x0800a0ff
 800a0f4:	0800a10b 	.word	0x0800a10b
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	77fb      	strb	r3, [r7, #31]
 800a0fc:	e150      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a0fe:	2302      	movs	r3, #2
 800a100:	77fb      	strb	r3, [r7, #31]
 800a102:	e14d      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a104:	2304      	movs	r3, #4
 800a106:	77fb      	strb	r3, [r7, #31]
 800a108:	e14a      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a10a:	2308      	movs	r3, #8
 800a10c:	77fb      	strb	r3, [r7, #31]
 800a10e:	e147      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a110:	2310      	movs	r3, #16
 800a112:	77fb      	strb	r3, [r7, #31]
 800a114:	e144      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a83      	ldr	r2, [pc, #524]	@ (800a328 <UART_SetConfig+0x2d0>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d132      	bne.n	800a186 <UART_SetConfig+0x12e>
 800a120:	4b80      	ldr	r3, [pc, #512]	@ (800a324 <UART_SetConfig+0x2cc>)
 800a122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a126:	f003 030c 	and.w	r3, r3, #12
 800a12a:	2b0c      	cmp	r3, #12
 800a12c:	d828      	bhi.n	800a180 <UART_SetConfig+0x128>
 800a12e:	a201      	add	r2, pc, #4	@ (adr r2, 800a134 <UART_SetConfig+0xdc>)
 800a130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a134:	0800a169 	.word	0x0800a169
 800a138:	0800a181 	.word	0x0800a181
 800a13c:	0800a181 	.word	0x0800a181
 800a140:	0800a181 	.word	0x0800a181
 800a144:	0800a175 	.word	0x0800a175
 800a148:	0800a181 	.word	0x0800a181
 800a14c:	0800a181 	.word	0x0800a181
 800a150:	0800a181 	.word	0x0800a181
 800a154:	0800a16f 	.word	0x0800a16f
 800a158:	0800a181 	.word	0x0800a181
 800a15c:	0800a181 	.word	0x0800a181
 800a160:	0800a181 	.word	0x0800a181
 800a164:	0800a17b 	.word	0x0800a17b
 800a168:	2300      	movs	r3, #0
 800a16a:	77fb      	strb	r3, [r7, #31]
 800a16c:	e118      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a16e:	2302      	movs	r3, #2
 800a170:	77fb      	strb	r3, [r7, #31]
 800a172:	e115      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a174:	2304      	movs	r3, #4
 800a176:	77fb      	strb	r3, [r7, #31]
 800a178:	e112      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a17a:	2308      	movs	r3, #8
 800a17c:	77fb      	strb	r3, [r7, #31]
 800a17e:	e10f      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a180:	2310      	movs	r3, #16
 800a182:	77fb      	strb	r3, [r7, #31]
 800a184:	e10c      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a68      	ldr	r2, [pc, #416]	@ (800a32c <UART_SetConfig+0x2d4>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d120      	bne.n	800a1d2 <UART_SetConfig+0x17a>
 800a190:	4b64      	ldr	r3, [pc, #400]	@ (800a324 <UART_SetConfig+0x2cc>)
 800a192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a196:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a19a:	2b30      	cmp	r3, #48	@ 0x30
 800a19c:	d013      	beq.n	800a1c6 <UART_SetConfig+0x16e>
 800a19e:	2b30      	cmp	r3, #48	@ 0x30
 800a1a0:	d814      	bhi.n	800a1cc <UART_SetConfig+0x174>
 800a1a2:	2b20      	cmp	r3, #32
 800a1a4:	d009      	beq.n	800a1ba <UART_SetConfig+0x162>
 800a1a6:	2b20      	cmp	r3, #32
 800a1a8:	d810      	bhi.n	800a1cc <UART_SetConfig+0x174>
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d002      	beq.n	800a1b4 <UART_SetConfig+0x15c>
 800a1ae:	2b10      	cmp	r3, #16
 800a1b0:	d006      	beq.n	800a1c0 <UART_SetConfig+0x168>
 800a1b2:	e00b      	b.n	800a1cc <UART_SetConfig+0x174>
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	77fb      	strb	r3, [r7, #31]
 800a1b8:	e0f2      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a1ba:	2302      	movs	r3, #2
 800a1bc:	77fb      	strb	r3, [r7, #31]
 800a1be:	e0ef      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a1c0:	2304      	movs	r3, #4
 800a1c2:	77fb      	strb	r3, [r7, #31]
 800a1c4:	e0ec      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a1c6:	2308      	movs	r3, #8
 800a1c8:	77fb      	strb	r3, [r7, #31]
 800a1ca:	e0e9      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a1cc:	2310      	movs	r3, #16
 800a1ce:	77fb      	strb	r3, [r7, #31]
 800a1d0:	e0e6      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a56      	ldr	r2, [pc, #344]	@ (800a330 <UART_SetConfig+0x2d8>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d120      	bne.n	800a21e <UART_SetConfig+0x1c6>
 800a1dc:	4b51      	ldr	r3, [pc, #324]	@ (800a324 <UART_SetConfig+0x2cc>)
 800a1de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1e2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a1e6:	2bc0      	cmp	r3, #192	@ 0xc0
 800a1e8:	d013      	beq.n	800a212 <UART_SetConfig+0x1ba>
 800a1ea:	2bc0      	cmp	r3, #192	@ 0xc0
 800a1ec:	d814      	bhi.n	800a218 <UART_SetConfig+0x1c0>
 800a1ee:	2b80      	cmp	r3, #128	@ 0x80
 800a1f0:	d009      	beq.n	800a206 <UART_SetConfig+0x1ae>
 800a1f2:	2b80      	cmp	r3, #128	@ 0x80
 800a1f4:	d810      	bhi.n	800a218 <UART_SetConfig+0x1c0>
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d002      	beq.n	800a200 <UART_SetConfig+0x1a8>
 800a1fa:	2b40      	cmp	r3, #64	@ 0x40
 800a1fc:	d006      	beq.n	800a20c <UART_SetConfig+0x1b4>
 800a1fe:	e00b      	b.n	800a218 <UART_SetConfig+0x1c0>
 800a200:	2300      	movs	r3, #0
 800a202:	77fb      	strb	r3, [r7, #31]
 800a204:	e0cc      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a206:	2302      	movs	r3, #2
 800a208:	77fb      	strb	r3, [r7, #31]
 800a20a:	e0c9      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a20c:	2304      	movs	r3, #4
 800a20e:	77fb      	strb	r3, [r7, #31]
 800a210:	e0c6      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a212:	2308      	movs	r3, #8
 800a214:	77fb      	strb	r3, [r7, #31]
 800a216:	e0c3      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a218:	2310      	movs	r3, #16
 800a21a:	77fb      	strb	r3, [r7, #31]
 800a21c:	e0c0      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4a44      	ldr	r2, [pc, #272]	@ (800a334 <UART_SetConfig+0x2dc>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d125      	bne.n	800a274 <UART_SetConfig+0x21c>
 800a228:	4b3e      	ldr	r3, [pc, #248]	@ (800a324 <UART_SetConfig+0x2cc>)
 800a22a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a22e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a232:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a236:	d017      	beq.n	800a268 <UART_SetConfig+0x210>
 800a238:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a23c:	d817      	bhi.n	800a26e <UART_SetConfig+0x216>
 800a23e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a242:	d00b      	beq.n	800a25c <UART_SetConfig+0x204>
 800a244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a248:	d811      	bhi.n	800a26e <UART_SetConfig+0x216>
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d003      	beq.n	800a256 <UART_SetConfig+0x1fe>
 800a24e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a252:	d006      	beq.n	800a262 <UART_SetConfig+0x20a>
 800a254:	e00b      	b.n	800a26e <UART_SetConfig+0x216>
 800a256:	2300      	movs	r3, #0
 800a258:	77fb      	strb	r3, [r7, #31]
 800a25a:	e0a1      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a25c:	2302      	movs	r3, #2
 800a25e:	77fb      	strb	r3, [r7, #31]
 800a260:	e09e      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a262:	2304      	movs	r3, #4
 800a264:	77fb      	strb	r3, [r7, #31]
 800a266:	e09b      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a268:	2308      	movs	r3, #8
 800a26a:	77fb      	strb	r3, [r7, #31]
 800a26c:	e098      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a26e:	2310      	movs	r3, #16
 800a270:	77fb      	strb	r3, [r7, #31]
 800a272:	e095      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a2f      	ldr	r2, [pc, #188]	@ (800a338 <UART_SetConfig+0x2e0>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d125      	bne.n	800a2ca <UART_SetConfig+0x272>
 800a27e:	4b29      	ldr	r3, [pc, #164]	@ (800a324 <UART_SetConfig+0x2cc>)
 800a280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a284:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a288:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a28c:	d017      	beq.n	800a2be <UART_SetConfig+0x266>
 800a28e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a292:	d817      	bhi.n	800a2c4 <UART_SetConfig+0x26c>
 800a294:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a298:	d00b      	beq.n	800a2b2 <UART_SetConfig+0x25a>
 800a29a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a29e:	d811      	bhi.n	800a2c4 <UART_SetConfig+0x26c>
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d003      	beq.n	800a2ac <UART_SetConfig+0x254>
 800a2a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2a8:	d006      	beq.n	800a2b8 <UART_SetConfig+0x260>
 800a2aa:	e00b      	b.n	800a2c4 <UART_SetConfig+0x26c>
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	77fb      	strb	r3, [r7, #31]
 800a2b0:	e076      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a2b2:	2302      	movs	r3, #2
 800a2b4:	77fb      	strb	r3, [r7, #31]
 800a2b6:	e073      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a2b8:	2304      	movs	r3, #4
 800a2ba:	77fb      	strb	r3, [r7, #31]
 800a2bc:	e070      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a2be:	2308      	movs	r3, #8
 800a2c0:	77fb      	strb	r3, [r7, #31]
 800a2c2:	e06d      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a2c4:	2310      	movs	r3, #16
 800a2c6:	77fb      	strb	r3, [r7, #31]
 800a2c8:	e06a      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4a1b      	ldr	r2, [pc, #108]	@ (800a33c <UART_SetConfig+0x2e4>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d138      	bne.n	800a346 <UART_SetConfig+0x2ee>
 800a2d4:	4b13      	ldr	r3, [pc, #76]	@ (800a324 <UART_SetConfig+0x2cc>)
 800a2d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2da:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a2de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a2e2:	d017      	beq.n	800a314 <UART_SetConfig+0x2bc>
 800a2e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a2e8:	d82a      	bhi.n	800a340 <UART_SetConfig+0x2e8>
 800a2ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2ee:	d00b      	beq.n	800a308 <UART_SetConfig+0x2b0>
 800a2f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2f4:	d824      	bhi.n	800a340 <UART_SetConfig+0x2e8>
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d003      	beq.n	800a302 <UART_SetConfig+0x2aa>
 800a2fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2fe:	d006      	beq.n	800a30e <UART_SetConfig+0x2b6>
 800a300:	e01e      	b.n	800a340 <UART_SetConfig+0x2e8>
 800a302:	2300      	movs	r3, #0
 800a304:	77fb      	strb	r3, [r7, #31]
 800a306:	e04b      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a308:	2302      	movs	r3, #2
 800a30a:	77fb      	strb	r3, [r7, #31]
 800a30c:	e048      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a30e:	2304      	movs	r3, #4
 800a310:	77fb      	strb	r3, [r7, #31]
 800a312:	e045      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a314:	2308      	movs	r3, #8
 800a316:	77fb      	strb	r3, [r7, #31]
 800a318:	e042      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a31a:	bf00      	nop
 800a31c:	efff69f3 	.word	0xefff69f3
 800a320:	40011000 	.word	0x40011000
 800a324:	40023800 	.word	0x40023800
 800a328:	40004400 	.word	0x40004400
 800a32c:	40004800 	.word	0x40004800
 800a330:	40004c00 	.word	0x40004c00
 800a334:	40005000 	.word	0x40005000
 800a338:	40011400 	.word	0x40011400
 800a33c:	40007800 	.word	0x40007800
 800a340:	2310      	movs	r3, #16
 800a342:	77fb      	strb	r3, [r7, #31]
 800a344:	e02c      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a72      	ldr	r2, [pc, #456]	@ (800a514 <UART_SetConfig+0x4bc>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d125      	bne.n	800a39c <UART_SetConfig+0x344>
 800a350:	4b71      	ldr	r3, [pc, #452]	@ (800a518 <UART_SetConfig+0x4c0>)
 800a352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a356:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a35a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a35e:	d017      	beq.n	800a390 <UART_SetConfig+0x338>
 800a360:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a364:	d817      	bhi.n	800a396 <UART_SetConfig+0x33e>
 800a366:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a36a:	d00b      	beq.n	800a384 <UART_SetConfig+0x32c>
 800a36c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a370:	d811      	bhi.n	800a396 <UART_SetConfig+0x33e>
 800a372:	2b00      	cmp	r3, #0
 800a374:	d003      	beq.n	800a37e <UART_SetConfig+0x326>
 800a376:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a37a:	d006      	beq.n	800a38a <UART_SetConfig+0x332>
 800a37c:	e00b      	b.n	800a396 <UART_SetConfig+0x33e>
 800a37e:	2300      	movs	r3, #0
 800a380:	77fb      	strb	r3, [r7, #31]
 800a382:	e00d      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a384:	2302      	movs	r3, #2
 800a386:	77fb      	strb	r3, [r7, #31]
 800a388:	e00a      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a38a:	2304      	movs	r3, #4
 800a38c:	77fb      	strb	r3, [r7, #31]
 800a38e:	e007      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a390:	2308      	movs	r3, #8
 800a392:	77fb      	strb	r3, [r7, #31]
 800a394:	e004      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a396:	2310      	movs	r3, #16
 800a398:	77fb      	strb	r3, [r7, #31]
 800a39a:	e001      	b.n	800a3a0 <UART_SetConfig+0x348>
 800a39c:	2310      	movs	r3, #16
 800a39e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	69db      	ldr	r3, [r3, #28]
 800a3a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a3a8:	d15b      	bne.n	800a462 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a3aa:	7ffb      	ldrb	r3, [r7, #31]
 800a3ac:	2b08      	cmp	r3, #8
 800a3ae:	d828      	bhi.n	800a402 <UART_SetConfig+0x3aa>
 800a3b0:	a201      	add	r2, pc, #4	@ (adr r2, 800a3b8 <UART_SetConfig+0x360>)
 800a3b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3b6:	bf00      	nop
 800a3b8:	0800a3dd 	.word	0x0800a3dd
 800a3bc:	0800a3e5 	.word	0x0800a3e5
 800a3c0:	0800a3ed 	.word	0x0800a3ed
 800a3c4:	0800a403 	.word	0x0800a403
 800a3c8:	0800a3f3 	.word	0x0800a3f3
 800a3cc:	0800a403 	.word	0x0800a403
 800a3d0:	0800a403 	.word	0x0800a403
 800a3d4:	0800a403 	.word	0x0800a403
 800a3d8:	0800a3fb 	.word	0x0800a3fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3dc:	f7ff f94c 	bl	8009678 <HAL_RCC_GetPCLK1Freq>
 800a3e0:	61b8      	str	r0, [r7, #24]
        break;
 800a3e2:	e013      	b.n	800a40c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3e4:	f7ff f95c 	bl	80096a0 <HAL_RCC_GetPCLK2Freq>
 800a3e8:	61b8      	str	r0, [r7, #24]
        break;
 800a3ea:	e00f      	b.n	800a40c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a3ec:	4b4b      	ldr	r3, [pc, #300]	@ (800a51c <UART_SetConfig+0x4c4>)
 800a3ee:	61bb      	str	r3, [r7, #24]
        break;
 800a3f0:	e00c      	b.n	800a40c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a3f2:	f7ff f82f 	bl	8009454 <HAL_RCC_GetSysClockFreq>
 800a3f6:	61b8      	str	r0, [r7, #24]
        break;
 800a3f8:	e008      	b.n	800a40c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3fe:	61bb      	str	r3, [r7, #24]
        break;
 800a400:	e004      	b.n	800a40c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a402:	2300      	movs	r3, #0
 800a404:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a406:	2301      	movs	r3, #1
 800a408:	77bb      	strb	r3, [r7, #30]
        break;
 800a40a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a40c:	69bb      	ldr	r3, [r7, #24]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d074      	beq.n	800a4fc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a412:	69bb      	ldr	r3, [r7, #24]
 800a414:	005a      	lsls	r2, r3, #1
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	085b      	lsrs	r3, r3, #1
 800a41c:	441a      	add	r2, r3
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	fbb2 f3f3 	udiv	r3, r2, r3
 800a426:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	2b0f      	cmp	r3, #15
 800a42c:	d916      	bls.n	800a45c <UART_SetConfig+0x404>
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a434:	d212      	bcs.n	800a45c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	b29b      	uxth	r3, r3
 800a43a:	f023 030f 	bic.w	r3, r3, #15
 800a43e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a440:	693b      	ldr	r3, [r7, #16]
 800a442:	085b      	lsrs	r3, r3, #1
 800a444:	b29b      	uxth	r3, r3
 800a446:	f003 0307 	and.w	r3, r3, #7
 800a44a:	b29a      	uxth	r2, r3
 800a44c:	89fb      	ldrh	r3, [r7, #14]
 800a44e:	4313      	orrs	r3, r2
 800a450:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	89fa      	ldrh	r2, [r7, #14]
 800a458:	60da      	str	r2, [r3, #12]
 800a45a:	e04f      	b.n	800a4fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a45c:	2301      	movs	r3, #1
 800a45e:	77bb      	strb	r3, [r7, #30]
 800a460:	e04c      	b.n	800a4fc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a462:	7ffb      	ldrb	r3, [r7, #31]
 800a464:	2b08      	cmp	r3, #8
 800a466:	d828      	bhi.n	800a4ba <UART_SetConfig+0x462>
 800a468:	a201      	add	r2, pc, #4	@ (adr r2, 800a470 <UART_SetConfig+0x418>)
 800a46a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a46e:	bf00      	nop
 800a470:	0800a495 	.word	0x0800a495
 800a474:	0800a49d 	.word	0x0800a49d
 800a478:	0800a4a5 	.word	0x0800a4a5
 800a47c:	0800a4bb 	.word	0x0800a4bb
 800a480:	0800a4ab 	.word	0x0800a4ab
 800a484:	0800a4bb 	.word	0x0800a4bb
 800a488:	0800a4bb 	.word	0x0800a4bb
 800a48c:	0800a4bb 	.word	0x0800a4bb
 800a490:	0800a4b3 	.word	0x0800a4b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a494:	f7ff f8f0 	bl	8009678 <HAL_RCC_GetPCLK1Freq>
 800a498:	61b8      	str	r0, [r7, #24]
        break;
 800a49a:	e013      	b.n	800a4c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a49c:	f7ff f900 	bl	80096a0 <HAL_RCC_GetPCLK2Freq>
 800a4a0:	61b8      	str	r0, [r7, #24]
        break;
 800a4a2:	e00f      	b.n	800a4c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4a4:	4b1d      	ldr	r3, [pc, #116]	@ (800a51c <UART_SetConfig+0x4c4>)
 800a4a6:	61bb      	str	r3, [r7, #24]
        break;
 800a4a8:	e00c      	b.n	800a4c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4aa:	f7fe ffd3 	bl	8009454 <HAL_RCC_GetSysClockFreq>
 800a4ae:	61b8      	str	r0, [r7, #24]
        break;
 800a4b0:	e008      	b.n	800a4c4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a4b6:	61bb      	str	r3, [r7, #24]
        break;
 800a4b8:	e004      	b.n	800a4c4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	77bb      	strb	r3, [r7, #30]
        break;
 800a4c2:	bf00      	nop
    }

    if (pclk != 0U)
 800a4c4:	69bb      	ldr	r3, [r7, #24]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d018      	beq.n	800a4fc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	085a      	lsrs	r2, r3, #1
 800a4d0:	69bb      	ldr	r3, [r7, #24]
 800a4d2:	441a      	add	r2, r3
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4dc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	2b0f      	cmp	r3, #15
 800a4e2:	d909      	bls.n	800a4f8 <UART_SetConfig+0x4a0>
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4ea:	d205      	bcs.n	800a4f8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	b29a      	uxth	r2, r3
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	60da      	str	r2, [r3, #12]
 800a4f6:	e001      	b.n	800a4fc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2200      	movs	r2, #0
 800a500:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2200      	movs	r2, #0
 800a506:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a508:	7fbb      	ldrb	r3, [r7, #30]
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	3720      	adds	r7, #32
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}
 800a512:	bf00      	nop
 800a514:	40007c00 	.word	0x40007c00
 800a518:	40023800 	.word	0x40023800
 800a51c:	00f42400 	.word	0x00f42400

0800a520 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a520:	b480      	push	{r7}
 800a522:	b083      	sub	sp, #12
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a52c:	f003 0308 	and.w	r3, r3, #8
 800a530:	2b00      	cmp	r3, #0
 800a532:	d00a      	beq.n	800a54a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	685b      	ldr	r3, [r3, #4]
 800a53a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	430a      	orrs	r2, r1
 800a548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a54e:	f003 0301 	and.w	r3, r3, #1
 800a552:	2b00      	cmp	r3, #0
 800a554:	d00a      	beq.n	800a56c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	430a      	orrs	r2, r1
 800a56a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a570:	f003 0302 	and.w	r3, r3, #2
 800a574:	2b00      	cmp	r3, #0
 800a576:	d00a      	beq.n	800a58e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	685b      	ldr	r3, [r3, #4]
 800a57e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	430a      	orrs	r2, r1
 800a58c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a592:	f003 0304 	and.w	r3, r3, #4
 800a596:	2b00      	cmp	r3, #0
 800a598:	d00a      	beq.n	800a5b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	685b      	ldr	r3, [r3, #4]
 800a5a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	430a      	orrs	r2, r1
 800a5ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5b4:	f003 0310 	and.w	r3, r3, #16
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d00a      	beq.n	800a5d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	689b      	ldr	r3, [r3, #8]
 800a5c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	430a      	orrs	r2, r1
 800a5d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5d6:	f003 0320 	and.w	r3, r3, #32
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d00a      	beq.n	800a5f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	689b      	ldr	r3, [r3, #8]
 800a5e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	430a      	orrs	r2, r1
 800a5f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d01a      	beq.n	800a636 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	685b      	ldr	r3, [r3, #4]
 800a606:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	430a      	orrs	r2, r1
 800a614:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a61a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a61e:	d10a      	bne.n	800a636 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	685b      	ldr	r3, [r3, #4]
 800a626:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	430a      	orrs	r2, r1
 800a634:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a63a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d00a      	beq.n	800a658 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	685b      	ldr	r3, [r3, #4]
 800a648:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	430a      	orrs	r2, r1
 800a656:	605a      	str	r2, [r3, #4]
  }
}
 800a658:	bf00      	nop
 800a65a:	370c      	adds	r7, #12
 800a65c:	46bd      	mov	sp, r7
 800a65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a662:	4770      	bx	lr

0800a664 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b08c      	sub	sp, #48	@ 0x30
 800a668:	af02      	add	r7, sp, #8
 800a66a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2200      	movs	r2, #0
 800a670:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a674:	f7fc fb76 	bl	8006d64 <HAL_GetTick>
 800a678:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f003 0308 	and.w	r3, r3, #8
 800a684:	2b08      	cmp	r3, #8
 800a686:	d12e      	bne.n	800a6e6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a688:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a68c:	9300      	str	r3, [sp, #0]
 800a68e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a690:	2200      	movs	r2, #0
 800a692:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f000 f83b 	bl	800a712 <UART_WaitOnFlagUntilTimeout>
 800a69c:	4603      	mov	r3, r0
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d021      	beq.n	800a6e6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	e853 3f00 	ldrex	r3, [r3]
 800a6ae:	60fb      	str	r3, [r7, #12]
   return(result);
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a6b6:	623b      	str	r3, [r7, #32]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	461a      	mov	r2, r3
 800a6be:	6a3b      	ldr	r3, [r7, #32]
 800a6c0:	61fb      	str	r3, [r7, #28]
 800a6c2:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c4:	69b9      	ldr	r1, [r7, #24]
 800a6c6:	69fa      	ldr	r2, [r7, #28]
 800a6c8:	e841 2300 	strex	r3, r2, [r1]
 800a6cc:	617b      	str	r3, [r7, #20]
   return(result);
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d1e6      	bne.n	800a6a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2220      	movs	r2, #32
 800a6d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6e2:	2303      	movs	r3, #3
 800a6e4:	e011      	b.n	800a70a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2220      	movs	r2, #32
 800a6ea:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2220      	movs	r2, #32
 800a6f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2200      	movs	r2, #0
 800a704:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a708:	2300      	movs	r3, #0
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3728      	adds	r7, #40	@ 0x28
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}

0800a712 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a712:	b580      	push	{r7, lr}
 800a714:	b084      	sub	sp, #16
 800a716:	af00      	add	r7, sp, #0
 800a718:	60f8      	str	r0, [r7, #12]
 800a71a:	60b9      	str	r1, [r7, #8]
 800a71c:	603b      	str	r3, [r7, #0]
 800a71e:	4613      	mov	r3, r2
 800a720:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a722:	e04f      	b.n	800a7c4 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a724:	69bb      	ldr	r3, [r7, #24]
 800a726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a72a:	d04b      	beq.n	800a7c4 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a72c:	f7fc fb1a 	bl	8006d64 <HAL_GetTick>
 800a730:	4602      	mov	r2, r0
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	1ad3      	subs	r3, r2, r3
 800a736:	69ba      	ldr	r2, [r7, #24]
 800a738:	429a      	cmp	r2, r3
 800a73a:	d302      	bcc.n	800a742 <UART_WaitOnFlagUntilTimeout+0x30>
 800a73c:	69bb      	ldr	r3, [r7, #24]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d101      	bne.n	800a746 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a742:	2303      	movs	r3, #3
 800a744:	e04e      	b.n	800a7e4 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f003 0304 	and.w	r3, r3, #4
 800a750:	2b00      	cmp	r3, #0
 800a752:	d037      	beq.n	800a7c4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a754:	68bb      	ldr	r3, [r7, #8]
 800a756:	2b80      	cmp	r3, #128	@ 0x80
 800a758:	d034      	beq.n	800a7c4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	2b40      	cmp	r3, #64	@ 0x40
 800a75e:	d031      	beq.n	800a7c4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	69db      	ldr	r3, [r3, #28]
 800a766:	f003 0308 	and.w	r3, r3, #8
 800a76a:	2b08      	cmp	r3, #8
 800a76c:	d110      	bne.n	800a790 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	2208      	movs	r2, #8
 800a774:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a776:	68f8      	ldr	r0, [r7, #12]
 800a778:	f000 f838 	bl	800a7ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	2208      	movs	r2, #8
 800a780:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	2200      	movs	r2, #0
 800a788:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a78c:	2301      	movs	r3, #1
 800a78e:	e029      	b.n	800a7e4 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	69db      	ldr	r3, [r3, #28]
 800a796:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a79a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a79e:	d111      	bne.n	800a7c4 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a7a8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a7aa:	68f8      	ldr	r0, [r7, #12]
 800a7ac:	f000 f81e 	bl	800a7ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2220      	movs	r2, #32
 800a7b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a7c0:	2303      	movs	r3, #3
 800a7c2:	e00f      	b.n	800a7e4 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	69da      	ldr	r2, [r3, #28]
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	4013      	ands	r3, r2
 800a7ce:	68ba      	ldr	r2, [r7, #8]
 800a7d0:	429a      	cmp	r2, r3
 800a7d2:	bf0c      	ite	eq
 800a7d4:	2301      	moveq	r3, #1
 800a7d6:	2300      	movne	r3, #0
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	461a      	mov	r2, r3
 800a7dc:	79fb      	ldrb	r3, [r7, #7]
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	d0a0      	beq.n	800a724 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7e2:	2300      	movs	r3, #0
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3710      	adds	r7, #16
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b095      	sub	sp, #84	@ 0x54
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7fc:	e853 3f00 	ldrex	r3, [r3]
 800a800:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a804:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a808:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	461a      	mov	r2, r3
 800a810:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a812:	643b      	str	r3, [r7, #64]	@ 0x40
 800a814:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a816:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a818:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a81a:	e841 2300 	strex	r3, r2, [r1]
 800a81e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a822:	2b00      	cmp	r3, #0
 800a824:	d1e6      	bne.n	800a7f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	3308      	adds	r3, #8
 800a82c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a82e:	6a3b      	ldr	r3, [r7, #32]
 800a830:	e853 3f00 	ldrex	r3, [r3]
 800a834:	61fb      	str	r3, [r7, #28]
   return(result);
 800a836:	69fb      	ldr	r3, [r7, #28]
 800a838:	f023 0301 	bic.w	r3, r3, #1
 800a83c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	3308      	adds	r3, #8
 800a844:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a846:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a848:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a84a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a84c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a84e:	e841 2300 	strex	r3, r2, [r1]
 800a852:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a856:	2b00      	cmp	r3, #0
 800a858:	d1e5      	bne.n	800a826 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a85e:	2b01      	cmp	r3, #1
 800a860:	d118      	bne.n	800a894 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	e853 3f00 	ldrex	r3, [r3]
 800a86e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	f023 0310 	bic.w	r3, r3, #16
 800a876:	647b      	str	r3, [r7, #68]	@ 0x44
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	461a      	mov	r2, r3
 800a87e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a880:	61bb      	str	r3, [r7, #24]
 800a882:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a884:	6979      	ldr	r1, [r7, #20]
 800a886:	69ba      	ldr	r2, [r7, #24]
 800a888:	e841 2300 	strex	r3, r2, [r1]
 800a88c:	613b      	str	r3, [r7, #16]
   return(result);
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d1e6      	bne.n	800a862 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2220      	movs	r2, #32
 800a898:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a8a8:	bf00      	nop
 800a8aa:	3754      	adds	r7, #84	@ 0x54
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a8b4:	b084      	sub	sp, #16
 800a8b6:	b580      	push	{r7, lr}
 800a8b8:	b084      	sub	sp, #16
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	6078      	str	r0, [r7, #4]
 800a8be:	f107 001c 	add.w	r0, r7, #28
 800a8c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a8c6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a8ca:	2b01      	cmp	r3, #1
 800a8cc:	d121      	bne.n	800a912 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8d2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	68da      	ldr	r2, [r3, #12]
 800a8de:	4b21      	ldr	r3, [pc, #132]	@ (800a964 <USB_CoreInit+0xb0>)
 800a8e0:	4013      	ands	r3, r2
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	68db      	ldr	r3, [r3, #12]
 800a8ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a8f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	d105      	bne.n	800a906 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	68db      	ldr	r3, [r3, #12]
 800a8fe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f000 fa92 	bl	800ae30 <USB_CoreReset>
 800a90c:	4603      	mov	r3, r0
 800a90e:	73fb      	strb	r3, [r7, #15]
 800a910:	e010      	b.n	800a934 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	68db      	ldr	r3, [r3, #12]
 800a916:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f000 fa86 	bl	800ae30 <USB_CoreReset>
 800a924:	4603      	mov	r3, r0
 800a926:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a92c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800a934:	7fbb      	ldrb	r3, [r7, #30]
 800a936:	2b01      	cmp	r3, #1
 800a938:	d10b      	bne.n	800a952 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	689b      	ldr	r3, [r3, #8]
 800a93e:	f043 0206 	orr.w	r2, r3, #6
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	689b      	ldr	r3, [r3, #8]
 800a94a:	f043 0220 	orr.w	r2, r3, #32
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a952:	7bfb      	ldrb	r3, [r7, #15]
}
 800a954:	4618      	mov	r0, r3
 800a956:	3710      	adds	r7, #16
 800a958:	46bd      	mov	sp, r7
 800a95a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a95e:	b004      	add	sp, #16
 800a960:	4770      	bx	lr
 800a962:	bf00      	nop
 800a964:	ffbdffbf 	.word	0xffbdffbf

0800a968 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a968:	b480      	push	{r7}
 800a96a:	b083      	sub	sp, #12
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	689b      	ldr	r3, [r3, #8]
 800a974:	f023 0201 	bic.w	r2, r3, #1
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a97c:	2300      	movs	r3, #0
}
 800a97e:	4618      	mov	r0, r3
 800a980:	370c      	adds	r7, #12
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr

0800a98a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a98a:	b580      	push	{r7, lr}
 800a98c:	b084      	sub	sp, #16
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
 800a992:	460b      	mov	r3, r1
 800a994:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a996:	2300      	movs	r3, #0
 800a998:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	68db      	ldr	r3, [r3, #12]
 800a99e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a9a6:	78fb      	ldrb	r3, [r7, #3]
 800a9a8:	2b01      	cmp	r3, #1
 800a9aa:	d115      	bne.n	800a9d8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	68db      	ldr	r3, [r3, #12]
 800a9b0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a9b8:	200a      	movs	r0, #10
 800a9ba:	f7fc f9df 	bl	8006d7c <HAL_Delay>
      ms += 10U;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	330a      	adds	r3, #10
 800a9c2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f000 fa25 	bl	800ae14 <USB_GetMode>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	d01e      	beq.n	800aa0e <USB_SetCurrentMode+0x84>
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	2bc7      	cmp	r3, #199	@ 0xc7
 800a9d4:	d9f0      	bls.n	800a9b8 <USB_SetCurrentMode+0x2e>
 800a9d6:	e01a      	b.n	800aa0e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a9d8:	78fb      	ldrb	r3, [r7, #3]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d115      	bne.n	800aa0a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a9ea:	200a      	movs	r0, #10
 800a9ec:	f7fc f9c6 	bl	8006d7c <HAL_Delay>
      ms += 10U;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	330a      	adds	r3, #10
 800a9f4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 fa0c 	bl	800ae14 <USB_GetMode>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d005      	beq.n	800aa0e <USB_SetCurrentMode+0x84>
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	2bc7      	cmp	r3, #199	@ 0xc7
 800aa06:	d9f0      	bls.n	800a9ea <USB_SetCurrentMode+0x60>
 800aa08:	e001      	b.n	800aa0e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	e005      	b.n	800aa1a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2bc8      	cmp	r3, #200	@ 0xc8
 800aa12:	d101      	bne.n	800aa18 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800aa14:	2301      	movs	r3, #1
 800aa16:	e000      	b.n	800aa1a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800aa18:	2300      	movs	r3, #0
}
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	3710      	adds	r7, #16
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bd80      	pop	{r7, pc}
	...

0800aa24 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa24:	b084      	sub	sp, #16
 800aa26:	b580      	push	{r7, lr}
 800aa28:	b086      	sub	sp, #24
 800aa2a:	af00      	add	r7, sp, #0
 800aa2c:	6078      	str	r0, [r7, #4]
 800aa2e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800aa32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800aa36:	2300      	movs	r3, #0
 800aa38:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800aa3e:	2300      	movs	r3, #0
 800aa40:	613b      	str	r3, [r7, #16]
 800aa42:	e009      	b.n	800aa58 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800aa44:	687a      	ldr	r2, [r7, #4]
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	3340      	adds	r3, #64	@ 0x40
 800aa4a:	009b      	lsls	r3, r3, #2
 800aa4c:	4413      	add	r3, r2
 800aa4e:	2200      	movs	r2, #0
 800aa50:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	3301      	adds	r3, #1
 800aa56:	613b      	str	r3, [r7, #16]
 800aa58:	693b      	ldr	r3, [r7, #16]
 800aa5a:	2b0e      	cmp	r3, #14
 800aa5c:	d9f2      	bls.n	800aa44 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800aa5e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d11c      	bne.n	800aaa0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	68fa      	ldr	r2, [r7, #12]
 800aa70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa74:	f043 0302 	orr.w	r3, r3, #2
 800aa78:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa7e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	601a      	str	r2, [r3, #0]
 800aa9e:	e005      	b.n	800aaac <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaa4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800aab2:	461a      	mov	r2, r3
 800aab4:	2300      	movs	r3, #0
 800aab6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aab8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800aabc:	2b01      	cmp	r3, #1
 800aabe:	d10d      	bne.n	800aadc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800aac0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d104      	bne.n	800aad2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800aac8:	2100      	movs	r1, #0
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f000 f968 	bl	800ada0 <USB_SetDevSpeed>
 800aad0:	e008      	b.n	800aae4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800aad2:	2101      	movs	r1, #1
 800aad4:	6878      	ldr	r0, [r7, #4]
 800aad6:	f000 f963 	bl	800ada0 <USB_SetDevSpeed>
 800aada:	e003      	b.n	800aae4 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800aadc:	2103      	movs	r1, #3
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 f95e 	bl	800ada0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800aae4:	2110      	movs	r1, #16
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f000 f8fa 	bl	800ace0 <USB_FlushTxFifo>
 800aaec:	4603      	mov	r3, r0
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d001      	beq.n	800aaf6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f000 f924 	bl	800ad44 <USB_FlushRxFifo>
 800aafc:	4603      	mov	r3, r0
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d001      	beq.n	800ab06 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800ab02:	2301      	movs	r3, #1
 800ab04:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab0c:	461a      	mov	r2, r3
 800ab0e:	2300      	movs	r3, #0
 800ab10:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab18:	461a      	mov	r2, r3
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab24:	461a      	mov	r2, r3
 800ab26:	2300      	movs	r3, #0
 800ab28:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	613b      	str	r3, [r7, #16]
 800ab2e:	e043      	b.n	800abb8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ab30:	693b      	ldr	r3, [r7, #16]
 800ab32:	015a      	lsls	r2, r3, #5
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	4413      	add	r3, r2
 800ab38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ab42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ab46:	d118      	bne.n	800ab7a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800ab48:	693b      	ldr	r3, [r7, #16]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d10a      	bne.n	800ab64 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	015a      	lsls	r2, r3, #5
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	4413      	add	r3, r2
 800ab56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab5a:	461a      	mov	r2, r3
 800ab5c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ab60:	6013      	str	r3, [r2, #0]
 800ab62:	e013      	b.n	800ab8c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	015a      	lsls	r2, r3, #5
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	4413      	add	r3, r2
 800ab6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab70:	461a      	mov	r2, r3
 800ab72:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ab76:	6013      	str	r3, [r2, #0]
 800ab78:	e008      	b.n	800ab8c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ab7a:	693b      	ldr	r3, [r7, #16]
 800ab7c:	015a      	lsls	r2, r3, #5
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	4413      	add	r3, r2
 800ab82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab86:	461a      	mov	r2, r3
 800ab88:	2300      	movs	r3, #0
 800ab8a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ab8c:	693b      	ldr	r3, [r7, #16]
 800ab8e:	015a      	lsls	r2, r3, #5
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	4413      	add	r3, r2
 800ab94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab98:	461a      	mov	r2, r3
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	015a      	lsls	r2, r3, #5
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	4413      	add	r3, r2
 800aba6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abaa:	461a      	mov	r2, r3
 800abac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800abb0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800abb2:	693b      	ldr	r3, [r7, #16]
 800abb4:	3301      	adds	r3, #1
 800abb6:	613b      	str	r3, [r7, #16]
 800abb8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800abbc:	461a      	mov	r2, r3
 800abbe:	693b      	ldr	r3, [r7, #16]
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d3b5      	bcc.n	800ab30 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800abc4:	2300      	movs	r3, #0
 800abc6:	613b      	str	r3, [r7, #16]
 800abc8:	e043      	b.n	800ac52 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	015a      	lsls	r2, r3, #5
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	4413      	add	r3, r2
 800abd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800abdc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800abe0:	d118      	bne.n	800ac14 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d10a      	bne.n	800abfe <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	015a      	lsls	r2, r3, #5
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	4413      	add	r3, r2
 800abf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abf4:	461a      	mov	r2, r3
 800abf6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800abfa:	6013      	str	r3, [r2, #0]
 800abfc:	e013      	b.n	800ac26 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	015a      	lsls	r2, r3, #5
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	4413      	add	r3, r2
 800ac06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac0a:	461a      	mov	r2, r3
 800ac0c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ac10:	6013      	str	r3, [r2, #0]
 800ac12:	e008      	b.n	800ac26 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	015a      	lsls	r2, r3, #5
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	4413      	add	r3, r2
 800ac1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac20:	461a      	mov	r2, r3
 800ac22:	2300      	movs	r3, #0
 800ac24:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	015a      	lsls	r2, r3, #5
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	4413      	add	r3, r2
 800ac2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac32:	461a      	mov	r2, r3
 800ac34:	2300      	movs	r3, #0
 800ac36:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ac38:	693b      	ldr	r3, [r7, #16]
 800ac3a:	015a      	lsls	r2, r3, #5
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	4413      	add	r3, r2
 800ac40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac44:	461a      	mov	r2, r3
 800ac46:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ac4a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ac4c:	693b      	ldr	r3, [r7, #16]
 800ac4e:	3301      	adds	r3, #1
 800ac50:	613b      	str	r3, [r7, #16]
 800ac52:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ac56:	461a      	mov	r2, r3
 800ac58:	693b      	ldr	r3, [r7, #16]
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d3b5      	bcc.n	800abca <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac64:	691b      	ldr	r3, [r3, #16]
 800ac66:	68fa      	ldr	r2, [r7, #12]
 800ac68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ac70:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2200      	movs	r2, #0
 800ac76:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800ac7e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ac80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d105      	bne.n	800ac94 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	699b      	ldr	r3, [r3, #24]
 800ac8c:	f043 0210 	orr.w	r2, r3, #16
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	699a      	ldr	r2, [r3, #24]
 800ac98:	4b0f      	ldr	r3, [pc, #60]	@ (800acd8 <USB_DevInit+0x2b4>)
 800ac9a:	4313      	orrs	r3, r2
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800aca0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d005      	beq.n	800acb4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	699b      	ldr	r3, [r3, #24]
 800acac:	f043 0208 	orr.w	r2, r3, #8
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800acb4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d105      	bne.n	800acc8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	699a      	ldr	r2, [r3, #24]
 800acc0:	4b06      	ldr	r3, [pc, #24]	@ (800acdc <USB_DevInit+0x2b8>)
 800acc2:	4313      	orrs	r3, r2
 800acc4:	687a      	ldr	r2, [r7, #4]
 800acc6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800acc8:	7dfb      	ldrb	r3, [r7, #23]
}
 800acca:	4618      	mov	r0, r3
 800accc:	3718      	adds	r7, #24
 800acce:	46bd      	mov	sp, r7
 800acd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800acd4:	b004      	add	sp, #16
 800acd6:	4770      	bx	lr
 800acd8:	803c3800 	.word	0x803c3800
 800acdc:	40000004 	.word	0x40000004

0800ace0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b085      	sub	sp, #20
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800acea:	2300      	movs	r3, #0
 800acec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	3301      	adds	r3, #1
 800acf2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800acfa:	d901      	bls.n	800ad00 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800acfc:	2303      	movs	r3, #3
 800acfe:	e01b      	b.n	800ad38 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	691b      	ldr	r3, [r3, #16]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	daf2      	bge.n	800acee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	019b      	lsls	r3, r3, #6
 800ad10:	f043 0220 	orr.w	r2, r3, #32
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ad24:	d901      	bls.n	800ad2a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ad26:	2303      	movs	r3, #3
 800ad28:	e006      	b.n	800ad38 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	691b      	ldr	r3, [r3, #16]
 800ad2e:	f003 0320 	and.w	r3, r3, #32
 800ad32:	2b20      	cmp	r3, #32
 800ad34:	d0f0      	beq.n	800ad18 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ad36:	2300      	movs	r3, #0
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3714      	adds	r7, #20
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr

0800ad44 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ad44:	b480      	push	{r7}
 800ad46:	b085      	sub	sp, #20
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	3301      	adds	r3, #1
 800ad54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ad5c:	d901      	bls.n	800ad62 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ad5e:	2303      	movs	r3, #3
 800ad60:	e018      	b.n	800ad94 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	691b      	ldr	r3, [r3, #16]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	daf2      	bge.n	800ad50 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2210      	movs	r2, #16
 800ad72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	3301      	adds	r3, #1
 800ad78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ad80:	d901      	bls.n	800ad86 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ad82:	2303      	movs	r3, #3
 800ad84:	e006      	b.n	800ad94 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	691b      	ldr	r3, [r3, #16]
 800ad8a:	f003 0310 	and.w	r3, r3, #16
 800ad8e:	2b10      	cmp	r3, #16
 800ad90:	d0f0      	beq.n	800ad74 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ad92:	2300      	movs	r3, #0
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3714      	adds	r7, #20
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9e:	4770      	bx	lr

0800ada0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b085      	sub	sp, #20
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
 800ada8:	460b      	mov	r3, r1
 800adaa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adb6:	681a      	ldr	r2, [r3, #0]
 800adb8:	78fb      	ldrb	r3, [r7, #3]
 800adba:	68f9      	ldr	r1, [r7, #12]
 800adbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800adc0:	4313      	orrs	r3, r2
 800adc2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800adc4:	2300      	movs	r3, #0
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3714      	adds	r7, #20
 800adca:	46bd      	mov	sp, r7
 800adcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add0:	4770      	bx	lr

0800add2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800add2:	b480      	push	{r7}
 800add4:	b085      	sub	sp, #20
 800add6:	af00      	add	r7, sp, #0
 800add8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	68fa      	ldr	r2, [r7, #12]
 800ade8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800adec:	f023 0303 	bic.w	r3, r3, #3
 800adf0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adf8:	685b      	ldr	r3, [r3, #4]
 800adfa:	68fa      	ldr	r2, [r7, #12]
 800adfc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ae00:	f043 0302 	orr.w	r3, r3, #2
 800ae04:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ae06:	2300      	movs	r3, #0
}
 800ae08:	4618      	mov	r0, r3
 800ae0a:	3714      	adds	r7, #20
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae12:	4770      	bx	lr

0800ae14 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800ae14:	b480      	push	{r7}
 800ae16:	b083      	sub	sp, #12
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	695b      	ldr	r3, [r3, #20]
 800ae20:	f003 0301 	and.w	r3, r3, #1
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	370c      	adds	r7, #12
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2e:	4770      	bx	lr

0800ae30 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ae30:	b480      	push	{r7}
 800ae32:	b085      	sub	sp, #20
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ae38:	2300      	movs	r3, #0
 800ae3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	3301      	adds	r3, #1
 800ae40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ae48:	d901      	bls.n	800ae4e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ae4a:	2303      	movs	r3, #3
 800ae4c:	e022      	b.n	800ae94 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	691b      	ldr	r3, [r3, #16]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	daf2      	bge.n	800ae3c <USB_CoreReset+0xc>

  count = 10U;
 800ae56:	230a      	movs	r3, #10
 800ae58:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800ae5a:	e002      	b.n	800ae62 <USB_CoreReset+0x32>
  {
    count--;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	3b01      	subs	r3, #1
 800ae60:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d1f9      	bne.n	800ae5c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	691b      	ldr	r3, [r3, #16]
 800ae6c:	f043 0201 	orr.w	r2, r3, #1
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	3301      	adds	r3, #1
 800ae78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ae80:	d901      	bls.n	800ae86 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800ae82:	2303      	movs	r3, #3
 800ae84:	e006      	b.n	800ae94 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	691b      	ldr	r3, [r3, #16]
 800ae8a:	f003 0301 	and.w	r3, r3, #1
 800ae8e:	2b01      	cmp	r3, #1
 800ae90:	d0f0      	beq.n	800ae74 <USB_CoreReset+0x44>

  return HAL_OK;
 800ae92:	2300      	movs	r3, #0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3714      	adds	r7, #20
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9e:	4770      	bx	lr

0800aea0 <__cvt>:
 800aea0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aea4:	ec57 6b10 	vmov	r6, r7, d0
 800aea8:	2f00      	cmp	r7, #0
 800aeaa:	460c      	mov	r4, r1
 800aeac:	4619      	mov	r1, r3
 800aeae:	463b      	mov	r3, r7
 800aeb0:	bfbb      	ittet	lt
 800aeb2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800aeb6:	461f      	movlt	r7, r3
 800aeb8:	2300      	movge	r3, #0
 800aeba:	232d      	movlt	r3, #45	@ 0x2d
 800aebc:	700b      	strb	r3, [r1, #0]
 800aebe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aec0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800aec4:	4691      	mov	r9, r2
 800aec6:	f023 0820 	bic.w	r8, r3, #32
 800aeca:	bfbc      	itt	lt
 800aecc:	4632      	movlt	r2, r6
 800aece:	4616      	movlt	r6, r2
 800aed0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aed4:	d005      	beq.n	800aee2 <__cvt+0x42>
 800aed6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aeda:	d100      	bne.n	800aede <__cvt+0x3e>
 800aedc:	3401      	adds	r4, #1
 800aede:	2102      	movs	r1, #2
 800aee0:	e000      	b.n	800aee4 <__cvt+0x44>
 800aee2:	2103      	movs	r1, #3
 800aee4:	ab03      	add	r3, sp, #12
 800aee6:	9301      	str	r3, [sp, #4]
 800aee8:	ab02      	add	r3, sp, #8
 800aeea:	9300      	str	r3, [sp, #0]
 800aeec:	ec47 6b10 	vmov	d0, r6, r7
 800aef0:	4653      	mov	r3, sl
 800aef2:	4622      	mov	r2, r4
 800aef4:	f001 f8f0 	bl	800c0d8 <_dtoa_r>
 800aef8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aefc:	4605      	mov	r5, r0
 800aefe:	d119      	bne.n	800af34 <__cvt+0x94>
 800af00:	f019 0f01 	tst.w	r9, #1
 800af04:	d00e      	beq.n	800af24 <__cvt+0x84>
 800af06:	eb00 0904 	add.w	r9, r0, r4
 800af0a:	2200      	movs	r2, #0
 800af0c:	2300      	movs	r3, #0
 800af0e:	4630      	mov	r0, r6
 800af10:	4639      	mov	r1, r7
 800af12:	f7f5 fdf9 	bl	8000b08 <__aeabi_dcmpeq>
 800af16:	b108      	cbz	r0, 800af1c <__cvt+0x7c>
 800af18:	f8cd 900c 	str.w	r9, [sp, #12]
 800af1c:	2230      	movs	r2, #48	@ 0x30
 800af1e:	9b03      	ldr	r3, [sp, #12]
 800af20:	454b      	cmp	r3, r9
 800af22:	d31e      	bcc.n	800af62 <__cvt+0xc2>
 800af24:	9b03      	ldr	r3, [sp, #12]
 800af26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af28:	1b5b      	subs	r3, r3, r5
 800af2a:	4628      	mov	r0, r5
 800af2c:	6013      	str	r3, [r2, #0]
 800af2e:	b004      	add	sp, #16
 800af30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800af38:	eb00 0904 	add.w	r9, r0, r4
 800af3c:	d1e5      	bne.n	800af0a <__cvt+0x6a>
 800af3e:	7803      	ldrb	r3, [r0, #0]
 800af40:	2b30      	cmp	r3, #48	@ 0x30
 800af42:	d10a      	bne.n	800af5a <__cvt+0xba>
 800af44:	2200      	movs	r2, #0
 800af46:	2300      	movs	r3, #0
 800af48:	4630      	mov	r0, r6
 800af4a:	4639      	mov	r1, r7
 800af4c:	f7f5 fddc 	bl	8000b08 <__aeabi_dcmpeq>
 800af50:	b918      	cbnz	r0, 800af5a <__cvt+0xba>
 800af52:	f1c4 0401 	rsb	r4, r4, #1
 800af56:	f8ca 4000 	str.w	r4, [sl]
 800af5a:	f8da 3000 	ldr.w	r3, [sl]
 800af5e:	4499      	add	r9, r3
 800af60:	e7d3      	b.n	800af0a <__cvt+0x6a>
 800af62:	1c59      	adds	r1, r3, #1
 800af64:	9103      	str	r1, [sp, #12]
 800af66:	701a      	strb	r2, [r3, #0]
 800af68:	e7d9      	b.n	800af1e <__cvt+0x7e>

0800af6a <__exponent>:
 800af6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af6c:	2900      	cmp	r1, #0
 800af6e:	bfba      	itte	lt
 800af70:	4249      	neglt	r1, r1
 800af72:	232d      	movlt	r3, #45	@ 0x2d
 800af74:	232b      	movge	r3, #43	@ 0x2b
 800af76:	2909      	cmp	r1, #9
 800af78:	7002      	strb	r2, [r0, #0]
 800af7a:	7043      	strb	r3, [r0, #1]
 800af7c:	dd29      	ble.n	800afd2 <__exponent+0x68>
 800af7e:	f10d 0307 	add.w	r3, sp, #7
 800af82:	461d      	mov	r5, r3
 800af84:	270a      	movs	r7, #10
 800af86:	461a      	mov	r2, r3
 800af88:	fbb1 f6f7 	udiv	r6, r1, r7
 800af8c:	fb07 1416 	mls	r4, r7, r6, r1
 800af90:	3430      	adds	r4, #48	@ 0x30
 800af92:	f802 4c01 	strb.w	r4, [r2, #-1]
 800af96:	460c      	mov	r4, r1
 800af98:	2c63      	cmp	r4, #99	@ 0x63
 800af9a:	f103 33ff 	add.w	r3, r3, #4294967295
 800af9e:	4631      	mov	r1, r6
 800afa0:	dcf1      	bgt.n	800af86 <__exponent+0x1c>
 800afa2:	3130      	adds	r1, #48	@ 0x30
 800afa4:	1e94      	subs	r4, r2, #2
 800afa6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800afaa:	1c41      	adds	r1, r0, #1
 800afac:	4623      	mov	r3, r4
 800afae:	42ab      	cmp	r3, r5
 800afb0:	d30a      	bcc.n	800afc8 <__exponent+0x5e>
 800afb2:	f10d 0309 	add.w	r3, sp, #9
 800afb6:	1a9b      	subs	r3, r3, r2
 800afb8:	42ac      	cmp	r4, r5
 800afba:	bf88      	it	hi
 800afbc:	2300      	movhi	r3, #0
 800afbe:	3302      	adds	r3, #2
 800afc0:	4403      	add	r3, r0
 800afc2:	1a18      	subs	r0, r3, r0
 800afc4:	b003      	add	sp, #12
 800afc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afc8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800afcc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800afd0:	e7ed      	b.n	800afae <__exponent+0x44>
 800afd2:	2330      	movs	r3, #48	@ 0x30
 800afd4:	3130      	adds	r1, #48	@ 0x30
 800afd6:	7083      	strb	r3, [r0, #2]
 800afd8:	70c1      	strb	r1, [r0, #3]
 800afda:	1d03      	adds	r3, r0, #4
 800afdc:	e7f1      	b.n	800afc2 <__exponent+0x58>
	...

0800afe0 <_printf_float>:
 800afe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afe4:	b08d      	sub	sp, #52	@ 0x34
 800afe6:	460c      	mov	r4, r1
 800afe8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800afec:	4616      	mov	r6, r2
 800afee:	461f      	mov	r7, r3
 800aff0:	4605      	mov	r5, r0
 800aff2:	f000 ff5b 	bl	800beac <_localeconv_r>
 800aff6:	6803      	ldr	r3, [r0, #0]
 800aff8:	9304      	str	r3, [sp, #16]
 800affa:	4618      	mov	r0, r3
 800affc:	f7f5 f958 	bl	80002b0 <strlen>
 800b000:	2300      	movs	r3, #0
 800b002:	930a      	str	r3, [sp, #40]	@ 0x28
 800b004:	f8d8 3000 	ldr.w	r3, [r8]
 800b008:	9005      	str	r0, [sp, #20]
 800b00a:	3307      	adds	r3, #7
 800b00c:	f023 0307 	bic.w	r3, r3, #7
 800b010:	f103 0208 	add.w	r2, r3, #8
 800b014:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b018:	f8d4 b000 	ldr.w	fp, [r4]
 800b01c:	f8c8 2000 	str.w	r2, [r8]
 800b020:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b024:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b028:	9307      	str	r3, [sp, #28]
 800b02a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b02e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b032:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b036:	4b9c      	ldr	r3, [pc, #624]	@ (800b2a8 <_printf_float+0x2c8>)
 800b038:	f04f 32ff 	mov.w	r2, #4294967295
 800b03c:	f7f5 fd96 	bl	8000b6c <__aeabi_dcmpun>
 800b040:	bb70      	cbnz	r0, 800b0a0 <_printf_float+0xc0>
 800b042:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b046:	4b98      	ldr	r3, [pc, #608]	@ (800b2a8 <_printf_float+0x2c8>)
 800b048:	f04f 32ff 	mov.w	r2, #4294967295
 800b04c:	f7f5 fd70 	bl	8000b30 <__aeabi_dcmple>
 800b050:	bb30      	cbnz	r0, 800b0a0 <_printf_float+0xc0>
 800b052:	2200      	movs	r2, #0
 800b054:	2300      	movs	r3, #0
 800b056:	4640      	mov	r0, r8
 800b058:	4649      	mov	r1, r9
 800b05a:	f7f5 fd5f 	bl	8000b1c <__aeabi_dcmplt>
 800b05e:	b110      	cbz	r0, 800b066 <_printf_float+0x86>
 800b060:	232d      	movs	r3, #45	@ 0x2d
 800b062:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b066:	4a91      	ldr	r2, [pc, #580]	@ (800b2ac <_printf_float+0x2cc>)
 800b068:	4b91      	ldr	r3, [pc, #580]	@ (800b2b0 <_printf_float+0x2d0>)
 800b06a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b06e:	bf8c      	ite	hi
 800b070:	4690      	movhi	r8, r2
 800b072:	4698      	movls	r8, r3
 800b074:	2303      	movs	r3, #3
 800b076:	6123      	str	r3, [r4, #16]
 800b078:	f02b 0304 	bic.w	r3, fp, #4
 800b07c:	6023      	str	r3, [r4, #0]
 800b07e:	f04f 0900 	mov.w	r9, #0
 800b082:	9700      	str	r7, [sp, #0]
 800b084:	4633      	mov	r3, r6
 800b086:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b088:	4621      	mov	r1, r4
 800b08a:	4628      	mov	r0, r5
 800b08c:	f000 f9d2 	bl	800b434 <_printf_common>
 800b090:	3001      	adds	r0, #1
 800b092:	f040 808d 	bne.w	800b1b0 <_printf_float+0x1d0>
 800b096:	f04f 30ff 	mov.w	r0, #4294967295
 800b09a:	b00d      	add	sp, #52	@ 0x34
 800b09c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a0:	4642      	mov	r2, r8
 800b0a2:	464b      	mov	r3, r9
 800b0a4:	4640      	mov	r0, r8
 800b0a6:	4649      	mov	r1, r9
 800b0a8:	f7f5 fd60 	bl	8000b6c <__aeabi_dcmpun>
 800b0ac:	b140      	cbz	r0, 800b0c0 <_printf_float+0xe0>
 800b0ae:	464b      	mov	r3, r9
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	bfbc      	itt	lt
 800b0b4:	232d      	movlt	r3, #45	@ 0x2d
 800b0b6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b0ba:	4a7e      	ldr	r2, [pc, #504]	@ (800b2b4 <_printf_float+0x2d4>)
 800b0bc:	4b7e      	ldr	r3, [pc, #504]	@ (800b2b8 <_printf_float+0x2d8>)
 800b0be:	e7d4      	b.n	800b06a <_printf_float+0x8a>
 800b0c0:	6863      	ldr	r3, [r4, #4]
 800b0c2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b0c6:	9206      	str	r2, [sp, #24]
 800b0c8:	1c5a      	adds	r2, r3, #1
 800b0ca:	d13b      	bne.n	800b144 <_printf_float+0x164>
 800b0cc:	2306      	movs	r3, #6
 800b0ce:	6063      	str	r3, [r4, #4]
 800b0d0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	6022      	str	r2, [r4, #0]
 800b0d8:	9303      	str	r3, [sp, #12]
 800b0da:	ab0a      	add	r3, sp, #40	@ 0x28
 800b0dc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b0e0:	ab09      	add	r3, sp, #36	@ 0x24
 800b0e2:	9300      	str	r3, [sp, #0]
 800b0e4:	6861      	ldr	r1, [r4, #4]
 800b0e6:	ec49 8b10 	vmov	d0, r8, r9
 800b0ea:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b0ee:	4628      	mov	r0, r5
 800b0f0:	f7ff fed6 	bl	800aea0 <__cvt>
 800b0f4:	9b06      	ldr	r3, [sp, #24]
 800b0f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b0f8:	2b47      	cmp	r3, #71	@ 0x47
 800b0fa:	4680      	mov	r8, r0
 800b0fc:	d129      	bne.n	800b152 <_printf_float+0x172>
 800b0fe:	1cc8      	adds	r0, r1, #3
 800b100:	db02      	blt.n	800b108 <_printf_float+0x128>
 800b102:	6863      	ldr	r3, [r4, #4]
 800b104:	4299      	cmp	r1, r3
 800b106:	dd41      	ble.n	800b18c <_printf_float+0x1ac>
 800b108:	f1aa 0a02 	sub.w	sl, sl, #2
 800b10c:	fa5f fa8a 	uxtb.w	sl, sl
 800b110:	3901      	subs	r1, #1
 800b112:	4652      	mov	r2, sl
 800b114:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b118:	9109      	str	r1, [sp, #36]	@ 0x24
 800b11a:	f7ff ff26 	bl	800af6a <__exponent>
 800b11e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b120:	1813      	adds	r3, r2, r0
 800b122:	2a01      	cmp	r2, #1
 800b124:	4681      	mov	r9, r0
 800b126:	6123      	str	r3, [r4, #16]
 800b128:	dc02      	bgt.n	800b130 <_printf_float+0x150>
 800b12a:	6822      	ldr	r2, [r4, #0]
 800b12c:	07d2      	lsls	r2, r2, #31
 800b12e:	d501      	bpl.n	800b134 <_printf_float+0x154>
 800b130:	3301      	adds	r3, #1
 800b132:	6123      	str	r3, [r4, #16]
 800b134:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d0a2      	beq.n	800b082 <_printf_float+0xa2>
 800b13c:	232d      	movs	r3, #45	@ 0x2d
 800b13e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b142:	e79e      	b.n	800b082 <_printf_float+0xa2>
 800b144:	9a06      	ldr	r2, [sp, #24]
 800b146:	2a47      	cmp	r2, #71	@ 0x47
 800b148:	d1c2      	bne.n	800b0d0 <_printf_float+0xf0>
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d1c0      	bne.n	800b0d0 <_printf_float+0xf0>
 800b14e:	2301      	movs	r3, #1
 800b150:	e7bd      	b.n	800b0ce <_printf_float+0xee>
 800b152:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b156:	d9db      	bls.n	800b110 <_printf_float+0x130>
 800b158:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b15c:	d118      	bne.n	800b190 <_printf_float+0x1b0>
 800b15e:	2900      	cmp	r1, #0
 800b160:	6863      	ldr	r3, [r4, #4]
 800b162:	dd0b      	ble.n	800b17c <_printf_float+0x19c>
 800b164:	6121      	str	r1, [r4, #16]
 800b166:	b913      	cbnz	r3, 800b16e <_printf_float+0x18e>
 800b168:	6822      	ldr	r2, [r4, #0]
 800b16a:	07d0      	lsls	r0, r2, #31
 800b16c:	d502      	bpl.n	800b174 <_printf_float+0x194>
 800b16e:	3301      	adds	r3, #1
 800b170:	440b      	add	r3, r1
 800b172:	6123      	str	r3, [r4, #16]
 800b174:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b176:	f04f 0900 	mov.w	r9, #0
 800b17a:	e7db      	b.n	800b134 <_printf_float+0x154>
 800b17c:	b913      	cbnz	r3, 800b184 <_printf_float+0x1a4>
 800b17e:	6822      	ldr	r2, [r4, #0]
 800b180:	07d2      	lsls	r2, r2, #31
 800b182:	d501      	bpl.n	800b188 <_printf_float+0x1a8>
 800b184:	3302      	adds	r3, #2
 800b186:	e7f4      	b.n	800b172 <_printf_float+0x192>
 800b188:	2301      	movs	r3, #1
 800b18a:	e7f2      	b.n	800b172 <_printf_float+0x192>
 800b18c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b190:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b192:	4299      	cmp	r1, r3
 800b194:	db05      	blt.n	800b1a2 <_printf_float+0x1c2>
 800b196:	6823      	ldr	r3, [r4, #0]
 800b198:	6121      	str	r1, [r4, #16]
 800b19a:	07d8      	lsls	r0, r3, #31
 800b19c:	d5ea      	bpl.n	800b174 <_printf_float+0x194>
 800b19e:	1c4b      	adds	r3, r1, #1
 800b1a0:	e7e7      	b.n	800b172 <_printf_float+0x192>
 800b1a2:	2900      	cmp	r1, #0
 800b1a4:	bfd4      	ite	le
 800b1a6:	f1c1 0202 	rsble	r2, r1, #2
 800b1aa:	2201      	movgt	r2, #1
 800b1ac:	4413      	add	r3, r2
 800b1ae:	e7e0      	b.n	800b172 <_printf_float+0x192>
 800b1b0:	6823      	ldr	r3, [r4, #0]
 800b1b2:	055a      	lsls	r2, r3, #21
 800b1b4:	d407      	bmi.n	800b1c6 <_printf_float+0x1e6>
 800b1b6:	6923      	ldr	r3, [r4, #16]
 800b1b8:	4642      	mov	r2, r8
 800b1ba:	4631      	mov	r1, r6
 800b1bc:	4628      	mov	r0, r5
 800b1be:	47b8      	blx	r7
 800b1c0:	3001      	adds	r0, #1
 800b1c2:	d12b      	bne.n	800b21c <_printf_float+0x23c>
 800b1c4:	e767      	b.n	800b096 <_printf_float+0xb6>
 800b1c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b1ca:	f240 80dd 	bls.w	800b388 <_printf_float+0x3a8>
 800b1ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	f7f5 fc97 	bl	8000b08 <__aeabi_dcmpeq>
 800b1da:	2800      	cmp	r0, #0
 800b1dc:	d033      	beq.n	800b246 <_printf_float+0x266>
 800b1de:	4a37      	ldr	r2, [pc, #220]	@ (800b2bc <_printf_float+0x2dc>)
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	4631      	mov	r1, r6
 800b1e4:	4628      	mov	r0, r5
 800b1e6:	47b8      	blx	r7
 800b1e8:	3001      	adds	r0, #1
 800b1ea:	f43f af54 	beq.w	800b096 <_printf_float+0xb6>
 800b1ee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b1f2:	4543      	cmp	r3, r8
 800b1f4:	db02      	blt.n	800b1fc <_printf_float+0x21c>
 800b1f6:	6823      	ldr	r3, [r4, #0]
 800b1f8:	07d8      	lsls	r0, r3, #31
 800b1fa:	d50f      	bpl.n	800b21c <_printf_float+0x23c>
 800b1fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b200:	4631      	mov	r1, r6
 800b202:	4628      	mov	r0, r5
 800b204:	47b8      	blx	r7
 800b206:	3001      	adds	r0, #1
 800b208:	f43f af45 	beq.w	800b096 <_printf_float+0xb6>
 800b20c:	f04f 0900 	mov.w	r9, #0
 800b210:	f108 38ff 	add.w	r8, r8, #4294967295
 800b214:	f104 0a1a 	add.w	sl, r4, #26
 800b218:	45c8      	cmp	r8, r9
 800b21a:	dc09      	bgt.n	800b230 <_printf_float+0x250>
 800b21c:	6823      	ldr	r3, [r4, #0]
 800b21e:	079b      	lsls	r3, r3, #30
 800b220:	f100 8103 	bmi.w	800b42a <_printf_float+0x44a>
 800b224:	68e0      	ldr	r0, [r4, #12]
 800b226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b228:	4298      	cmp	r0, r3
 800b22a:	bfb8      	it	lt
 800b22c:	4618      	movlt	r0, r3
 800b22e:	e734      	b.n	800b09a <_printf_float+0xba>
 800b230:	2301      	movs	r3, #1
 800b232:	4652      	mov	r2, sl
 800b234:	4631      	mov	r1, r6
 800b236:	4628      	mov	r0, r5
 800b238:	47b8      	blx	r7
 800b23a:	3001      	adds	r0, #1
 800b23c:	f43f af2b 	beq.w	800b096 <_printf_float+0xb6>
 800b240:	f109 0901 	add.w	r9, r9, #1
 800b244:	e7e8      	b.n	800b218 <_printf_float+0x238>
 800b246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b248:	2b00      	cmp	r3, #0
 800b24a:	dc39      	bgt.n	800b2c0 <_printf_float+0x2e0>
 800b24c:	4a1b      	ldr	r2, [pc, #108]	@ (800b2bc <_printf_float+0x2dc>)
 800b24e:	2301      	movs	r3, #1
 800b250:	4631      	mov	r1, r6
 800b252:	4628      	mov	r0, r5
 800b254:	47b8      	blx	r7
 800b256:	3001      	adds	r0, #1
 800b258:	f43f af1d 	beq.w	800b096 <_printf_float+0xb6>
 800b25c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b260:	ea59 0303 	orrs.w	r3, r9, r3
 800b264:	d102      	bne.n	800b26c <_printf_float+0x28c>
 800b266:	6823      	ldr	r3, [r4, #0]
 800b268:	07d9      	lsls	r1, r3, #31
 800b26a:	d5d7      	bpl.n	800b21c <_printf_float+0x23c>
 800b26c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b270:	4631      	mov	r1, r6
 800b272:	4628      	mov	r0, r5
 800b274:	47b8      	blx	r7
 800b276:	3001      	adds	r0, #1
 800b278:	f43f af0d 	beq.w	800b096 <_printf_float+0xb6>
 800b27c:	f04f 0a00 	mov.w	sl, #0
 800b280:	f104 0b1a 	add.w	fp, r4, #26
 800b284:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b286:	425b      	negs	r3, r3
 800b288:	4553      	cmp	r3, sl
 800b28a:	dc01      	bgt.n	800b290 <_printf_float+0x2b0>
 800b28c:	464b      	mov	r3, r9
 800b28e:	e793      	b.n	800b1b8 <_printf_float+0x1d8>
 800b290:	2301      	movs	r3, #1
 800b292:	465a      	mov	r2, fp
 800b294:	4631      	mov	r1, r6
 800b296:	4628      	mov	r0, r5
 800b298:	47b8      	blx	r7
 800b29a:	3001      	adds	r0, #1
 800b29c:	f43f aefb 	beq.w	800b096 <_printf_float+0xb6>
 800b2a0:	f10a 0a01 	add.w	sl, sl, #1
 800b2a4:	e7ee      	b.n	800b284 <_printf_float+0x2a4>
 800b2a6:	bf00      	nop
 800b2a8:	7fefffff 	.word	0x7fefffff
 800b2ac:	08010f08 	.word	0x08010f08
 800b2b0:	08010f04 	.word	0x08010f04
 800b2b4:	08010f10 	.word	0x08010f10
 800b2b8:	08010f0c 	.word	0x08010f0c
 800b2bc:	08010f14 	.word	0x08010f14
 800b2c0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b2c2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b2c6:	4553      	cmp	r3, sl
 800b2c8:	bfa8      	it	ge
 800b2ca:	4653      	movge	r3, sl
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	4699      	mov	r9, r3
 800b2d0:	dc36      	bgt.n	800b340 <_printf_float+0x360>
 800b2d2:	f04f 0b00 	mov.w	fp, #0
 800b2d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b2da:	f104 021a 	add.w	r2, r4, #26
 800b2de:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b2e0:	9306      	str	r3, [sp, #24]
 800b2e2:	eba3 0309 	sub.w	r3, r3, r9
 800b2e6:	455b      	cmp	r3, fp
 800b2e8:	dc31      	bgt.n	800b34e <_printf_float+0x36e>
 800b2ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2ec:	459a      	cmp	sl, r3
 800b2ee:	dc3a      	bgt.n	800b366 <_printf_float+0x386>
 800b2f0:	6823      	ldr	r3, [r4, #0]
 800b2f2:	07da      	lsls	r2, r3, #31
 800b2f4:	d437      	bmi.n	800b366 <_printf_float+0x386>
 800b2f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2f8:	ebaa 0903 	sub.w	r9, sl, r3
 800b2fc:	9b06      	ldr	r3, [sp, #24]
 800b2fe:	ebaa 0303 	sub.w	r3, sl, r3
 800b302:	4599      	cmp	r9, r3
 800b304:	bfa8      	it	ge
 800b306:	4699      	movge	r9, r3
 800b308:	f1b9 0f00 	cmp.w	r9, #0
 800b30c:	dc33      	bgt.n	800b376 <_printf_float+0x396>
 800b30e:	f04f 0800 	mov.w	r8, #0
 800b312:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b316:	f104 0b1a 	add.w	fp, r4, #26
 800b31a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b31c:	ebaa 0303 	sub.w	r3, sl, r3
 800b320:	eba3 0309 	sub.w	r3, r3, r9
 800b324:	4543      	cmp	r3, r8
 800b326:	f77f af79 	ble.w	800b21c <_printf_float+0x23c>
 800b32a:	2301      	movs	r3, #1
 800b32c:	465a      	mov	r2, fp
 800b32e:	4631      	mov	r1, r6
 800b330:	4628      	mov	r0, r5
 800b332:	47b8      	blx	r7
 800b334:	3001      	adds	r0, #1
 800b336:	f43f aeae 	beq.w	800b096 <_printf_float+0xb6>
 800b33a:	f108 0801 	add.w	r8, r8, #1
 800b33e:	e7ec      	b.n	800b31a <_printf_float+0x33a>
 800b340:	4642      	mov	r2, r8
 800b342:	4631      	mov	r1, r6
 800b344:	4628      	mov	r0, r5
 800b346:	47b8      	blx	r7
 800b348:	3001      	adds	r0, #1
 800b34a:	d1c2      	bne.n	800b2d2 <_printf_float+0x2f2>
 800b34c:	e6a3      	b.n	800b096 <_printf_float+0xb6>
 800b34e:	2301      	movs	r3, #1
 800b350:	4631      	mov	r1, r6
 800b352:	4628      	mov	r0, r5
 800b354:	9206      	str	r2, [sp, #24]
 800b356:	47b8      	blx	r7
 800b358:	3001      	adds	r0, #1
 800b35a:	f43f ae9c 	beq.w	800b096 <_printf_float+0xb6>
 800b35e:	9a06      	ldr	r2, [sp, #24]
 800b360:	f10b 0b01 	add.w	fp, fp, #1
 800b364:	e7bb      	b.n	800b2de <_printf_float+0x2fe>
 800b366:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b36a:	4631      	mov	r1, r6
 800b36c:	4628      	mov	r0, r5
 800b36e:	47b8      	blx	r7
 800b370:	3001      	adds	r0, #1
 800b372:	d1c0      	bne.n	800b2f6 <_printf_float+0x316>
 800b374:	e68f      	b.n	800b096 <_printf_float+0xb6>
 800b376:	9a06      	ldr	r2, [sp, #24]
 800b378:	464b      	mov	r3, r9
 800b37a:	4442      	add	r2, r8
 800b37c:	4631      	mov	r1, r6
 800b37e:	4628      	mov	r0, r5
 800b380:	47b8      	blx	r7
 800b382:	3001      	adds	r0, #1
 800b384:	d1c3      	bne.n	800b30e <_printf_float+0x32e>
 800b386:	e686      	b.n	800b096 <_printf_float+0xb6>
 800b388:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b38c:	f1ba 0f01 	cmp.w	sl, #1
 800b390:	dc01      	bgt.n	800b396 <_printf_float+0x3b6>
 800b392:	07db      	lsls	r3, r3, #31
 800b394:	d536      	bpl.n	800b404 <_printf_float+0x424>
 800b396:	2301      	movs	r3, #1
 800b398:	4642      	mov	r2, r8
 800b39a:	4631      	mov	r1, r6
 800b39c:	4628      	mov	r0, r5
 800b39e:	47b8      	blx	r7
 800b3a0:	3001      	adds	r0, #1
 800b3a2:	f43f ae78 	beq.w	800b096 <_printf_float+0xb6>
 800b3a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3aa:	4631      	mov	r1, r6
 800b3ac:	4628      	mov	r0, r5
 800b3ae:	47b8      	blx	r7
 800b3b0:	3001      	adds	r0, #1
 800b3b2:	f43f ae70 	beq.w	800b096 <_printf_float+0xb6>
 800b3b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	2300      	movs	r3, #0
 800b3be:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b3c2:	f7f5 fba1 	bl	8000b08 <__aeabi_dcmpeq>
 800b3c6:	b9c0      	cbnz	r0, 800b3fa <_printf_float+0x41a>
 800b3c8:	4653      	mov	r3, sl
 800b3ca:	f108 0201 	add.w	r2, r8, #1
 800b3ce:	4631      	mov	r1, r6
 800b3d0:	4628      	mov	r0, r5
 800b3d2:	47b8      	blx	r7
 800b3d4:	3001      	adds	r0, #1
 800b3d6:	d10c      	bne.n	800b3f2 <_printf_float+0x412>
 800b3d8:	e65d      	b.n	800b096 <_printf_float+0xb6>
 800b3da:	2301      	movs	r3, #1
 800b3dc:	465a      	mov	r2, fp
 800b3de:	4631      	mov	r1, r6
 800b3e0:	4628      	mov	r0, r5
 800b3e2:	47b8      	blx	r7
 800b3e4:	3001      	adds	r0, #1
 800b3e6:	f43f ae56 	beq.w	800b096 <_printf_float+0xb6>
 800b3ea:	f108 0801 	add.w	r8, r8, #1
 800b3ee:	45d0      	cmp	r8, sl
 800b3f0:	dbf3      	blt.n	800b3da <_printf_float+0x3fa>
 800b3f2:	464b      	mov	r3, r9
 800b3f4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b3f8:	e6df      	b.n	800b1ba <_printf_float+0x1da>
 800b3fa:	f04f 0800 	mov.w	r8, #0
 800b3fe:	f104 0b1a 	add.w	fp, r4, #26
 800b402:	e7f4      	b.n	800b3ee <_printf_float+0x40e>
 800b404:	2301      	movs	r3, #1
 800b406:	4642      	mov	r2, r8
 800b408:	e7e1      	b.n	800b3ce <_printf_float+0x3ee>
 800b40a:	2301      	movs	r3, #1
 800b40c:	464a      	mov	r2, r9
 800b40e:	4631      	mov	r1, r6
 800b410:	4628      	mov	r0, r5
 800b412:	47b8      	blx	r7
 800b414:	3001      	adds	r0, #1
 800b416:	f43f ae3e 	beq.w	800b096 <_printf_float+0xb6>
 800b41a:	f108 0801 	add.w	r8, r8, #1
 800b41e:	68e3      	ldr	r3, [r4, #12]
 800b420:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b422:	1a5b      	subs	r3, r3, r1
 800b424:	4543      	cmp	r3, r8
 800b426:	dcf0      	bgt.n	800b40a <_printf_float+0x42a>
 800b428:	e6fc      	b.n	800b224 <_printf_float+0x244>
 800b42a:	f04f 0800 	mov.w	r8, #0
 800b42e:	f104 0919 	add.w	r9, r4, #25
 800b432:	e7f4      	b.n	800b41e <_printf_float+0x43e>

0800b434 <_printf_common>:
 800b434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b438:	4616      	mov	r6, r2
 800b43a:	4698      	mov	r8, r3
 800b43c:	688a      	ldr	r2, [r1, #8]
 800b43e:	690b      	ldr	r3, [r1, #16]
 800b440:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b444:	4293      	cmp	r3, r2
 800b446:	bfb8      	it	lt
 800b448:	4613      	movlt	r3, r2
 800b44a:	6033      	str	r3, [r6, #0]
 800b44c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b450:	4607      	mov	r7, r0
 800b452:	460c      	mov	r4, r1
 800b454:	b10a      	cbz	r2, 800b45a <_printf_common+0x26>
 800b456:	3301      	adds	r3, #1
 800b458:	6033      	str	r3, [r6, #0]
 800b45a:	6823      	ldr	r3, [r4, #0]
 800b45c:	0699      	lsls	r1, r3, #26
 800b45e:	bf42      	ittt	mi
 800b460:	6833      	ldrmi	r3, [r6, #0]
 800b462:	3302      	addmi	r3, #2
 800b464:	6033      	strmi	r3, [r6, #0]
 800b466:	6825      	ldr	r5, [r4, #0]
 800b468:	f015 0506 	ands.w	r5, r5, #6
 800b46c:	d106      	bne.n	800b47c <_printf_common+0x48>
 800b46e:	f104 0a19 	add.w	sl, r4, #25
 800b472:	68e3      	ldr	r3, [r4, #12]
 800b474:	6832      	ldr	r2, [r6, #0]
 800b476:	1a9b      	subs	r3, r3, r2
 800b478:	42ab      	cmp	r3, r5
 800b47a:	dc26      	bgt.n	800b4ca <_printf_common+0x96>
 800b47c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b480:	6822      	ldr	r2, [r4, #0]
 800b482:	3b00      	subs	r3, #0
 800b484:	bf18      	it	ne
 800b486:	2301      	movne	r3, #1
 800b488:	0692      	lsls	r2, r2, #26
 800b48a:	d42b      	bmi.n	800b4e4 <_printf_common+0xb0>
 800b48c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b490:	4641      	mov	r1, r8
 800b492:	4638      	mov	r0, r7
 800b494:	47c8      	blx	r9
 800b496:	3001      	adds	r0, #1
 800b498:	d01e      	beq.n	800b4d8 <_printf_common+0xa4>
 800b49a:	6823      	ldr	r3, [r4, #0]
 800b49c:	6922      	ldr	r2, [r4, #16]
 800b49e:	f003 0306 	and.w	r3, r3, #6
 800b4a2:	2b04      	cmp	r3, #4
 800b4a4:	bf02      	ittt	eq
 800b4a6:	68e5      	ldreq	r5, [r4, #12]
 800b4a8:	6833      	ldreq	r3, [r6, #0]
 800b4aa:	1aed      	subeq	r5, r5, r3
 800b4ac:	68a3      	ldr	r3, [r4, #8]
 800b4ae:	bf0c      	ite	eq
 800b4b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b4b4:	2500      	movne	r5, #0
 800b4b6:	4293      	cmp	r3, r2
 800b4b8:	bfc4      	itt	gt
 800b4ba:	1a9b      	subgt	r3, r3, r2
 800b4bc:	18ed      	addgt	r5, r5, r3
 800b4be:	2600      	movs	r6, #0
 800b4c0:	341a      	adds	r4, #26
 800b4c2:	42b5      	cmp	r5, r6
 800b4c4:	d11a      	bne.n	800b4fc <_printf_common+0xc8>
 800b4c6:	2000      	movs	r0, #0
 800b4c8:	e008      	b.n	800b4dc <_printf_common+0xa8>
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	4652      	mov	r2, sl
 800b4ce:	4641      	mov	r1, r8
 800b4d0:	4638      	mov	r0, r7
 800b4d2:	47c8      	blx	r9
 800b4d4:	3001      	adds	r0, #1
 800b4d6:	d103      	bne.n	800b4e0 <_printf_common+0xac>
 800b4d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4e0:	3501      	adds	r5, #1
 800b4e2:	e7c6      	b.n	800b472 <_printf_common+0x3e>
 800b4e4:	18e1      	adds	r1, r4, r3
 800b4e6:	1c5a      	adds	r2, r3, #1
 800b4e8:	2030      	movs	r0, #48	@ 0x30
 800b4ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b4ee:	4422      	add	r2, r4
 800b4f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b4f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b4f8:	3302      	adds	r3, #2
 800b4fa:	e7c7      	b.n	800b48c <_printf_common+0x58>
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	4622      	mov	r2, r4
 800b500:	4641      	mov	r1, r8
 800b502:	4638      	mov	r0, r7
 800b504:	47c8      	blx	r9
 800b506:	3001      	adds	r0, #1
 800b508:	d0e6      	beq.n	800b4d8 <_printf_common+0xa4>
 800b50a:	3601      	adds	r6, #1
 800b50c:	e7d9      	b.n	800b4c2 <_printf_common+0x8e>
	...

0800b510 <_printf_i>:
 800b510:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b514:	7e0f      	ldrb	r7, [r1, #24]
 800b516:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b518:	2f78      	cmp	r7, #120	@ 0x78
 800b51a:	4691      	mov	r9, r2
 800b51c:	4680      	mov	r8, r0
 800b51e:	460c      	mov	r4, r1
 800b520:	469a      	mov	sl, r3
 800b522:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b526:	d807      	bhi.n	800b538 <_printf_i+0x28>
 800b528:	2f62      	cmp	r7, #98	@ 0x62
 800b52a:	d80a      	bhi.n	800b542 <_printf_i+0x32>
 800b52c:	2f00      	cmp	r7, #0
 800b52e:	f000 80d1 	beq.w	800b6d4 <_printf_i+0x1c4>
 800b532:	2f58      	cmp	r7, #88	@ 0x58
 800b534:	f000 80b8 	beq.w	800b6a8 <_printf_i+0x198>
 800b538:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b53c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b540:	e03a      	b.n	800b5b8 <_printf_i+0xa8>
 800b542:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b546:	2b15      	cmp	r3, #21
 800b548:	d8f6      	bhi.n	800b538 <_printf_i+0x28>
 800b54a:	a101      	add	r1, pc, #4	@ (adr r1, 800b550 <_printf_i+0x40>)
 800b54c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b550:	0800b5a9 	.word	0x0800b5a9
 800b554:	0800b5bd 	.word	0x0800b5bd
 800b558:	0800b539 	.word	0x0800b539
 800b55c:	0800b539 	.word	0x0800b539
 800b560:	0800b539 	.word	0x0800b539
 800b564:	0800b539 	.word	0x0800b539
 800b568:	0800b5bd 	.word	0x0800b5bd
 800b56c:	0800b539 	.word	0x0800b539
 800b570:	0800b539 	.word	0x0800b539
 800b574:	0800b539 	.word	0x0800b539
 800b578:	0800b539 	.word	0x0800b539
 800b57c:	0800b6bb 	.word	0x0800b6bb
 800b580:	0800b5e7 	.word	0x0800b5e7
 800b584:	0800b675 	.word	0x0800b675
 800b588:	0800b539 	.word	0x0800b539
 800b58c:	0800b539 	.word	0x0800b539
 800b590:	0800b6dd 	.word	0x0800b6dd
 800b594:	0800b539 	.word	0x0800b539
 800b598:	0800b5e7 	.word	0x0800b5e7
 800b59c:	0800b539 	.word	0x0800b539
 800b5a0:	0800b539 	.word	0x0800b539
 800b5a4:	0800b67d 	.word	0x0800b67d
 800b5a8:	6833      	ldr	r3, [r6, #0]
 800b5aa:	1d1a      	adds	r2, r3, #4
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	6032      	str	r2, [r6, #0]
 800b5b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b5b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b5b8:	2301      	movs	r3, #1
 800b5ba:	e09c      	b.n	800b6f6 <_printf_i+0x1e6>
 800b5bc:	6833      	ldr	r3, [r6, #0]
 800b5be:	6820      	ldr	r0, [r4, #0]
 800b5c0:	1d19      	adds	r1, r3, #4
 800b5c2:	6031      	str	r1, [r6, #0]
 800b5c4:	0606      	lsls	r6, r0, #24
 800b5c6:	d501      	bpl.n	800b5cc <_printf_i+0xbc>
 800b5c8:	681d      	ldr	r5, [r3, #0]
 800b5ca:	e003      	b.n	800b5d4 <_printf_i+0xc4>
 800b5cc:	0645      	lsls	r5, r0, #25
 800b5ce:	d5fb      	bpl.n	800b5c8 <_printf_i+0xb8>
 800b5d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b5d4:	2d00      	cmp	r5, #0
 800b5d6:	da03      	bge.n	800b5e0 <_printf_i+0xd0>
 800b5d8:	232d      	movs	r3, #45	@ 0x2d
 800b5da:	426d      	negs	r5, r5
 800b5dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5e0:	4858      	ldr	r0, [pc, #352]	@ (800b744 <_printf_i+0x234>)
 800b5e2:	230a      	movs	r3, #10
 800b5e4:	e011      	b.n	800b60a <_printf_i+0xfa>
 800b5e6:	6821      	ldr	r1, [r4, #0]
 800b5e8:	6833      	ldr	r3, [r6, #0]
 800b5ea:	0608      	lsls	r0, r1, #24
 800b5ec:	f853 5b04 	ldr.w	r5, [r3], #4
 800b5f0:	d402      	bmi.n	800b5f8 <_printf_i+0xe8>
 800b5f2:	0649      	lsls	r1, r1, #25
 800b5f4:	bf48      	it	mi
 800b5f6:	b2ad      	uxthmi	r5, r5
 800b5f8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b5fa:	4852      	ldr	r0, [pc, #328]	@ (800b744 <_printf_i+0x234>)
 800b5fc:	6033      	str	r3, [r6, #0]
 800b5fe:	bf14      	ite	ne
 800b600:	230a      	movne	r3, #10
 800b602:	2308      	moveq	r3, #8
 800b604:	2100      	movs	r1, #0
 800b606:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b60a:	6866      	ldr	r6, [r4, #4]
 800b60c:	60a6      	str	r6, [r4, #8]
 800b60e:	2e00      	cmp	r6, #0
 800b610:	db05      	blt.n	800b61e <_printf_i+0x10e>
 800b612:	6821      	ldr	r1, [r4, #0]
 800b614:	432e      	orrs	r6, r5
 800b616:	f021 0104 	bic.w	r1, r1, #4
 800b61a:	6021      	str	r1, [r4, #0]
 800b61c:	d04b      	beq.n	800b6b6 <_printf_i+0x1a6>
 800b61e:	4616      	mov	r6, r2
 800b620:	fbb5 f1f3 	udiv	r1, r5, r3
 800b624:	fb03 5711 	mls	r7, r3, r1, r5
 800b628:	5dc7      	ldrb	r7, [r0, r7]
 800b62a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b62e:	462f      	mov	r7, r5
 800b630:	42bb      	cmp	r3, r7
 800b632:	460d      	mov	r5, r1
 800b634:	d9f4      	bls.n	800b620 <_printf_i+0x110>
 800b636:	2b08      	cmp	r3, #8
 800b638:	d10b      	bne.n	800b652 <_printf_i+0x142>
 800b63a:	6823      	ldr	r3, [r4, #0]
 800b63c:	07df      	lsls	r7, r3, #31
 800b63e:	d508      	bpl.n	800b652 <_printf_i+0x142>
 800b640:	6923      	ldr	r3, [r4, #16]
 800b642:	6861      	ldr	r1, [r4, #4]
 800b644:	4299      	cmp	r1, r3
 800b646:	bfde      	ittt	le
 800b648:	2330      	movle	r3, #48	@ 0x30
 800b64a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b64e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b652:	1b92      	subs	r2, r2, r6
 800b654:	6122      	str	r2, [r4, #16]
 800b656:	f8cd a000 	str.w	sl, [sp]
 800b65a:	464b      	mov	r3, r9
 800b65c:	aa03      	add	r2, sp, #12
 800b65e:	4621      	mov	r1, r4
 800b660:	4640      	mov	r0, r8
 800b662:	f7ff fee7 	bl	800b434 <_printf_common>
 800b666:	3001      	adds	r0, #1
 800b668:	d14a      	bne.n	800b700 <_printf_i+0x1f0>
 800b66a:	f04f 30ff 	mov.w	r0, #4294967295
 800b66e:	b004      	add	sp, #16
 800b670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b674:	6823      	ldr	r3, [r4, #0]
 800b676:	f043 0320 	orr.w	r3, r3, #32
 800b67a:	6023      	str	r3, [r4, #0]
 800b67c:	4832      	ldr	r0, [pc, #200]	@ (800b748 <_printf_i+0x238>)
 800b67e:	2778      	movs	r7, #120	@ 0x78
 800b680:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b684:	6823      	ldr	r3, [r4, #0]
 800b686:	6831      	ldr	r1, [r6, #0]
 800b688:	061f      	lsls	r7, r3, #24
 800b68a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b68e:	d402      	bmi.n	800b696 <_printf_i+0x186>
 800b690:	065f      	lsls	r7, r3, #25
 800b692:	bf48      	it	mi
 800b694:	b2ad      	uxthmi	r5, r5
 800b696:	6031      	str	r1, [r6, #0]
 800b698:	07d9      	lsls	r1, r3, #31
 800b69a:	bf44      	itt	mi
 800b69c:	f043 0320 	orrmi.w	r3, r3, #32
 800b6a0:	6023      	strmi	r3, [r4, #0]
 800b6a2:	b11d      	cbz	r5, 800b6ac <_printf_i+0x19c>
 800b6a4:	2310      	movs	r3, #16
 800b6a6:	e7ad      	b.n	800b604 <_printf_i+0xf4>
 800b6a8:	4826      	ldr	r0, [pc, #152]	@ (800b744 <_printf_i+0x234>)
 800b6aa:	e7e9      	b.n	800b680 <_printf_i+0x170>
 800b6ac:	6823      	ldr	r3, [r4, #0]
 800b6ae:	f023 0320 	bic.w	r3, r3, #32
 800b6b2:	6023      	str	r3, [r4, #0]
 800b6b4:	e7f6      	b.n	800b6a4 <_printf_i+0x194>
 800b6b6:	4616      	mov	r6, r2
 800b6b8:	e7bd      	b.n	800b636 <_printf_i+0x126>
 800b6ba:	6833      	ldr	r3, [r6, #0]
 800b6bc:	6825      	ldr	r5, [r4, #0]
 800b6be:	6961      	ldr	r1, [r4, #20]
 800b6c0:	1d18      	adds	r0, r3, #4
 800b6c2:	6030      	str	r0, [r6, #0]
 800b6c4:	062e      	lsls	r6, r5, #24
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	d501      	bpl.n	800b6ce <_printf_i+0x1be>
 800b6ca:	6019      	str	r1, [r3, #0]
 800b6cc:	e002      	b.n	800b6d4 <_printf_i+0x1c4>
 800b6ce:	0668      	lsls	r0, r5, #25
 800b6d0:	d5fb      	bpl.n	800b6ca <_printf_i+0x1ba>
 800b6d2:	8019      	strh	r1, [r3, #0]
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	6123      	str	r3, [r4, #16]
 800b6d8:	4616      	mov	r6, r2
 800b6da:	e7bc      	b.n	800b656 <_printf_i+0x146>
 800b6dc:	6833      	ldr	r3, [r6, #0]
 800b6de:	1d1a      	adds	r2, r3, #4
 800b6e0:	6032      	str	r2, [r6, #0]
 800b6e2:	681e      	ldr	r6, [r3, #0]
 800b6e4:	6862      	ldr	r2, [r4, #4]
 800b6e6:	2100      	movs	r1, #0
 800b6e8:	4630      	mov	r0, r6
 800b6ea:	f7f4 fd91 	bl	8000210 <memchr>
 800b6ee:	b108      	cbz	r0, 800b6f4 <_printf_i+0x1e4>
 800b6f0:	1b80      	subs	r0, r0, r6
 800b6f2:	6060      	str	r0, [r4, #4]
 800b6f4:	6863      	ldr	r3, [r4, #4]
 800b6f6:	6123      	str	r3, [r4, #16]
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6fe:	e7aa      	b.n	800b656 <_printf_i+0x146>
 800b700:	6923      	ldr	r3, [r4, #16]
 800b702:	4632      	mov	r2, r6
 800b704:	4649      	mov	r1, r9
 800b706:	4640      	mov	r0, r8
 800b708:	47d0      	blx	sl
 800b70a:	3001      	adds	r0, #1
 800b70c:	d0ad      	beq.n	800b66a <_printf_i+0x15a>
 800b70e:	6823      	ldr	r3, [r4, #0]
 800b710:	079b      	lsls	r3, r3, #30
 800b712:	d413      	bmi.n	800b73c <_printf_i+0x22c>
 800b714:	68e0      	ldr	r0, [r4, #12]
 800b716:	9b03      	ldr	r3, [sp, #12]
 800b718:	4298      	cmp	r0, r3
 800b71a:	bfb8      	it	lt
 800b71c:	4618      	movlt	r0, r3
 800b71e:	e7a6      	b.n	800b66e <_printf_i+0x15e>
 800b720:	2301      	movs	r3, #1
 800b722:	4632      	mov	r2, r6
 800b724:	4649      	mov	r1, r9
 800b726:	4640      	mov	r0, r8
 800b728:	47d0      	blx	sl
 800b72a:	3001      	adds	r0, #1
 800b72c:	d09d      	beq.n	800b66a <_printf_i+0x15a>
 800b72e:	3501      	adds	r5, #1
 800b730:	68e3      	ldr	r3, [r4, #12]
 800b732:	9903      	ldr	r1, [sp, #12]
 800b734:	1a5b      	subs	r3, r3, r1
 800b736:	42ab      	cmp	r3, r5
 800b738:	dcf2      	bgt.n	800b720 <_printf_i+0x210>
 800b73a:	e7eb      	b.n	800b714 <_printf_i+0x204>
 800b73c:	2500      	movs	r5, #0
 800b73e:	f104 0619 	add.w	r6, r4, #25
 800b742:	e7f5      	b.n	800b730 <_printf_i+0x220>
 800b744:	08010f16 	.word	0x08010f16
 800b748:	08010f27 	.word	0x08010f27

0800b74c <_scanf_float>:
 800b74c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b750:	b087      	sub	sp, #28
 800b752:	4691      	mov	r9, r2
 800b754:	9303      	str	r3, [sp, #12]
 800b756:	688b      	ldr	r3, [r1, #8]
 800b758:	1e5a      	subs	r2, r3, #1
 800b75a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b75e:	bf81      	itttt	hi
 800b760:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b764:	eb03 0b05 	addhi.w	fp, r3, r5
 800b768:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b76c:	608b      	strhi	r3, [r1, #8]
 800b76e:	680b      	ldr	r3, [r1, #0]
 800b770:	460a      	mov	r2, r1
 800b772:	f04f 0500 	mov.w	r5, #0
 800b776:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b77a:	f842 3b1c 	str.w	r3, [r2], #28
 800b77e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b782:	4680      	mov	r8, r0
 800b784:	460c      	mov	r4, r1
 800b786:	bf98      	it	ls
 800b788:	f04f 0b00 	movls.w	fp, #0
 800b78c:	9201      	str	r2, [sp, #4]
 800b78e:	4616      	mov	r6, r2
 800b790:	46aa      	mov	sl, r5
 800b792:	462f      	mov	r7, r5
 800b794:	9502      	str	r5, [sp, #8]
 800b796:	68a2      	ldr	r2, [r4, #8]
 800b798:	b15a      	cbz	r2, 800b7b2 <_scanf_float+0x66>
 800b79a:	f8d9 3000 	ldr.w	r3, [r9]
 800b79e:	781b      	ldrb	r3, [r3, #0]
 800b7a0:	2b4e      	cmp	r3, #78	@ 0x4e
 800b7a2:	d863      	bhi.n	800b86c <_scanf_float+0x120>
 800b7a4:	2b40      	cmp	r3, #64	@ 0x40
 800b7a6:	d83b      	bhi.n	800b820 <_scanf_float+0xd4>
 800b7a8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b7ac:	b2c8      	uxtb	r0, r1
 800b7ae:	280e      	cmp	r0, #14
 800b7b0:	d939      	bls.n	800b826 <_scanf_float+0xda>
 800b7b2:	b11f      	cbz	r7, 800b7bc <_scanf_float+0x70>
 800b7b4:	6823      	ldr	r3, [r4, #0]
 800b7b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b7ba:	6023      	str	r3, [r4, #0]
 800b7bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b7c0:	f1ba 0f01 	cmp.w	sl, #1
 800b7c4:	f200 8114 	bhi.w	800b9f0 <_scanf_float+0x2a4>
 800b7c8:	9b01      	ldr	r3, [sp, #4]
 800b7ca:	429e      	cmp	r6, r3
 800b7cc:	f200 8105 	bhi.w	800b9da <_scanf_float+0x28e>
 800b7d0:	2001      	movs	r0, #1
 800b7d2:	b007      	add	sp, #28
 800b7d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7d8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b7dc:	2a0d      	cmp	r2, #13
 800b7de:	d8e8      	bhi.n	800b7b2 <_scanf_float+0x66>
 800b7e0:	a101      	add	r1, pc, #4	@ (adr r1, 800b7e8 <_scanf_float+0x9c>)
 800b7e2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b7e6:	bf00      	nop
 800b7e8:	0800b931 	.word	0x0800b931
 800b7ec:	0800b7b3 	.word	0x0800b7b3
 800b7f0:	0800b7b3 	.word	0x0800b7b3
 800b7f4:	0800b7b3 	.word	0x0800b7b3
 800b7f8:	0800b98d 	.word	0x0800b98d
 800b7fc:	0800b967 	.word	0x0800b967
 800b800:	0800b7b3 	.word	0x0800b7b3
 800b804:	0800b7b3 	.word	0x0800b7b3
 800b808:	0800b93f 	.word	0x0800b93f
 800b80c:	0800b7b3 	.word	0x0800b7b3
 800b810:	0800b7b3 	.word	0x0800b7b3
 800b814:	0800b7b3 	.word	0x0800b7b3
 800b818:	0800b7b3 	.word	0x0800b7b3
 800b81c:	0800b8fb 	.word	0x0800b8fb
 800b820:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b824:	e7da      	b.n	800b7dc <_scanf_float+0x90>
 800b826:	290e      	cmp	r1, #14
 800b828:	d8c3      	bhi.n	800b7b2 <_scanf_float+0x66>
 800b82a:	a001      	add	r0, pc, #4	@ (adr r0, 800b830 <_scanf_float+0xe4>)
 800b82c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b830:	0800b8eb 	.word	0x0800b8eb
 800b834:	0800b7b3 	.word	0x0800b7b3
 800b838:	0800b8eb 	.word	0x0800b8eb
 800b83c:	0800b97b 	.word	0x0800b97b
 800b840:	0800b7b3 	.word	0x0800b7b3
 800b844:	0800b88d 	.word	0x0800b88d
 800b848:	0800b8d1 	.word	0x0800b8d1
 800b84c:	0800b8d1 	.word	0x0800b8d1
 800b850:	0800b8d1 	.word	0x0800b8d1
 800b854:	0800b8d1 	.word	0x0800b8d1
 800b858:	0800b8d1 	.word	0x0800b8d1
 800b85c:	0800b8d1 	.word	0x0800b8d1
 800b860:	0800b8d1 	.word	0x0800b8d1
 800b864:	0800b8d1 	.word	0x0800b8d1
 800b868:	0800b8d1 	.word	0x0800b8d1
 800b86c:	2b6e      	cmp	r3, #110	@ 0x6e
 800b86e:	d809      	bhi.n	800b884 <_scanf_float+0x138>
 800b870:	2b60      	cmp	r3, #96	@ 0x60
 800b872:	d8b1      	bhi.n	800b7d8 <_scanf_float+0x8c>
 800b874:	2b54      	cmp	r3, #84	@ 0x54
 800b876:	d07b      	beq.n	800b970 <_scanf_float+0x224>
 800b878:	2b59      	cmp	r3, #89	@ 0x59
 800b87a:	d19a      	bne.n	800b7b2 <_scanf_float+0x66>
 800b87c:	2d07      	cmp	r5, #7
 800b87e:	d198      	bne.n	800b7b2 <_scanf_float+0x66>
 800b880:	2508      	movs	r5, #8
 800b882:	e02f      	b.n	800b8e4 <_scanf_float+0x198>
 800b884:	2b74      	cmp	r3, #116	@ 0x74
 800b886:	d073      	beq.n	800b970 <_scanf_float+0x224>
 800b888:	2b79      	cmp	r3, #121	@ 0x79
 800b88a:	e7f6      	b.n	800b87a <_scanf_float+0x12e>
 800b88c:	6821      	ldr	r1, [r4, #0]
 800b88e:	05c8      	lsls	r0, r1, #23
 800b890:	d51e      	bpl.n	800b8d0 <_scanf_float+0x184>
 800b892:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b896:	6021      	str	r1, [r4, #0]
 800b898:	3701      	adds	r7, #1
 800b89a:	f1bb 0f00 	cmp.w	fp, #0
 800b89e:	d003      	beq.n	800b8a8 <_scanf_float+0x15c>
 800b8a0:	3201      	adds	r2, #1
 800b8a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b8a6:	60a2      	str	r2, [r4, #8]
 800b8a8:	68a3      	ldr	r3, [r4, #8]
 800b8aa:	3b01      	subs	r3, #1
 800b8ac:	60a3      	str	r3, [r4, #8]
 800b8ae:	6923      	ldr	r3, [r4, #16]
 800b8b0:	3301      	adds	r3, #1
 800b8b2:	6123      	str	r3, [r4, #16]
 800b8b4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b8b8:	3b01      	subs	r3, #1
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	f8c9 3004 	str.w	r3, [r9, #4]
 800b8c0:	f340 8082 	ble.w	800b9c8 <_scanf_float+0x27c>
 800b8c4:	f8d9 3000 	ldr.w	r3, [r9]
 800b8c8:	3301      	adds	r3, #1
 800b8ca:	f8c9 3000 	str.w	r3, [r9]
 800b8ce:	e762      	b.n	800b796 <_scanf_float+0x4a>
 800b8d0:	eb1a 0105 	adds.w	r1, sl, r5
 800b8d4:	f47f af6d 	bne.w	800b7b2 <_scanf_float+0x66>
 800b8d8:	6822      	ldr	r2, [r4, #0]
 800b8da:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b8de:	6022      	str	r2, [r4, #0]
 800b8e0:	460d      	mov	r5, r1
 800b8e2:	468a      	mov	sl, r1
 800b8e4:	f806 3b01 	strb.w	r3, [r6], #1
 800b8e8:	e7de      	b.n	800b8a8 <_scanf_float+0x15c>
 800b8ea:	6822      	ldr	r2, [r4, #0]
 800b8ec:	0610      	lsls	r0, r2, #24
 800b8ee:	f57f af60 	bpl.w	800b7b2 <_scanf_float+0x66>
 800b8f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b8f6:	6022      	str	r2, [r4, #0]
 800b8f8:	e7f4      	b.n	800b8e4 <_scanf_float+0x198>
 800b8fa:	f1ba 0f00 	cmp.w	sl, #0
 800b8fe:	d10c      	bne.n	800b91a <_scanf_float+0x1ce>
 800b900:	b977      	cbnz	r7, 800b920 <_scanf_float+0x1d4>
 800b902:	6822      	ldr	r2, [r4, #0]
 800b904:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b908:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b90c:	d108      	bne.n	800b920 <_scanf_float+0x1d4>
 800b90e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b912:	6022      	str	r2, [r4, #0]
 800b914:	f04f 0a01 	mov.w	sl, #1
 800b918:	e7e4      	b.n	800b8e4 <_scanf_float+0x198>
 800b91a:	f1ba 0f02 	cmp.w	sl, #2
 800b91e:	d050      	beq.n	800b9c2 <_scanf_float+0x276>
 800b920:	2d01      	cmp	r5, #1
 800b922:	d002      	beq.n	800b92a <_scanf_float+0x1de>
 800b924:	2d04      	cmp	r5, #4
 800b926:	f47f af44 	bne.w	800b7b2 <_scanf_float+0x66>
 800b92a:	3501      	adds	r5, #1
 800b92c:	b2ed      	uxtb	r5, r5
 800b92e:	e7d9      	b.n	800b8e4 <_scanf_float+0x198>
 800b930:	f1ba 0f01 	cmp.w	sl, #1
 800b934:	f47f af3d 	bne.w	800b7b2 <_scanf_float+0x66>
 800b938:	f04f 0a02 	mov.w	sl, #2
 800b93c:	e7d2      	b.n	800b8e4 <_scanf_float+0x198>
 800b93e:	b975      	cbnz	r5, 800b95e <_scanf_float+0x212>
 800b940:	2f00      	cmp	r7, #0
 800b942:	f47f af37 	bne.w	800b7b4 <_scanf_float+0x68>
 800b946:	6822      	ldr	r2, [r4, #0]
 800b948:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b94c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b950:	f040 8103 	bne.w	800bb5a <_scanf_float+0x40e>
 800b954:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b958:	6022      	str	r2, [r4, #0]
 800b95a:	2501      	movs	r5, #1
 800b95c:	e7c2      	b.n	800b8e4 <_scanf_float+0x198>
 800b95e:	2d03      	cmp	r5, #3
 800b960:	d0e3      	beq.n	800b92a <_scanf_float+0x1de>
 800b962:	2d05      	cmp	r5, #5
 800b964:	e7df      	b.n	800b926 <_scanf_float+0x1da>
 800b966:	2d02      	cmp	r5, #2
 800b968:	f47f af23 	bne.w	800b7b2 <_scanf_float+0x66>
 800b96c:	2503      	movs	r5, #3
 800b96e:	e7b9      	b.n	800b8e4 <_scanf_float+0x198>
 800b970:	2d06      	cmp	r5, #6
 800b972:	f47f af1e 	bne.w	800b7b2 <_scanf_float+0x66>
 800b976:	2507      	movs	r5, #7
 800b978:	e7b4      	b.n	800b8e4 <_scanf_float+0x198>
 800b97a:	6822      	ldr	r2, [r4, #0]
 800b97c:	0591      	lsls	r1, r2, #22
 800b97e:	f57f af18 	bpl.w	800b7b2 <_scanf_float+0x66>
 800b982:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b986:	6022      	str	r2, [r4, #0]
 800b988:	9702      	str	r7, [sp, #8]
 800b98a:	e7ab      	b.n	800b8e4 <_scanf_float+0x198>
 800b98c:	6822      	ldr	r2, [r4, #0]
 800b98e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b992:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b996:	d005      	beq.n	800b9a4 <_scanf_float+0x258>
 800b998:	0550      	lsls	r0, r2, #21
 800b99a:	f57f af0a 	bpl.w	800b7b2 <_scanf_float+0x66>
 800b99e:	2f00      	cmp	r7, #0
 800b9a0:	f000 80db 	beq.w	800bb5a <_scanf_float+0x40e>
 800b9a4:	0591      	lsls	r1, r2, #22
 800b9a6:	bf58      	it	pl
 800b9a8:	9902      	ldrpl	r1, [sp, #8]
 800b9aa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b9ae:	bf58      	it	pl
 800b9b0:	1a79      	subpl	r1, r7, r1
 800b9b2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b9b6:	bf58      	it	pl
 800b9b8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b9bc:	6022      	str	r2, [r4, #0]
 800b9be:	2700      	movs	r7, #0
 800b9c0:	e790      	b.n	800b8e4 <_scanf_float+0x198>
 800b9c2:	f04f 0a03 	mov.w	sl, #3
 800b9c6:	e78d      	b.n	800b8e4 <_scanf_float+0x198>
 800b9c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b9cc:	4649      	mov	r1, r9
 800b9ce:	4640      	mov	r0, r8
 800b9d0:	4798      	blx	r3
 800b9d2:	2800      	cmp	r0, #0
 800b9d4:	f43f aedf 	beq.w	800b796 <_scanf_float+0x4a>
 800b9d8:	e6eb      	b.n	800b7b2 <_scanf_float+0x66>
 800b9da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b9de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b9e2:	464a      	mov	r2, r9
 800b9e4:	4640      	mov	r0, r8
 800b9e6:	4798      	blx	r3
 800b9e8:	6923      	ldr	r3, [r4, #16]
 800b9ea:	3b01      	subs	r3, #1
 800b9ec:	6123      	str	r3, [r4, #16]
 800b9ee:	e6eb      	b.n	800b7c8 <_scanf_float+0x7c>
 800b9f0:	1e6b      	subs	r3, r5, #1
 800b9f2:	2b06      	cmp	r3, #6
 800b9f4:	d824      	bhi.n	800ba40 <_scanf_float+0x2f4>
 800b9f6:	2d02      	cmp	r5, #2
 800b9f8:	d836      	bhi.n	800ba68 <_scanf_float+0x31c>
 800b9fa:	9b01      	ldr	r3, [sp, #4]
 800b9fc:	429e      	cmp	r6, r3
 800b9fe:	f67f aee7 	bls.w	800b7d0 <_scanf_float+0x84>
 800ba02:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ba06:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ba0a:	464a      	mov	r2, r9
 800ba0c:	4640      	mov	r0, r8
 800ba0e:	4798      	blx	r3
 800ba10:	6923      	ldr	r3, [r4, #16]
 800ba12:	3b01      	subs	r3, #1
 800ba14:	6123      	str	r3, [r4, #16]
 800ba16:	e7f0      	b.n	800b9fa <_scanf_float+0x2ae>
 800ba18:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ba1c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ba20:	464a      	mov	r2, r9
 800ba22:	4640      	mov	r0, r8
 800ba24:	4798      	blx	r3
 800ba26:	6923      	ldr	r3, [r4, #16]
 800ba28:	3b01      	subs	r3, #1
 800ba2a:	6123      	str	r3, [r4, #16]
 800ba2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ba30:	fa5f fa8a 	uxtb.w	sl, sl
 800ba34:	f1ba 0f02 	cmp.w	sl, #2
 800ba38:	d1ee      	bne.n	800ba18 <_scanf_float+0x2cc>
 800ba3a:	3d03      	subs	r5, #3
 800ba3c:	b2ed      	uxtb	r5, r5
 800ba3e:	1b76      	subs	r6, r6, r5
 800ba40:	6823      	ldr	r3, [r4, #0]
 800ba42:	05da      	lsls	r2, r3, #23
 800ba44:	d530      	bpl.n	800baa8 <_scanf_float+0x35c>
 800ba46:	055b      	lsls	r3, r3, #21
 800ba48:	d511      	bpl.n	800ba6e <_scanf_float+0x322>
 800ba4a:	9b01      	ldr	r3, [sp, #4]
 800ba4c:	429e      	cmp	r6, r3
 800ba4e:	f67f aebf 	bls.w	800b7d0 <_scanf_float+0x84>
 800ba52:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ba56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ba5a:	464a      	mov	r2, r9
 800ba5c:	4640      	mov	r0, r8
 800ba5e:	4798      	blx	r3
 800ba60:	6923      	ldr	r3, [r4, #16]
 800ba62:	3b01      	subs	r3, #1
 800ba64:	6123      	str	r3, [r4, #16]
 800ba66:	e7f0      	b.n	800ba4a <_scanf_float+0x2fe>
 800ba68:	46aa      	mov	sl, r5
 800ba6a:	46b3      	mov	fp, r6
 800ba6c:	e7de      	b.n	800ba2c <_scanf_float+0x2e0>
 800ba6e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ba72:	6923      	ldr	r3, [r4, #16]
 800ba74:	2965      	cmp	r1, #101	@ 0x65
 800ba76:	f103 33ff 	add.w	r3, r3, #4294967295
 800ba7a:	f106 35ff 	add.w	r5, r6, #4294967295
 800ba7e:	6123      	str	r3, [r4, #16]
 800ba80:	d00c      	beq.n	800ba9c <_scanf_float+0x350>
 800ba82:	2945      	cmp	r1, #69	@ 0x45
 800ba84:	d00a      	beq.n	800ba9c <_scanf_float+0x350>
 800ba86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ba8a:	464a      	mov	r2, r9
 800ba8c:	4640      	mov	r0, r8
 800ba8e:	4798      	blx	r3
 800ba90:	6923      	ldr	r3, [r4, #16]
 800ba92:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ba96:	3b01      	subs	r3, #1
 800ba98:	1eb5      	subs	r5, r6, #2
 800ba9a:	6123      	str	r3, [r4, #16]
 800ba9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800baa0:	464a      	mov	r2, r9
 800baa2:	4640      	mov	r0, r8
 800baa4:	4798      	blx	r3
 800baa6:	462e      	mov	r6, r5
 800baa8:	6822      	ldr	r2, [r4, #0]
 800baaa:	f012 0210 	ands.w	r2, r2, #16
 800baae:	d001      	beq.n	800bab4 <_scanf_float+0x368>
 800bab0:	2000      	movs	r0, #0
 800bab2:	e68e      	b.n	800b7d2 <_scanf_float+0x86>
 800bab4:	7032      	strb	r2, [r6, #0]
 800bab6:	6823      	ldr	r3, [r4, #0]
 800bab8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800babc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bac0:	d125      	bne.n	800bb0e <_scanf_float+0x3c2>
 800bac2:	9b02      	ldr	r3, [sp, #8]
 800bac4:	429f      	cmp	r7, r3
 800bac6:	d00a      	beq.n	800bade <_scanf_float+0x392>
 800bac8:	1bda      	subs	r2, r3, r7
 800baca:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bace:	429e      	cmp	r6, r3
 800bad0:	bf28      	it	cs
 800bad2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bad6:	4922      	ldr	r1, [pc, #136]	@ (800bb60 <_scanf_float+0x414>)
 800bad8:	4630      	mov	r0, r6
 800bada:	f000 f93d 	bl	800bd58 <siprintf>
 800bade:	9901      	ldr	r1, [sp, #4]
 800bae0:	2200      	movs	r2, #0
 800bae2:	4640      	mov	r0, r8
 800bae4:	f002 fc74 	bl	800e3d0 <_strtod_r>
 800bae8:	9b03      	ldr	r3, [sp, #12]
 800baea:	6821      	ldr	r1, [r4, #0]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f011 0f02 	tst.w	r1, #2
 800baf2:	ec57 6b10 	vmov	r6, r7, d0
 800baf6:	f103 0204 	add.w	r2, r3, #4
 800bafa:	d015      	beq.n	800bb28 <_scanf_float+0x3dc>
 800bafc:	9903      	ldr	r1, [sp, #12]
 800bafe:	600a      	str	r2, [r1, #0]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	e9c3 6700 	strd	r6, r7, [r3]
 800bb06:	68e3      	ldr	r3, [r4, #12]
 800bb08:	3301      	adds	r3, #1
 800bb0a:	60e3      	str	r3, [r4, #12]
 800bb0c:	e7d0      	b.n	800bab0 <_scanf_float+0x364>
 800bb0e:	9b04      	ldr	r3, [sp, #16]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d0e4      	beq.n	800bade <_scanf_float+0x392>
 800bb14:	9905      	ldr	r1, [sp, #20]
 800bb16:	230a      	movs	r3, #10
 800bb18:	3101      	adds	r1, #1
 800bb1a:	4640      	mov	r0, r8
 800bb1c:	f002 fcd8 	bl	800e4d0 <_strtol_r>
 800bb20:	9b04      	ldr	r3, [sp, #16]
 800bb22:	9e05      	ldr	r6, [sp, #20]
 800bb24:	1ac2      	subs	r2, r0, r3
 800bb26:	e7d0      	b.n	800baca <_scanf_float+0x37e>
 800bb28:	f011 0f04 	tst.w	r1, #4
 800bb2c:	9903      	ldr	r1, [sp, #12]
 800bb2e:	600a      	str	r2, [r1, #0]
 800bb30:	d1e6      	bne.n	800bb00 <_scanf_float+0x3b4>
 800bb32:	681d      	ldr	r5, [r3, #0]
 800bb34:	4632      	mov	r2, r6
 800bb36:	463b      	mov	r3, r7
 800bb38:	4630      	mov	r0, r6
 800bb3a:	4639      	mov	r1, r7
 800bb3c:	f7f5 f816 	bl	8000b6c <__aeabi_dcmpun>
 800bb40:	b128      	cbz	r0, 800bb4e <_scanf_float+0x402>
 800bb42:	4808      	ldr	r0, [pc, #32]	@ (800bb64 <_scanf_float+0x418>)
 800bb44:	f000 fa38 	bl	800bfb8 <nanf>
 800bb48:	ed85 0a00 	vstr	s0, [r5]
 800bb4c:	e7db      	b.n	800bb06 <_scanf_float+0x3ba>
 800bb4e:	4630      	mov	r0, r6
 800bb50:	4639      	mov	r1, r7
 800bb52:	f7f5 f869 	bl	8000c28 <__aeabi_d2f>
 800bb56:	6028      	str	r0, [r5, #0]
 800bb58:	e7d5      	b.n	800bb06 <_scanf_float+0x3ba>
 800bb5a:	2700      	movs	r7, #0
 800bb5c:	e62e      	b.n	800b7bc <_scanf_float+0x70>
 800bb5e:	bf00      	nop
 800bb60:	08010f38 	.word	0x08010f38
 800bb64:	08011079 	.word	0x08011079

0800bb68 <std>:
 800bb68:	2300      	movs	r3, #0
 800bb6a:	b510      	push	{r4, lr}
 800bb6c:	4604      	mov	r4, r0
 800bb6e:	e9c0 3300 	strd	r3, r3, [r0]
 800bb72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bb76:	6083      	str	r3, [r0, #8]
 800bb78:	8181      	strh	r1, [r0, #12]
 800bb7a:	6643      	str	r3, [r0, #100]	@ 0x64
 800bb7c:	81c2      	strh	r2, [r0, #14]
 800bb7e:	6183      	str	r3, [r0, #24]
 800bb80:	4619      	mov	r1, r3
 800bb82:	2208      	movs	r2, #8
 800bb84:	305c      	adds	r0, #92	@ 0x5c
 800bb86:	f000 f989 	bl	800be9c <memset>
 800bb8a:	4b0d      	ldr	r3, [pc, #52]	@ (800bbc0 <std+0x58>)
 800bb8c:	6263      	str	r3, [r4, #36]	@ 0x24
 800bb8e:	4b0d      	ldr	r3, [pc, #52]	@ (800bbc4 <std+0x5c>)
 800bb90:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bb92:	4b0d      	ldr	r3, [pc, #52]	@ (800bbc8 <std+0x60>)
 800bb94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bb96:	4b0d      	ldr	r3, [pc, #52]	@ (800bbcc <std+0x64>)
 800bb98:	6323      	str	r3, [r4, #48]	@ 0x30
 800bb9a:	4b0d      	ldr	r3, [pc, #52]	@ (800bbd0 <std+0x68>)
 800bb9c:	6224      	str	r4, [r4, #32]
 800bb9e:	429c      	cmp	r4, r3
 800bba0:	d006      	beq.n	800bbb0 <std+0x48>
 800bba2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bba6:	4294      	cmp	r4, r2
 800bba8:	d002      	beq.n	800bbb0 <std+0x48>
 800bbaa:	33d0      	adds	r3, #208	@ 0xd0
 800bbac:	429c      	cmp	r4, r3
 800bbae:	d105      	bne.n	800bbbc <std+0x54>
 800bbb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bbb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbb8:	f000 b9ec 	b.w	800bf94 <__retarget_lock_init_recursive>
 800bbbc:	bd10      	pop	{r4, pc}
 800bbbe:	bf00      	nop
 800bbc0:	0800bd9d 	.word	0x0800bd9d
 800bbc4:	0800bdbf 	.word	0x0800bdbf
 800bbc8:	0800bdf7 	.word	0x0800bdf7
 800bbcc:	0800be1b 	.word	0x0800be1b
 800bbd0:	20000df0 	.word	0x20000df0

0800bbd4 <stdio_exit_handler>:
 800bbd4:	4a02      	ldr	r2, [pc, #8]	@ (800bbe0 <stdio_exit_handler+0xc>)
 800bbd6:	4903      	ldr	r1, [pc, #12]	@ (800bbe4 <stdio_exit_handler+0x10>)
 800bbd8:	4803      	ldr	r0, [pc, #12]	@ (800bbe8 <stdio_exit_handler+0x14>)
 800bbda:	f000 b869 	b.w	800bcb0 <_fwalk_sglue>
 800bbde:	bf00      	nop
 800bbe0:	20000018 	.word	0x20000018
 800bbe4:	0800e88d 	.word	0x0800e88d
 800bbe8:	20000028 	.word	0x20000028

0800bbec <cleanup_stdio>:
 800bbec:	6841      	ldr	r1, [r0, #4]
 800bbee:	4b0c      	ldr	r3, [pc, #48]	@ (800bc20 <cleanup_stdio+0x34>)
 800bbf0:	4299      	cmp	r1, r3
 800bbf2:	b510      	push	{r4, lr}
 800bbf4:	4604      	mov	r4, r0
 800bbf6:	d001      	beq.n	800bbfc <cleanup_stdio+0x10>
 800bbf8:	f002 fe48 	bl	800e88c <_fflush_r>
 800bbfc:	68a1      	ldr	r1, [r4, #8]
 800bbfe:	4b09      	ldr	r3, [pc, #36]	@ (800bc24 <cleanup_stdio+0x38>)
 800bc00:	4299      	cmp	r1, r3
 800bc02:	d002      	beq.n	800bc0a <cleanup_stdio+0x1e>
 800bc04:	4620      	mov	r0, r4
 800bc06:	f002 fe41 	bl	800e88c <_fflush_r>
 800bc0a:	68e1      	ldr	r1, [r4, #12]
 800bc0c:	4b06      	ldr	r3, [pc, #24]	@ (800bc28 <cleanup_stdio+0x3c>)
 800bc0e:	4299      	cmp	r1, r3
 800bc10:	d004      	beq.n	800bc1c <cleanup_stdio+0x30>
 800bc12:	4620      	mov	r0, r4
 800bc14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc18:	f002 be38 	b.w	800e88c <_fflush_r>
 800bc1c:	bd10      	pop	{r4, pc}
 800bc1e:	bf00      	nop
 800bc20:	20000df0 	.word	0x20000df0
 800bc24:	20000e58 	.word	0x20000e58
 800bc28:	20000ec0 	.word	0x20000ec0

0800bc2c <global_stdio_init.part.0>:
 800bc2c:	b510      	push	{r4, lr}
 800bc2e:	4b0b      	ldr	r3, [pc, #44]	@ (800bc5c <global_stdio_init.part.0+0x30>)
 800bc30:	4c0b      	ldr	r4, [pc, #44]	@ (800bc60 <global_stdio_init.part.0+0x34>)
 800bc32:	4a0c      	ldr	r2, [pc, #48]	@ (800bc64 <global_stdio_init.part.0+0x38>)
 800bc34:	601a      	str	r2, [r3, #0]
 800bc36:	4620      	mov	r0, r4
 800bc38:	2200      	movs	r2, #0
 800bc3a:	2104      	movs	r1, #4
 800bc3c:	f7ff ff94 	bl	800bb68 <std>
 800bc40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bc44:	2201      	movs	r2, #1
 800bc46:	2109      	movs	r1, #9
 800bc48:	f7ff ff8e 	bl	800bb68 <std>
 800bc4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bc50:	2202      	movs	r2, #2
 800bc52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc56:	2112      	movs	r1, #18
 800bc58:	f7ff bf86 	b.w	800bb68 <std>
 800bc5c:	20000f28 	.word	0x20000f28
 800bc60:	20000df0 	.word	0x20000df0
 800bc64:	0800bbd5 	.word	0x0800bbd5

0800bc68 <__sfp_lock_acquire>:
 800bc68:	4801      	ldr	r0, [pc, #4]	@ (800bc70 <__sfp_lock_acquire+0x8>)
 800bc6a:	f000 b994 	b.w	800bf96 <__retarget_lock_acquire_recursive>
 800bc6e:	bf00      	nop
 800bc70:	20000f31 	.word	0x20000f31

0800bc74 <__sfp_lock_release>:
 800bc74:	4801      	ldr	r0, [pc, #4]	@ (800bc7c <__sfp_lock_release+0x8>)
 800bc76:	f000 b98f 	b.w	800bf98 <__retarget_lock_release_recursive>
 800bc7a:	bf00      	nop
 800bc7c:	20000f31 	.word	0x20000f31

0800bc80 <__sinit>:
 800bc80:	b510      	push	{r4, lr}
 800bc82:	4604      	mov	r4, r0
 800bc84:	f7ff fff0 	bl	800bc68 <__sfp_lock_acquire>
 800bc88:	6a23      	ldr	r3, [r4, #32]
 800bc8a:	b11b      	cbz	r3, 800bc94 <__sinit+0x14>
 800bc8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc90:	f7ff bff0 	b.w	800bc74 <__sfp_lock_release>
 800bc94:	4b04      	ldr	r3, [pc, #16]	@ (800bca8 <__sinit+0x28>)
 800bc96:	6223      	str	r3, [r4, #32]
 800bc98:	4b04      	ldr	r3, [pc, #16]	@ (800bcac <__sinit+0x2c>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d1f5      	bne.n	800bc8c <__sinit+0xc>
 800bca0:	f7ff ffc4 	bl	800bc2c <global_stdio_init.part.0>
 800bca4:	e7f2      	b.n	800bc8c <__sinit+0xc>
 800bca6:	bf00      	nop
 800bca8:	0800bbed 	.word	0x0800bbed
 800bcac:	20000f28 	.word	0x20000f28

0800bcb0 <_fwalk_sglue>:
 800bcb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcb4:	4607      	mov	r7, r0
 800bcb6:	4688      	mov	r8, r1
 800bcb8:	4614      	mov	r4, r2
 800bcba:	2600      	movs	r6, #0
 800bcbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bcc0:	f1b9 0901 	subs.w	r9, r9, #1
 800bcc4:	d505      	bpl.n	800bcd2 <_fwalk_sglue+0x22>
 800bcc6:	6824      	ldr	r4, [r4, #0]
 800bcc8:	2c00      	cmp	r4, #0
 800bcca:	d1f7      	bne.n	800bcbc <_fwalk_sglue+0xc>
 800bccc:	4630      	mov	r0, r6
 800bcce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcd2:	89ab      	ldrh	r3, [r5, #12]
 800bcd4:	2b01      	cmp	r3, #1
 800bcd6:	d907      	bls.n	800bce8 <_fwalk_sglue+0x38>
 800bcd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bcdc:	3301      	adds	r3, #1
 800bcde:	d003      	beq.n	800bce8 <_fwalk_sglue+0x38>
 800bce0:	4629      	mov	r1, r5
 800bce2:	4638      	mov	r0, r7
 800bce4:	47c0      	blx	r8
 800bce6:	4306      	orrs	r6, r0
 800bce8:	3568      	adds	r5, #104	@ 0x68
 800bcea:	e7e9      	b.n	800bcc0 <_fwalk_sglue+0x10>

0800bcec <sniprintf>:
 800bcec:	b40c      	push	{r2, r3}
 800bcee:	b530      	push	{r4, r5, lr}
 800bcf0:	4b18      	ldr	r3, [pc, #96]	@ (800bd54 <sniprintf+0x68>)
 800bcf2:	1e0c      	subs	r4, r1, #0
 800bcf4:	681d      	ldr	r5, [r3, #0]
 800bcf6:	b09d      	sub	sp, #116	@ 0x74
 800bcf8:	da08      	bge.n	800bd0c <sniprintf+0x20>
 800bcfa:	238b      	movs	r3, #139	@ 0x8b
 800bcfc:	602b      	str	r3, [r5, #0]
 800bcfe:	f04f 30ff 	mov.w	r0, #4294967295
 800bd02:	b01d      	add	sp, #116	@ 0x74
 800bd04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bd08:	b002      	add	sp, #8
 800bd0a:	4770      	bx	lr
 800bd0c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bd10:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bd14:	f04f 0300 	mov.w	r3, #0
 800bd18:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bd1a:	bf14      	ite	ne
 800bd1c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bd20:	4623      	moveq	r3, r4
 800bd22:	9304      	str	r3, [sp, #16]
 800bd24:	9307      	str	r3, [sp, #28]
 800bd26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bd2a:	9002      	str	r0, [sp, #8]
 800bd2c:	9006      	str	r0, [sp, #24]
 800bd2e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bd32:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bd34:	ab21      	add	r3, sp, #132	@ 0x84
 800bd36:	a902      	add	r1, sp, #8
 800bd38:	4628      	mov	r0, r5
 800bd3a:	9301      	str	r3, [sp, #4]
 800bd3c:	f002 fc26 	bl	800e58c <_svfiprintf_r>
 800bd40:	1c43      	adds	r3, r0, #1
 800bd42:	bfbc      	itt	lt
 800bd44:	238b      	movlt	r3, #139	@ 0x8b
 800bd46:	602b      	strlt	r3, [r5, #0]
 800bd48:	2c00      	cmp	r4, #0
 800bd4a:	d0da      	beq.n	800bd02 <sniprintf+0x16>
 800bd4c:	9b02      	ldr	r3, [sp, #8]
 800bd4e:	2200      	movs	r2, #0
 800bd50:	701a      	strb	r2, [r3, #0]
 800bd52:	e7d6      	b.n	800bd02 <sniprintf+0x16>
 800bd54:	20000024 	.word	0x20000024

0800bd58 <siprintf>:
 800bd58:	b40e      	push	{r1, r2, r3}
 800bd5a:	b510      	push	{r4, lr}
 800bd5c:	b09d      	sub	sp, #116	@ 0x74
 800bd5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bd60:	9002      	str	r0, [sp, #8]
 800bd62:	9006      	str	r0, [sp, #24]
 800bd64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bd68:	480a      	ldr	r0, [pc, #40]	@ (800bd94 <siprintf+0x3c>)
 800bd6a:	9107      	str	r1, [sp, #28]
 800bd6c:	9104      	str	r1, [sp, #16]
 800bd6e:	490a      	ldr	r1, [pc, #40]	@ (800bd98 <siprintf+0x40>)
 800bd70:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd74:	9105      	str	r1, [sp, #20]
 800bd76:	2400      	movs	r4, #0
 800bd78:	a902      	add	r1, sp, #8
 800bd7a:	6800      	ldr	r0, [r0, #0]
 800bd7c:	9301      	str	r3, [sp, #4]
 800bd7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bd80:	f002 fc04 	bl	800e58c <_svfiprintf_r>
 800bd84:	9b02      	ldr	r3, [sp, #8]
 800bd86:	701c      	strb	r4, [r3, #0]
 800bd88:	b01d      	add	sp, #116	@ 0x74
 800bd8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd8e:	b003      	add	sp, #12
 800bd90:	4770      	bx	lr
 800bd92:	bf00      	nop
 800bd94:	20000024 	.word	0x20000024
 800bd98:	ffff0208 	.word	0xffff0208

0800bd9c <__sread>:
 800bd9c:	b510      	push	{r4, lr}
 800bd9e:	460c      	mov	r4, r1
 800bda0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bda4:	f000 f8a8 	bl	800bef8 <_read_r>
 800bda8:	2800      	cmp	r0, #0
 800bdaa:	bfab      	itete	ge
 800bdac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bdae:	89a3      	ldrhlt	r3, [r4, #12]
 800bdb0:	181b      	addge	r3, r3, r0
 800bdb2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bdb6:	bfac      	ite	ge
 800bdb8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bdba:	81a3      	strhlt	r3, [r4, #12]
 800bdbc:	bd10      	pop	{r4, pc}

0800bdbe <__swrite>:
 800bdbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdc2:	461f      	mov	r7, r3
 800bdc4:	898b      	ldrh	r3, [r1, #12]
 800bdc6:	05db      	lsls	r3, r3, #23
 800bdc8:	4605      	mov	r5, r0
 800bdca:	460c      	mov	r4, r1
 800bdcc:	4616      	mov	r6, r2
 800bdce:	d505      	bpl.n	800bddc <__swrite+0x1e>
 800bdd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdd4:	2302      	movs	r3, #2
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	f000 f87c 	bl	800bed4 <_lseek_r>
 800bddc:	89a3      	ldrh	r3, [r4, #12]
 800bdde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bde2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bde6:	81a3      	strh	r3, [r4, #12]
 800bde8:	4632      	mov	r2, r6
 800bdea:	463b      	mov	r3, r7
 800bdec:	4628      	mov	r0, r5
 800bdee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bdf2:	f000 b893 	b.w	800bf1c <_write_r>

0800bdf6 <__sseek>:
 800bdf6:	b510      	push	{r4, lr}
 800bdf8:	460c      	mov	r4, r1
 800bdfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdfe:	f000 f869 	bl	800bed4 <_lseek_r>
 800be02:	1c43      	adds	r3, r0, #1
 800be04:	89a3      	ldrh	r3, [r4, #12]
 800be06:	bf15      	itete	ne
 800be08:	6560      	strne	r0, [r4, #84]	@ 0x54
 800be0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800be0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800be12:	81a3      	strheq	r3, [r4, #12]
 800be14:	bf18      	it	ne
 800be16:	81a3      	strhne	r3, [r4, #12]
 800be18:	bd10      	pop	{r4, pc}

0800be1a <__sclose>:
 800be1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be1e:	f000 b849 	b.w	800beb4 <_close_r>

0800be22 <_vsniprintf_r>:
 800be22:	b530      	push	{r4, r5, lr}
 800be24:	4614      	mov	r4, r2
 800be26:	2c00      	cmp	r4, #0
 800be28:	b09b      	sub	sp, #108	@ 0x6c
 800be2a:	4605      	mov	r5, r0
 800be2c:	461a      	mov	r2, r3
 800be2e:	da05      	bge.n	800be3c <_vsniprintf_r+0x1a>
 800be30:	238b      	movs	r3, #139	@ 0x8b
 800be32:	6003      	str	r3, [r0, #0]
 800be34:	f04f 30ff 	mov.w	r0, #4294967295
 800be38:	b01b      	add	sp, #108	@ 0x6c
 800be3a:	bd30      	pop	{r4, r5, pc}
 800be3c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800be40:	f8ad 300c 	strh.w	r3, [sp, #12]
 800be44:	f04f 0300 	mov.w	r3, #0
 800be48:	9319      	str	r3, [sp, #100]	@ 0x64
 800be4a:	bf14      	ite	ne
 800be4c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800be50:	4623      	moveq	r3, r4
 800be52:	9302      	str	r3, [sp, #8]
 800be54:	9305      	str	r3, [sp, #20]
 800be56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800be5a:	9100      	str	r1, [sp, #0]
 800be5c:	9104      	str	r1, [sp, #16]
 800be5e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800be62:	4669      	mov	r1, sp
 800be64:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800be66:	f002 fb91 	bl	800e58c <_svfiprintf_r>
 800be6a:	1c43      	adds	r3, r0, #1
 800be6c:	bfbc      	itt	lt
 800be6e:	238b      	movlt	r3, #139	@ 0x8b
 800be70:	602b      	strlt	r3, [r5, #0]
 800be72:	2c00      	cmp	r4, #0
 800be74:	d0e0      	beq.n	800be38 <_vsniprintf_r+0x16>
 800be76:	9b00      	ldr	r3, [sp, #0]
 800be78:	2200      	movs	r2, #0
 800be7a:	701a      	strb	r2, [r3, #0]
 800be7c:	e7dc      	b.n	800be38 <_vsniprintf_r+0x16>
	...

0800be80 <vsniprintf>:
 800be80:	b507      	push	{r0, r1, r2, lr}
 800be82:	9300      	str	r3, [sp, #0]
 800be84:	4613      	mov	r3, r2
 800be86:	460a      	mov	r2, r1
 800be88:	4601      	mov	r1, r0
 800be8a:	4803      	ldr	r0, [pc, #12]	@ (800be98 <vsniprintf+0x18>)
 800be8c:	6800      	ldr	r0, [r0, #0]
 800be8e:	f7ff ffc8 	bl	800be22 <_vsniprintf_r>
 800be92:	b003      	add	sp, #12
 800be94:	f85d fb04 	ldr.w	pc, [sp], #4
 800be98:	20000024 	.word	0x20000024

0800be9c <memset>:
 800be9c:	4402      	add	r2, r0
 800be9e:	4603      	mov	r3, r0
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d100      	bne.n	800bea6 <memset+0xa>
 800bea4:	4770      	bx	lr
 800bea6:	f803 1b01 	strb.w	r1, [r3], #1
 800beaa:	e7f9      	b.n	800bea0 <memset+0x4>

0800beac <_localeconv_r>:
 800beac:	4800      	ldr	r0, [pc, #0]	@ (800beb0 <_localeconv_r+0x4>)
 800beae:	4770      	bx	lr
 800beb0:	20000164 	.word	0x20000164

0800beb4 <_close_r>:
 800beb4:	b538      	push	{r3, r4, r5, lr}
 800beb6:	4d06      	ldr	r5, [pc, #24]	@ (800bed0 <_close_r+0x1c>)
 800beb8:	2300      	movs	r3, #0
 800beba:	4604      	mov	r4, r0
 800bebc:	4608      	mov	r0, r1
 800bebe:	602b      	str	r3, [r5, #0]
 800bec0:	f7fa fe59 	bl	8006b76 <_close>
 800bec4:	1c43      	adds	r3, r0, #1
 800bec6:	d102      	bne.n	800bece <_close_r+0x1a>
 800bec8:	682b      	ldr	r3, [r5, #0]
 800beca:	b103      	cbz	r3, 800bece <_close_r+0x1a>
 800becc:	6023      	str	r3, [r4, #0]
 800bece:	bd38      	pop	{r3, r4, r5, pc}
 800bed0:	20000f2c 	.word	0x20000f2c

0800bed4 <_lseek_r>:
 800bed4:	b538      	push	{r3, r4, r5, lr}
 800bed6:	4d07      	ldr	r5, [pc, #28]	@ (800bef4 <_lseek_r+0x20>)
 800bed8:	4604      	mov	r4, r0
 800beda:	4608      	mov	r0, r1
 800bedc:	4611      	mov	r1, r2
 800bede:	2200      	movs	r2, #0
 800bee0:	602a      	str	r2, [r5, #0]
 800bee2:	461a      	mov	r2, r3
 800bee4:	f7fa fe6e 	bl	8006bc4 <_lseek>
 800bee8:	1c43      	adds	r3, r0, #1
 800beea:	d102      	bne.n	800bef2 <_lseek_r+0x1e>
 800beec:	682b      	ldr	r3, [r5, #0]
 800beee:	b103      	cbz	r3, 800bef2 <_lseek_r+0x1e>
 800bef0:	6023      	str	r3, [r4, #0]
 800bef2:	bd38      	pop	{r3, r4, r5, pc}
 800bef4:	20000f2c 	.word	0x20000f2c

0800bef8 <_read_r>:
 800bef8:	b538      	push	{r3, r4, r5, lr}
 800befa:	4d07      	ldr	r5, [pc, #28]	@ (800bf18 <_read_r+0x20>)
 800befc:	4604      	mov	r4, r0
 800befe:	4608      	mov	r0, r1
 800bf00:	4611      	mov	r1, r2
 800bf02:	2200      	movs	r2, #0
 800bf04:	602a      	str	r2, [r5, #0]
 800bf06:	461a      	mov	r2, r3
 800bf08:	f7fa fdfc 	bl	8006b04 <_read>
 800bf0c:	1c43      	adds	r3, r0, #1
 800bf0e:	d102      	bne.n	800bf16 <_read_r+0x1e>
 800bf10:	682b      	ldr	r3, [r5, #0]
 800bf12:	b103      	cbz	r3, 800bf16 <_read_r+0x1e>
 800bf14:	6023      	str	r3, [r4, #0]
 800bf16:	bd38      	pop	{r3, r4, r5, pc}
 800bf18:	20000f2c 	.word	0x20000f2c

0800bf1c <_write_r>:
 800bf1c:	b538      	push	{r3, r4, r5, lr}
 800bf1e:	4d07      	ldr	r5, [pc, #28]	@ (800bf3c <_write_r+0x20>)
 800bf20:	4604      	mov	r4, r0
 800bf22:	4608      	mov	r0, r1
 800bf24:	4611      	mov	r1, r2
 800bf26:	2200      	movs	r2, #0
 800bf28:	602a      	str	r2, [r5, #0]
 800bf2a:	461a      	mov	r2, r3
 800bf2c:	f7fa fe07 	bl	8006b3e <_write>
 800bf30:	1c43      	adds	r3, r0, #1
 800bf32:	d102      	bne.n	800bf3a <_write_r+0x1e>
 800bf34:	682b      	ldr	r3, [r5, #0]
 800bf36:	b103      	cbz	r3, 800bf3a <_write_r+0x1e>
 800bf38:	6023      	str	r3, [r4, #0]
 800bf3a:	bd38      	pop	{r3, r4, r5, pc}
 800bf3c:	20000f2c 	.word	0x20000f2c

0800bf40 <__errno>:
 800bf40:	4b01      	ldr	r3, [pc, #4]	@ (800bf48 <__errno+0x8>)
 800bf42:	6818      	ldr	r0, [r3, #0]
 800bf44:	4770      	bx	lr
 800bf46:	bf00      	nop
 800bf48:	20000024 	.word	0x20000024

0800bf4c <__libc_init_array>:
 800bf4c:	b570      	push	{r4, r5, r6, lr}
 800bf4e:	4d0d      	ldr	r5, [pc, #52]	@ (800bf84 <__libc_init_array+0x38>)
 800bf50:	4c0d      	ldr	r4, [pc, #52]	@ (800bf88 <__libc_init_array+0x3c>)
 800bf52:	1b64      	subs	r4, r4, r5
 800bf54:	10a4      	asrs	r4, r4, #2
 800bf56:	2600      	movs	r6, #0
 800bf58:	42a6      	cmp	r6, r4
 800bf5a:	d109      	bne.n	800bf70 <__libc_init_array+0x24>
 800bf5c:	4d0b      	ldr	r5, [pc, #44]	@ (800bf8c <__libc_init_array+0x40>)
 800bf5e:	4c0c      	ldr	r4, [pc, #48]	@ (800bf90 <__libc_init_array+0x44>)
 800bf60:	f003 ff5c 	bl	800fe1c <_init>
 800bf64:	1b64      	subs	r4, r4, r5
 800bf66:	10a4      	asrs	r4, r4, #2
 800bf68:	2600      	movs	r6, #0
 800bf6a:	42a6      	cmp	r6, r4
 800bf6c:	d105      	bne.n	800bf7a <__libc_init_array+0x2e>
 800bf6e:	bd70      	pop	{r4, r5, r6, pc}
 800bf70:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf74:	4798      	blx	r3
 800bf76:	3601      	adds	r6, #1
 800bf78:	e7ee      	b.n	800bf58 <__libc_init_array+0xc>
 800bf7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf7e:	4798      	blx	r3
 800bf80:	3601      	adds	r6, #1
 800bf82:	e7f2      	b.n	800bf6a <__libc_init_array+0x1e>
 800bf84:	0801134c 	.word	0x0801134c
 800bf88:	0801134c 	.word	0x0801134c
 800bf8c:	0801134c 	.word	0x0801134c
 800bf90:	08011350 	.word	0x08011350

0800bf94 <__retarget_lock_init_recursive>:
 800bf94:	4770      	bx	lr

0800bf96 <__retarget_lock_acquire_recursive>:
 800bf96:	4770      	bx	lr

0800bf98 <__retarget_lock_release_recursive>:
 800bf98:	4770      	bx	lr

0800bf9a <memcpy>:
 800bf9a:	440a      	add	r2, r1
 800bf9c:	4291      	cmp	r1, r2
 800bf9e:	f100 33ff 	add.w	r3, r0, #4294967295
 800bfa2:	d100      	bne.n	800bfa6 <memcpy+0xc>
 800bfa4:	4770      	bx	lr
 800bfa6:	b510      	push	{r4, lr}
 800bfa8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bfb0:	4291      	cmp	r1, r2
 800bfb2:	d1f9      	bne.n	800bfa8 <memcpy+0xe>
 800bfb4:	bd10      	pop	{r4, pc}
	...

0800bfb8 <nanf>:
 800bfb8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bfc0 <nanf+0x8>
 800bfbc:	4770      	bx	lr
 800bfbe:	bf00      	nop
 800bfc0:	7fc00000 	.word	0x7fc00000

0800bfc4 <quorem>:
 800bfc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc8:	6903      	ldr	r3, [r0, #16]
 800bfca:	690c      	ldr	r4, [r1, #16]
 800bfcc:	42a3      	cmp	r3, r4
 800bfce:	4607      	mov	r7, r0
 800bfd0:	db7e      	blt.n	800c0d0 <quorem+0x10c>
 800bfd2:	3c01      	subs	r4, #1
 800bfd4:	f101 0814 	add.w	r8, r1, #20
 800bfd8:	00a3      	lsls	r3, r4, #2
 800bfda:	f100 0514 	add.w	r5, r0, #20
 800bfde:	9300      	str	r3, [sp, #0]
 800bfe0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bfe4:	9301      	str	r3, [sp, #4]
 800bfe6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bfea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bfee:	3301      	adds	r3, #1
 800bff0:	429a      	cmp	r2, r3
 800bff2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bff6:	fbb2 f6f3 	udiv	r6, r2, r3
 800bffa:	d32e      	bcc.n	800c05a <quorem+0x96>
 800bffc:	f04f 0a00 	mov.w	sl, #0
 800c000:	46c4      	mov	ip, r8
 800c002:	46ae      	mov	lr, r5
 800c004:	46d3      	mov	fp, sl
 800c006:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c00a:	b298      	uxth	r0, r3
 800c00c:	fb06 a000 	mla	r0, r6, r0, sl
 800c010:	0c02      	lsrs	r2, r0, #16
 800c012:	0c1b      	lsrs	r3, r3, #16
 800c014:	fb06 2303 	mla	r3, r6, r3, r2
 800c018:	f8de 2000 	ldr.w	r2, [lr]
 800c01c:	b280      	uxth	r0, r0
 800c01e:	b292      	uxth	r2, r2
 800c020:	1a12      	subs	r2, r2, r0
 800c022:	445a      	add	r2, fp
 800c024:	f8de 0000 	ldr.w	r0, [lr]
 800c028:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c032:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c036:	b292      	uxth	r2, r2
 800c038:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c03c:	45e1      	cmp	r9, ip
 800c03e:	f84e 2b04 	str.w	r2, [lr], #4
 800c042:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c046:	d2de      	bcs.n	800c006 <quorem+0x42>
 800c048:	9b00      	ldr	r3, [sp, #0]
 800c04a:	58eb      	ldr	r3, [r5, r3]
 800c04c:	b92b      	cbnz	r3, 800c05a <quorem+0x96>
 800c04e:	9b01      	ldr	r3, [sp, #4]
 800c050:	3b04      	subs	r3, #4
 800c052:	429d      	cmp	r5, r3
 800c054:	461a      	mov	r2, r3
 800c056:	d32f      	bcc.n	800c0b8 <quorem+0xf4>
 800c058:	613c      	str	r4, [r7, #16]
 800c05a:	4638      	mov	r0, r7
 800c05c:	f001 f9c8 	bl	800d3f0 <__mcmp>
 800c060:	2800      	cmp	r0, #0
 800c062:	db25      	blt.n	800c0b0 <quorem+0xec>
 800c064:	4629      	mov	r1, r5
 800c066:	2000      	movs	r0, #0
 800c068:	f858 2b04 	ldr.w	r2, [r8], #4
 800c06c:	f8d1 c000 	ldr.w	ip, [r1]
 800c070:	fa1f fe82 	uxth.w	lr, r2
 800c074:	fa1f f38c 	uxth.w	r3, ip
 800c078:	eba3 030e 	sub.w	r3, r3, lr
 800c07c:	4403      	add	r3, r0
 800c07e:	0c12      	lsrs	r2, r2, #16
 800c080:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c084:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c088:	b29b      	uxth	r3, r3
 800c08a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c08e:	45c1      	cmp	r9, r8
 800c090:	f841 3b04 	str.w	r3, [r1], #4
 800c094:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c098:	d2e6      	bcs.n	800c068 <quorem+0xa4>
 800c09a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c09e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c0a2:	b922      	cbnz	r2, 800c0ae <quorem+0xea>
 800c0a4:	3b04      	subs	r3, #4
 800c0a6:	429d      	cmp	r5, r3
 800c0a8:	461a      	mov	r2, r3
 800c0aa:	d30b      	bcc.n	800c0c4 <quorem+0x100>
 800c0ac:	613c      	str	r4, [r7, #16]
 800c0ae:	3601      	adds	r6, #1
 800c0b0:	4630      	mov	r0, r6
 800c0b2:	b003      	add	sp, #12
 800c0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0b8:	6812      	ldr	r2, [r2, #0]
 800c0ba:	3b04      	subs	r3, #4
 800c0bc:	2a00      	cmp	r2, #0
 800c0be:	d1cb      	bne.n	800c058 <quorem+0x94>
 800c0c0:	3c01      	subs	r4, #1
 800c0c2:	e7c6      	b.n	800c052 <quorem+0x8e>
 800c0c4:	6812      	ldr	r2, [r2, #0]
 800c0c6:	3b04      	subs	r3, #4
 800c0c8:	2a00      	cmp	r2, #0
 800c0ca:	d1ef      	bne.n	800c0ac <quorem+0xe8>
 800c0cc:	3c01      	subs	r4, #1
 800c0ce:	e7ea      	b.n	800c0a6 <quorem+0xe2>
 800c0d0:	2000      	movs	r0, #0
 800c0d2:	e7ee      	b.n	800c0b2 <quorem+0xee>
 800c0d4:	0000      	movs	r0, r0
	...

0800c0d8 <_dtoa_r>:
 800c0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0dc:	69c7      	ldr	r7, [r0, #28]
 800c0de:	b097      	sub	sp, #92	@ 0x5c
 800c0e0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c0e4:	ec55 4b10 	vmov	r4, r5, d0
 800c0e8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c0ea:	9107      	str	r1, [sp, #28]
 800c0ec:	4681      	mov	r9, r0
 800c0ee:	920c      	str	r2, [sp, #48]	@ 0x30
 800c0f0:	9311      	str	r3, [sp, #68]	@ 0x44
 800c0f2:	b97f      	cbnz	r7, 800c114 <_dtoa_r+0x3c>
 800c0f4:	2010      	movs	r0, #16
 800c0f6:	f000 fe09 	bl	800cd0c <malloc>
 800c0fa:	4602      	mov	r2, r0
 800c0fc:	f8c9 001c 	str.w	r0, [r9, #28]
 800c100:	b920      	cbnz	r0, 800c10c <_dtoa_r+0x34>
 800c102:	4ba9      	ldr	r3, [pc, #676]	@ (800c3a8 <_dtoa_r+0x2d0>)
 800c104:	21ef      	movs	r1, #239	@ 0xef
 800c106:	48a9      	ldr	r0, [pc, #676]	@ (800c3ac <_dtoa_r+0x2d4>)
 800c108:	f002 fc2e 	bl	800e968 <__assert_func>
 800c10c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c110:	6007      	str	r7, [r0, #0]
 800c112:	60c7      	str	r7, [r0, #12]
 800c114:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c118:	6819      	ldr	r1, [r3, #0]
 800c11a:	b159      	cbz	r1, 800c134 <_dtoa_r+0x5c>
 800c11c:	685a      	ldr	r2, [r3, #4]
 800c11e:	604a      	str	r2, [r1, #4]
 800c120:	2301      	movs	r3, #1
 800c122:	4093      	lsls	r3, r2
 800c124:	608b      	str	r3, [r1, #8]
 800c126:	4648      	mov	r0, r9
 800c128:	f000 fee6 	bl	800cef8 <_Bfree>
 800c12c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c130:	2200      	movs	r2, #0
 800c132:	601a      	str	r2, [r3, #0]
 800c134:	1e2b      	subs	r3, r5, #0
 800c136:	bfb9      	ittee	lt
 800c138:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c13c:	9305      	strlt	r3, [sp, #20]
 800c13e:	2300      	movge	r3, #0
 800c140:	6033      	strge	r3, [r6, #0]
 800c142:	9f05      	ldr	r7, [sp, #20]
 800c144:	4b9a      	ldr	r3, [pc, #616]	@ (800c3b0 <_dtoa_r+0x2d8>)
 800c146:	bfbc      	itt	lt
 800c148:	2201      	movlt	r2, #1
 800c14a:	6032      	strlt	r2, [r6, #0]
 800c14c:	43bb      	bics	r3, r7
 800c14e:	d112      	bne.n	800c176 <_dtoa_r+0x9e>
 800c150:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c152:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c156:	6013      	str	r3, [r2, #0]
 800c158:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c15c:	4323      	orrs	r3, r4
 800c15e:	f000 855a 	beq.w	800cc16 <_dtoa_r+0xb3e>
 800c162:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c164:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c3c4 <_dtoa_r+0x2ec>
 800c168:	2b00      	cmp	r3, #0
 800c16a:	f000 855c 	beq.w	800cc26 <_dtoa_r+0xb4e>
 800c16e:	f10a 0303 	add.w	r3, sl, #3
 800c172:	f000 bd56 	b.w	800cc22 <_dtoa_r+0xb4a>
 800c176:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c17a:	2200      	movs	r2, #0
 800c17c:	ec51 0b17 	vmov	r0, r1, d7
 800c180:	2300      	movs	r3, #0
 800c182:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c186:	f7f4 fcbf 	bl	8000b08 <__aeabi_dcmpeq>
 800c18a:	4680      	mov	r8, r0
 800c18c:	b158      	cbz	r0, 800c1a6 <_dtoa_r+0xce>
 800c18e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c190:	2301      	movs	r3, #1
 800c192:	6013      	str	r3, [r2, #0]
 800c194:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c196:	b113      	cbz	r3, 800c19e <_dtoa_r+0xc6>
 800c198:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c19a:	4b86      	ldr	r3, [pc, #536]	@ (800c3b4 <_dtoa_r+0x2dc>)
 800c19c:	6013      	str	r3, [r2, #0]
 800c19e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c3c8 <_dtoa_r+0x2f0>
 800c1a2:	f000 bd40 	b.w	800cc26 <_dtoa_r+0xb4e>
 800c1a6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c1aa:	aa14      	add	r2, sp, #80	@ 0x50
 800c1ac:	a915      	add	r1, sp, #84	@ 0x54
 800c1ae:	4648      	mov	r0, r9
 800c1b0:	f001 fa3e 	bl	800d630 <__d2b>
 800c1b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c1b8:	9002      	str	r0, [sp, #8]
 800c1ba:	2e00      	cmp	r6, #0
 800c1bc:	d078      	beq.n	800c2b0 <_dtoa_r+0x1d8>
 800c1be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c1c0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c1c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c1cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c1d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c1d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c1d8:	4619      	mov	r1, r3
 800c1da:	2200      	movs	r2, #0
 800c1dc:	4b76      	ldr	r3, [pc, #472]	@ (800c3b8 <_dtoa_r+0x2e0>)
 800c1de:	f7f4 f873 	bl	80002c8 <__aeabi_dsub>
 800c1e2:	a36b      	add	r3, pc, #428	@ (adr r3, 800c390 <_dtoa_r+0x2b8>)
 800c1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e8:	f7f4 fa26 	bl	8000638 <__aeabi_dmul>
 800c1ec:	a36a      	add	r3, pc, #424	@ (adr r3, 800c398 <_dtoa_r+0x2c0>)
 800c1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f2:	f7f4 f86b 	bl	80002cc <__adddf3>
 800c1f6:	4604      	mov	r4, r0
 800c1f8:	4630      	mov	r0, r6
 800c1fa:	460d      	mov	r5, r1
 800c1fc:	f7f4 f9b2 	bl	8000564 <__aeabi_i2d>
 800c200:	a367      	add	r3, pc, #412	@ (adr r3, 800c3a0 <_dtoa_r+0x2c8>)
 800c202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c206:	f7f4 fa17 	bl	8000638 <__aeabi_dmul>
 800c20a:	4602      	mov	r2, r0
 800c20c:	460b      	mov	r3, r1
 800c20e:	4620      	mov	r0, r4
 800c210:	4629      	mov	r1, r5
 800c212:	f7f4 f85b 	bl	80002cc <__adddf3>
 800c216:	4604      	mov	r4, r0
 800c218:	460d      	mov	r5, r1
 800c21a:	f7f4 fcbd 	bl	8000b98 <__aeabi_d2iz>
 800c21e:	2200      	movs	r2, #0
 800c220:	4607      	mov	r7, r0
 800c222:	2300      	movs	r3, #0
 800c224:	4620      	mov	r0, r4
 800c226:	4629      	mov	r1, r5
 800c228:	f7f4 fc78 	bl	8000b1c <__aeabi_dcmplt>
 800c22c:	b140      	cbz	r0, 800c240 <_dtoa_r+0x168>
 800c22e:	4638      	mov	r0, r7
 800c230:	f7f4 f998 	bl	8000564 <__aeabi_i2d>
 800c234:	4622      	mov	r2, r4
 800c236:	462b      	mov	r3, r5
 800c238:	f7f4 fc66 	bl	8000b08 <__aeabi_dcmpeq>
 800c23c:	b900      	cbnz	r0, 800c240 <_dtoa_r+0x168>
 800c23e:	3f01      	subs	r7, #1
 800c240:	2f16      	cmp	r7, #22
 800c242:	d852      	bhi.n	800c2ea <_dtoa_r+0x212>
 800c244:	4b5d      	ldr	r3, [pc, #372]	@ (800c3bc <_dtoa_r+0x2e4>)
 800c246:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c24e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c252:	f7f4 fc63 	bl	8000b1c <__aeabi_dcmplt>
 800c256:	2800      	cmp	r0, #0
 800c258:	d049      	beq.n	800c2ee <_dtoa_r+0x216>
 800c25a:	3f01      	subs	r7, #1
 800c25c:	2300      	movs	r3, #0
 800c25e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c260:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c262:	1b9b      	subs	r3, r3, r6
 800c264:	1e5a      	subs	r2, r3, #1
 800c266:	bf45      	ittet	mi
 800c268:	f1c3 0301 	rsbmi	r3, r3, #1
 800c26c:	9300      	strmi	r3, [sp, #0]
 800c26e:	2300      	movpl	r3, #0
 800c270:	2300      	movmi	r3, #0
 800c272:	9206      	str	r2, [sp, #24]
 800c274:	bf54      	ite	pl
 800c276:	9300      	strpl	r3, [sp, #0]
 800c278:	9306      	strmi	r3, [sp, #24]
 800c27a:	2f00      	cmp	r7, #0
 800c27c:	db39      	blt.n	800c2f2 <_dtoa_r+0x21a>
 800c27e:	9b06      	ldr	r3, [sp, #24]
 800c280:	970d      	str	r7, [sp, #52]	@ 0x34
 800c282:	443b      	add	r3, r7
 800c284:	9306      	str	r3, [sp, #24]
 800c286:	2300      	movs	r3, #0
 800c288:	9308      	str	r3, [sp, #32]
 800c28a:	9b07      	ldr	r3, [sp, #28]
 800c28c:	2b09      	cmp	r3, #9
 800c28e:	d863      	bhi.n	800c358 <_dtoa_r+0x280>
 800c290:	2b05      	cmp	r3, #5
 800c292:	bfc4      	itt	gt
 800c294:	3b04      	subgt	r3, #4
 800c296:	9307      	strgt	r3, [sp, #28]
 800c298:	9b07      	ldr	r3, [sp, #28]
 800c29a:	f1a3 0302 	sub.w	r3, r3, #2
 800c29e:	bfcc      	ite	gt
 800c2a0:	2400      	movgt	r4, #0
 800c2a2:	2401      	movle	r4, #1
 800c2a4:	2b03      	cmp	r3, #3
 800c2a6:	d863      	bhi.n	800c370 <_dtoa_r+0x298>
 800c2a8:	e8df f003 	tbb	[pc, r3]
 800c2ac:	2b375452 	.word	0x2b375452
 800c2b0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c2b4:	441e      	add	r6, r3
 800c2b6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c2ba:	2b20      	cmp	r3, #32
 800c2bc:	bfc1      	itttt	gt
 800c2be:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c2c2:	409f      	lslgt	r7, r3
 800c2c4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c2c8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c2cc:	bfd6      	itet	le
 800c2ce:	f1c3 0320 	rsble	r3, r3, #32
 800c2d2:	ea47 0003 	orrgt.w	r0, r7, r3
 800c2d6:	fa04 f003 	lslle.w	r0, r4, r3
 800c2da:	f7f4 f933 	bl	8000544 <__aeabi_ui2d>
 800c2de:	2201      	movs	r2, #1
 800c2e0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c2e4:	3e01      	subs	r6, #1
 800c2e6:	9212      	str	r2, [sp, #72]	@ 0x48
 800c2e8:	e776      	b.n	800c1d8 <_dtoa_r+0x100>
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	e7b7      	b.n	800c25e <_dtoa_r+0x186>
 800c2ee:	9010      	str	r0, [sp, #64]	@ 0x40
 800c2f0:	e7b6      	b.n	800c260 <_dtoa_r+0x188>
 800c2f2:	9b00      	ldr	r3, [sp, #0]
 800c2f4:	1bdb      	subs	r3, r3, r7
 800c2f6:	9300      	str	r3, [sp, #0]
 800c2f8:	427b      	negs	r3, r7
 800c2fa:	9308      	str	r3, [sp, #32]
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	930d      	str	r3, [sp, #52]	@ 0x34
 800c300:	e7c3      	b.n	800c28a <_dtoa_r+0x1b2>
 800c302:	2301      	movs	r3, #1
 800c304:	9309      	str	r3, [sp, #36]	@ 0x24
 800c306:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c308:	eb07 0b03 	add.w	fp, r7, r3
 800c30c:	f10b 0301 	add.w	r3, fp, #1
 800c310:	2b01      	cmp	r3, #1
 800c312:	9303      	str	r3, [sp, #12]
 800c314:	bfb8      	it	lt
 800c316:	2301      	movlt	r3, #1
 800c318:	e006      	b.n	800c328 <_dtoa_r+0x250>
 800c31a:	2301      	movs	r3, #1
 800c31c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c31e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c320:	2b00      	cmp	r3, #0
 800c322:	dd28      	ble.n	800c376 <_dtoa_r+0x29e>
 800c324:	469b      	mov	fp, r3
 800c326:	9303      	str	r3, [sp, #12]
 800c328:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c32c:	2100      	movs	r1, #0
 800c32e:	2204      	movs	r2, #4
 800c330:	f102 0514 	add.w	r5, r2, #20
 800c334:	429d      	cmp	r5, r3
 800c336:	d926      	bls.n	800c386 <_dtoa_r+0x2ae>
 800c338:	6041      	str	r1, [r0, #4]
 800c33a:	4648      	mov	r0, r9
 800c33c:	f000 fd9c 	bl	800ce78 <_Balloc>
 800c340:	4682      	mov	sl, r0
 800c342:	2800      	cmp	r0, #0
 800c344:	d142      	bne.n	800c3cc <_dtoa_r+0x2f4>
 800c346:	4b1e      	ldr	r3, [pc, #120]	@ (800c3c0 <_dtoa_r+0x2e8>)
 800c348:	4602      	mov	r2, r0
 800c34a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c34e:	e6da      	b.n	800c106 <_dtoa_r+0x2e>
 800c350:	2300      	movs	r3, #0
 800c352:	e7e3      	b.n	800c31c <_dtoa_r+0x244>
 800c354:	2300      	movs	r3, #0
 800c356:	e7d5      	b.n	800c304 <_dtoa_r+0x22c>
 800c358:	2401      	movs	r4, #1
 800c35a:	2300      	movs	r3, #0
 800c35c:	9307      	str	r3, [sp, #28]
 800c35e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c360:	f04f 3bff 	mov.w	fp, #4294967295
 800c364:	2200      	movs	r2, #0
 800c366:	f8cd b00c 	str.w	fp, [sp, #12]
 800c36a:	2312      	movs	r3, #18
 800c36c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c36e:	e7db      	b.n	800c328 <_dtoa_r+0x250>
 800c370:	2301      	movs	r3, #1
 800c372:	9309      	str	r3, [sp, #36]	@ 0x24
 800c374:	e7f4      	b.n	800c360 <_dtoa_r+0x288>
 800c376:	f04f 0b01 	mov.w	fp, #1
 800c37a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c37e:	465b      	mov	r3, fp
 800c380:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c384:	e7d0      	b.n	800c328 <_dtoa_r+0x250>
 800c386:	3101      	adds	r1, #1
 800c388:	0052      	lsls	r2, r2, #1
 800c38a:	e7d1      	b.n	800c330 <_dtoa_r+0x258>
 800c38c:	f3af 8000 	nop.w
 800c390:	636f4361 	.word	0x636f4361
 800c394:	3fd287a7 	.word	0x3fd287a7
 800c398:	8b60c8b3 	.word	0x8b60c8b3
 800c39c:	3fc68a28 	.word	0x3fc68a28
 800c3a0:	509f79fb 	.word	0x509f79fb
 800c3a4:	3fd34413 	.word	0x3fd34413
 800c3a8:	08010f4a 	.word	0x08010f4a
 800c3ac:	08010f61 	.word	0x08010f61
 800c3b0:	7ff00000 	.word	0x7ff00000
 800c3b4:	08010f15 	.word	0x08010f15
 800c3b8:	3ff80000 	.word	0x3ff80000
 800c3bc:	08011110 	.word	0x08011110
 800c3c0:	08010fb9 	.word	0x08010fb9
 800c3c4:	08010f46 	.word	0x08010f46
 800c3c8:	08010f14 	.word	0x08010f14
 800c3cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c3d0:	6018      	str	r0, [r3, #0]
 800c3d2:	9b03      	ldr	r3, [sp, #12]
 800c3d4:	2b0e      	cmp	r3, #14
 800c3d6:	f200 80a1 	bhi.w	800c51c <_dtoa_r+0x444>
 800c3da:	2c00      	cmp	r4, #0
 800c3dc:	f000 809e 	beq.w	800c51c <_dtoa_r+0x444>
 800c3e0:	2f00      	cmp	r7, #0
 800c3e2:	dd33      	ble.n	800c44c <_dtoa_r+0x374>
 800c3e4:	4b9c      	ldr	r3, [pc, #624]	@ (800c658 <_dtoa_r+0x580>)
 800c3e6:	f007 020f 	and.w	r2, r7, #15
 800c3ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3ee:	ed93 7b00 	vldr	d7, [r3]
 800c3f2:	05f8      	lsls	r0, r7, #23
 800c3f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c3f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c3fc:	d516      	bpl.n	800c42c <_dtoa_r+0x354>
 800c3fe:	4b97      	ldr	r3, [pc, #604]	@ (800c65c <_dtoa_r+0x584>)
 800c400:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c404:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c408:	f7f4 fa40 	bl	800088c <__aeabi_ddiv>
 800c40c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c410:	f004 040f 	and.w	r4, r4, #15
 800c414:	2603      	movs	r6, #3
 800c416:	4d91      	ldr	r5, [pc, #580]	@ (800c65c <_dtoa_r+0x584>)
 800c418:	b954      	cbnz	r4, 800c430 <_dtoa_r+0x358>
 800c41a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c41e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c422:	f7f4 fa33 	bl	800088c <__aeabi_ddiv>
 800c426:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c42a:	e028      	b.n	800c47e <_dtoa_r+0x3a6>
 800c42c:	2602      	movs	r6, #2
 800c42e:	e7f2      	b.n	800c416 <_dtoa_r+0x33e>
 800c430:	07e1      	lsls	r1, r4, #31
 800c432:	d508      	bpl.n	800c446 <_dtoa_r+0x36e>
 800c434:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c438:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c43c:	f7f4 f8fc 	bl	8000638 <__aeabi_dmul>
 800c440:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c444:	3601      	adds	r6, #1
 800c446:	1064      	asrs	r4, r4, #1
 800c448:	3508      	adds	r5, #8
 800c44a:	e7e5      	b.n	800c418 <_dtoa_r+0x340>
 800c44c:	f000 80af 	beq.w	800c5ae <_dtoa_r+0x4d6>
 800c450:	427c      	negs	r4, r7
 800c452:	4b81      	ldr	r3, [pc, #516]	@ (800c658 <_dtoa_r+0x580>)
 800c454:	4d81      	ldr	r5, [pc, #516]	@ (800c65c <_dtoa_r+0x584>)
 800c456:	f004 020f 	and.w	r2, r4, #15
 800c45a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c462:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c466:	f7f4 f8e7 	bl	8000638 <__aeabi_dmul>
 800c46a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c46e:	1124      	asrs	r4, r4, #4
 800c470:	2300      	movs	r3, #0
 800c472:	2602      	movs	r6, #2
 800c474:	2c00      	cmp	r4, #0
 800c476:	f040 808f 	bne.w	800c598 <_dtoa_r+0x4c0>
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d1d3      	bne.n	800c426 <_dtoa_r+0x34e>
 800c47e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c480:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c484:	2b00      	cmp	r3, #0
 800c486:	f000 8094 	beq.w	800c5b2 <_dtoa_r+0x4da>
 800c48a:	4b75      	ldr	r3, [pc, #468]	@ (800c660 <_dtoa_r+0x588>)
 800c48c:	2200      	movs	r2, #0
 800c48e:	4620      	mov	r0, r4
 800c490:	4629      	mov	r1, r5
 800c492:	f7f4 fb43 	bl	8000b1c <__aeabi_dcmplt>
 800c496:	2800      	cmp	r0, #0
 800c498:	f000 808b 	beq.w	800c5b2 <_dtoa_r+0x4da>
 800c49c:	9b03      	ldr	r3, [sp, #12]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	f000 8087 	beq.w	800c5b2 <_dtoa_r+0x4da>
 800c4a4:	f1bb 0f00 	cmp.w	fp, #0
 800c4a8:	dd34      	ble.n	800c514 <_dtoa_r+0x43c>
 800c4aa:	4620      	mov	r0, r4
 800c4ac:	4b6d      	ldr	r3, [pc, #436]	@ (800c664 <_dtoa_r+0x58c>)
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	4629      	mov	r1, r5
 800c4b2:	f7f4 f8c1 	bl	8000638 <__aeabi_dmul>
 800c4b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4ba:	f107 38ff 	add.w	r8, r7, #4294967295
 800c4be:	3601      	adds	r6, #1
 800c4c0:	465c      	mov	r4, fp
 800c4c2:	4630      	mov	r0, r6
 800c4c4:	f7f4 f84e 	bl	8000564 <__aeabi_i2d>
 800c4c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4cc:	f7f4 f8b4 	bl	8000638 <__aeabi_dmul>
 800c4d0:	4b65      	ldr	r3, [pc, #404]	@ (800c668 <_dtoa_r+0x590>)
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	f7f3 fefa 	bl	80002cc <__adddf3>
 800c4d8:	4605      	mov	r5, r0
 800c4da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c4de:	2c00      	cmp	r4, #0
 800c4e0:	d16a      	bne.n	800c5b8 <_dtoa_r+0x4e0>
 800c4e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4e6:	4b61      	ldr	r3, [pc, #388]	@ (800c66c <_dtoa_r+0x594>)
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	f7f3 feed 	bl	80002c8 <__aeabi_dsub>
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	460b      	mov	r3, r1
 800c4f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c4f6:	462a      	mov	r2, r5
 800c4f8:	4633      	mov	r3, r6
 800c4fa:	f7f4 fb2d 	bl	8000b58 <__aeabi_dcmpgt>
 800c4fe:	2800      	cmp	r0, #0
 800c500:	f040 8298 	bne.w	800ca34 <_dtoa_r+0x95c>
 800c504:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c508:	462a      	mov	r2, r5
 800c50a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c50e:	f7f4 fb05 	bl	8000b1c <__aeabi_dcmplt>
 800c512:	bb38      	cbnz	r0, 800c564 <_dtoa_r+0x48c>
 800c514:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c518:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c51c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c51e:	2b00      	cmp	r3, #0
 800c520:	f2c0 8157 	blt.w	800c7d2 <_dtoa_r+0x6fa>
 800c524:	2f0e      	cmp	r7, #14
 800c526:	f300 8154 	bgt.w	800c7d2 <_dtoa_r+0x6fa>
 800c52a:	4b4b      	ldr	r3, [pc, #300]	@ (800c658 <_dtoa_r+0x580>)
 800c52c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c530:	ed93 7b00 	vldr	d7, [r3]
 800c534:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c536:	2b00      	cmp	r3, #0
 800c538:	ed8d 7b00 	vstr	d7, [sp]
 800c53c:	f280 80e5 	bge.w	800c70a <_dtoa_r+0x632>
 800c540:	9b03      	ldr	r3, [sp, #12]
 800c542:	2b00      	cmp	r3, #0
 800c544:	f300 80e1 	bgt.w	800c70a <_dtoa_r+0x632>
 800c548:	d10c      	bne.n	800c564 <_dtoa_r+0x48c>
 800c54a:	4b48      	ldr	r3, [pc, #288]	@ (800c66c <_dtoa_r+0x594>)
 800c54c:	2200      	movs	r2, #0
 800c54e:	ec51 0b17 	vmov	r0, r1, d7
 800c552:	f7f4 f871 	bl	8000638 <__aeabi_dmul>
 800c556:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c55a:	f7f4 faf3 	bl	8000b44 <__aeabi_dcmpge>
 800c55e:	2800      	cmp	r0, #0
 800c560:	f000 8266 	beq.w	800ca30 <_dtoa_r+0x958>
 800c564:	2400      	movs	r4, #0
 800c566:	4625      	mov	r5, r4
 800c568:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c56a:	4656      	mov	r6, sl
 800c56c:	ea6f 0803 	mvn.w	r8, r3
 800c570:	2700      	movs	r7, #0
 800c572:	4621      	mov	r1, r4
 800c574:	4648      	mov	r0, r9
 800c576:	f000 fcbf 	bl	800cef8 <_Bfree>
 800c57a:	2d00      	cmp	r5, #0
 800c57c:	f000 80bd 	beq.w	800c6fa <_dtoa_r+0x622>
 800c580:	b12f      	cbz	r7, 800c58e <_dtoa_r+0x4b6>
 800c582:	42af      	cmp	r7, r5
 800c584:	d003      	beq.n	800c58e <_dtoa_r+0x4b6>
 800c586:	4639      	mov	r1, r7
 800c588:	4648      	mov	r0, r9
 800c58a:	f000 fcb5 	bl	800cef8 <_Bfree>
 800c58e:	4629      	mov	r1, r5
 800c590:	4648      	mov	r0, r9
 800c592:	f000 fcb1 	bl	800cef8 <_Bfree>
 800c596:	e0b0      	b.n	800c6fa <_dtoa_r+0x622>
 800c598:	07e2      	lsls	r2, r4, #31
 800c59a:	d505      	bpl.n	800c5a8 <_dtoa_r+0x4d0>
 800c59c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c5a0:	f7f4 f84a 	bl	8000638 <__aeabi_dmul>
 800c5a4:	3601      	adds	r6, #1
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	1064      	asrs	r4, r4, #1
 800c5aa:	3508      	adds	r5, #8
 800c5ac:	e762      	b.n	800c474 <_dtoa_r+0x39c>
 800c5ae:	2602      	movs	r6, #2
 800c5b0:	e765      	b.n	800c47e <_dtoa_r+0x3a6>
 800c5b2:	9c03      	ldr	r4, [sp, #12]
 800c5b4:	46b8      	mov	r8, r7
 800c5b6:	e784      	b.n	800c4c2 <_dtoa_r+0x3ea>
 800c5b8:	4b27      	ldr	r3, [pc, #156]	@ (800c658 <_dtoa_r+0x580>)
 800c5ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c5c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c5c4:	4454      	add	r4, sl
 800c5c6:	2900      	cmp	r1, #0
 800c5c8:	d054      	beq.n	800c674 <_dtoa_r+0x59c>
 800c5ca:	4929      	ldr	r1, [pc, #164]	@ (800c670 <_dtoa_r+0x598>)
 800c5cc:	2000      	movs	r0, #0
 800c5ce:	f7f4 f95d 	bl	800088c <__aeabi_ddiv>
 800c5d2:	4633      	mov	r3, r6
 800c5d4:	462a      	mov	r2, r5
 800c5d6:	f7f3 fe77 	bl	80002c8 <__aeabi_dsub>
 800c5da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c5de:	4656      	mov	r6, sl
 800c5e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5e4:	f7f4 fad8 	bl	8000b98 <__aeabi_d2iz>
 800c5e8:	4605      	mov	r5, r0
 800c5ea:	f7f3 ffbb 	bl	8000564 <__aeabi_i2d>
 800c5ee:	4602      	mov	r2, r0
 800c5f0:	460b      	mov	r3, r1
 800c5f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5f6:	f7f3 fe67 	bl	80002c8 <__aeabi_dsub>
 800c5fa:	3530      	adds	r5, #48	@ 0x30
 800c5fc:	4602      	mov	r2, r0
 800c5fe:	460b      	mov	r3, r1
 800c600:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c604:	f806 5b01 	strb.w	r5, [r6], #1
 800c608:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c60c:	f7f4 fa86 	bl	8000b1c <__aeabi_dcmplt>
 800c610:	2800      	cmp	r0, #0
 800c612:	d172      	bne.n	800c6fa <_dtoa_r+0x622>
 800c614:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c618:	4911      	ldr	r1, [pc, #68]	@ (800c660 <_dtoa_r+0x588>)
 800c61a:	2000      	movs	r0, #0
 800c61c:	f7f3 fe54 	bl	80002c8 <__aeabi_dsub>
 800c620:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c624:	f7f4 fa7a 	bl	8000b1c <__aeabi_dcmplt>
 800c628:	2800      	cmp	r0, #0
 800c62a:	f040 80b4 	bne.w	800c796 <_dtoa_r+0x6be>
 800c62e:	42a6      	cmp	r6, r4
 800c630:	f43f af70 	beq.w	800c514 <_dtoa_r+0x43c>
 800c634:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c638:	4b0a      	ldr	r3, [pc, #40]	@ (800c664 <_dtoa_r+0x58c>)
 800c63a:	2200      	movs	r2, #0
 800c63c:	f7f3 fffc 	bl	8000638 <__aeabi_dmul>
 800c640:	4b08      	ldr	r3, [pc, #32]	@ (800c664 <_dtoa_r+0x58c>)
 800c642:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c646:	2200      	movs	r2, #0
 800c648:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c64c:	f7f3 fff4 	bl	8000638 <__aeabi_dmul>
 800c650:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c654:	e7c4      	b.n	800c5e0 <_dtoa_r+0x508>
 800c656:	bf00      	nop
 800c658:	08011110 	.word	0x08011110
 800c65c:	080110e8 	.word	0x080110e8
 800c660:	3ff00000 	.word	0x3ff00000
 800c664:	40240000 	.word	0x40240000
 800c668:	401c0000 	.word	0x401c0000
 800c66c:	40140000 	.word	0x40140000
 800c670:	3fe00000 	.word	0x3fe00000
 800c674:	4631      	mov	r1, r6
 800c676:	4628      	mov	r0, r5
 800c678:	f7f3 ffde 	bl	8000638 <__aeabi_dmul>
 800c67c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c680:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c682:	4656      	mov	r6, sl
 800c684:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c688:	f7f4 fa86 	bl	8000b98 <__aeabi_d2iz>
 800c68c:	4605      	mov	r5, r0
 800c68e:	f7f3 ff69 	bl	8000564 <__aeabi_i2d>
 800c692:	4602      	mov	r2, r0
 800c694:	460b      	mov	r3, r1
 800c696:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c69a:	f7f3 fe15 	bl	80002c8 <__aeabi_dsub>
 800c69e:	3530      	adds	r5, #48	@ 0x30
 800c6a0:	f806 5b01 	strb.w	r5, [r6], #1
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	460b      	mov	r3, r1
 800c6a8:	42a6      	cmp	r6, r4
 800c6aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c6ae:	f04f 0200 	mov.w	r2, #0
 800c6b2:	d124      	bne.n	800c6fe <_dtoa_r+0x626>
 800c6b4:	4baf      	ldr	r3, [pc, #700]	@ (800c974 <_dtoa_r+0x89c>)
 800c6b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c6ba:	f7f3 fe07 	bl	80002cc <__adddf3>
 800c6be:	4602      	mov	r2, r0
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6c6:	f7f4 fa47 	bl	8000b58 <__aeabi_dcmpgt>
 800c6ca:	2800      	cmp	r0, #0
 800c6cc:	d163      	bne.n	800c796 <_dtoa_r+0x6be>
 800c6ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c6d2:	49a8      	ldr	r1, [pc, #672]	@ (800c974 <_dtoa_r+0x89c>)
 800c6d4:	2000      	movs	r0, #0
 800c6d6:	f7f3 fdf7 	bl	80002c8 <__aeabi_dsub>
 800c6da:	4602      	mov	r2, r0
 800c6dc:	460b      	mov	r3, r1
 800c6de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6e2:	f7f4 fa1b 	bl	8000b1c <__aeabi_dcmplt>
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	f43f af14 	beq.w	800c514 <_dtoa_r+0x43c>
 800c6ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c6ee:	1e73      	subs	r3, r6, #1
 800c6f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c6f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c6f6:	2b30      	cmp	r3, #48	@ 0x30
 800c6f8:	d0f8      	beq.n	800c6ec <_dtoa_r+0x614>
 800c6fa:	4647      	mov	r7, r8
 800c6fc:	e03b      	b.n	800c776 <_dtoa_r+0x69e>
 800c6fe:	4b9e      	ldr	r3, [pc, #632]	@ (800c978 <_dtoa_r+0x8a0>)
 800c700:	f7f3 ff9a 	bl	8000638 <__aeabi_dmul>
 800c704:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c708:	e7bc      	b.n	800c684 <_dtoa_r+0x5ac>
 800c70a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c70e:	4656      	mov	r6, sl
 800c710:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c714:	4620      	mov	r0, r4
 800c716:	4629      	mov	r1, r5
 800c718:	f7f4 f8b8 	bl	800088c <__aeabi_ddiv>
 800c71c:	f7f4 fa3c 	bl	8000b98 <__aeabi_d2iz>
 800c720:	4680      	mov	r8, r0
 800c722:	f7f3 ff1f 	bl	8000564 <__aeabi_i2d>
 800c726:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c72a:	f7f3 ff85 	bl	8000638 <__aeabi_dmul>
 800c72e:	4602      	mov	r2, r0
 800c730:	460b      	mov	r3, r1
 800c732:	4620      	mov	r0, r4
 800c734:	4629      	mov	r1, r5
 800c736:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c73a:	f7f3 fdc5 	bl	80002c8 <__aeabi_dsub>
 800c73e:	f806 4b01 	strb.w	r4, [r6], #1
 800c742:	9d03      	ldr	r5, [sp, #12]
 800c744:	eba6 040a 	sub.w	r4, r6, sl
 800c748:	42a5      	cmp	r5, r4
 800c74a:	4602      	mov	r2, r0
 800c74c:	460b      	mov	r3, r1
 800c74e:	d133      	bne.n	800c7b8 <_dtoa_r+0x6e0>
 800c750:	f7f3 fdbc 	bl	80002cc <__adddf3>
 800c754:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c758:	4604      	mov	r4, r0
 800c75a:	460d      	mov	r5, r1
 800c75c:	f7f4 f9fc 	bl	8000b58 <__aeabi_dcmpgt>
 800c760:	b9c0      	cbnz	r0, 800c794 <_dtoa_r+0x6bc>
 800c762:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c766:	4620      	mov	r0, r4
 800c768:	4629      	mov	r1, r5
 800c76a:	f7f4 f9cd 	bl	8000b08 <__aeabi_dcmpeq>
 800c76e:	b110      	cbz	r0, 800c776 <_dtoa_r+0x69e>
 800c770:	f018 0f01 	tst.w	r8, #1
 800c774:	d10e      	bne.n	800c794 <_dtoa_r+0x6bc>
 800c776:	9902      	ldr	r1, [sp, #8]
 800c778:	4648      	mov	r0, r9
 800c77a:	f000 fbbd 	bl	800cef8 <_Bfree>
 800c77e:	2300      	movs	r3, #0
 800c780:	7033      	strb	r3, [r6, #0]
 800c782:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c784:	3701      	adds	r7, #1
 800c786:	601f      	str	r7, [r3, #0]
 800c788:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	f000 824b 	beq.w	800cc26 <_dtoa_r+0xb4e>
 800c790:	601e      	str	r6, [r3, #0]
 800c792:	e248      	b.n	800cc26 <_dtoa_r+0xb4e>
 800c794:	46b8      	mov	r8, r7
 800c796:	4633      	mov	r3, r6
 800c798:	461e      	mov	r6, r3
 800c79a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c79e:	2a39      	cmp	r2, #57	@ 0x39
 800c7a0:	d106      	bne.n	800c7b0 <_dtoa_r+0x6d8>
 800c7a2:	459a      	cmp	sl, r3
 800c7a4:	d1f8      	bne.n	800c798 <_dtoa_r+0x6c0>
 800c7a6:	2230      	movs	r2, #48	@ 0x30
 800c7a8:	f108 0801 	add.w	r8, r8, #1
 800c7ac:	f88a 2000 	strb.w	r2, [sl]
 800c7b0:	781a      	ldrb	r2, [r3, #0]
 800c7b2:	3201      	adds	r2, #1
 800c7b4:	701a      	strb	r2, [r3, #0]
 800c7b6:	e7a0      	b.n	800c6fa <_dtoa_r+0x622>
 800c7b8:	4b6f      	ldr	r3, [pc, #444]	@ (800c978 <_dtoa_r+0x8a0>)
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	f7f3 ff3c 	bl	8000638 <__aeabi_dmul>
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	4604      	mov	r4, r0
 800c7c6:	460d      	mov	r5, r1
 800c7c8:	f7f4 f99e 	bl	8000b08 <__aeabi_dcmpeq>
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	d09f      	beq.n	800c710 <_dtoa_r+0x638>
 800c7d0:	e7d1      	b.n	800c776 <_dtoa_r+0x69e>
 800c7d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7d4:	2a00      	cmp	r2, #0
 800c7d6:	f000 80ea 	beq.w	800c9ae <_dtoa_r+0x8d6>
 800c7da:	9a07      	ldr	r2, [sp, #28]
 800c7dc:	2a01      	cmp	r2, #1
 800c7de:	f300 80cd 	bgt.w	800c97c <_dtoa_r+0x8a4>
 800c7e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c7e4:	2a00      	cmp	r2, #0
 800c7e6:	f000 80c1 	beq.w	800c96c <_dtoa_r+0x894>
 800c7ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c7ee:	9c08      	ldr	r4, [sp, #32]
 800c7f0:	9e00      	ldr	r6, [sp, #0]
 800c7f2:	9a00      	ldr	r2, [sp, #0]
 800c7f4:	441a      	add	r2, r3
 800c7f6:	9200      	str	r2, [sp, #0]
 800c7f8:	9a06      	ldr	r2, [sp, #24]
 800c7fa:	2101      	movs	r1, #1
 800c7fc:	441a      	add	r2, r3
 800c7fe:	4648      	mov	r0, r9
 800c800:	9206      	str	r2, [sp, #24]
 800c802:	f000 fc77 	bl	800d0f4 <__i2b>
 800c806:	4605      	mov	r5, r0
 800c808:	b166      	cbz	r6, 800c824 <_dtoa_r+0x74c>
 800c80a:	9b06      	ldr	r3, [sp, #24]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	dd09      	ble.n	800c824 <_dtoa_r+0x74c>
 800c810:	42b3      	cmp	r3, r6
 800c812:	9a00      	ldr	r2, [sp, #0]
 800c814:	bfa8      	it	ge
 800c816:	4633      	movge	r3, r6
 800c818:	1ad2      	subs	r2, r2, r3
 800c81a:	9200      	str	r2, [sp, #0]
 800c81c:	9a06      	ldr	r2, [sp, #24]
 800c81e:	1af6      	subs	r6, r6, r3
 800c820:	1ad3      	subs	r3, r2, r3
 800c822:	9306      	str	r3, [sp, #24]
 800c824:	9b08      	ldr	r3, [sp, #32]
 800c826:	b30b      	cbz	r3, 800c86c <_dtoa_r+0x794>
 800c828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	f000 80c6 	beq.w	800c9bc <_dtoa_r+0x8e4>
 800c830:	2c00      	cmp	r4, #0
 800c832:	f000 80c0 	beq.w	800c9b6 <_dtoa_r+0x8de>
 800c836:	4629      	mov	r1, r5
 800c838:	4622      	mov	r2, r4
 800c83a:	4648      	mov	r0, r9
 800c83c:	f000 fd12 	bl	800d264 <__pow5mult>
 800c840:	9a02      	ldr	r2, [sp, #8]
 800c842:	4601      	mov	r1, r0
 800c844:	4605      	mov	r5, r0
 800c846:	4648      	mov	r0, r9
 800c848:	f000 fc6a 	bl	800d120 <__multiply>
 800c84c:	9902      	ldr	r1, [sp, #8]
 800c84e:	4680      	mov	r8, r0
 800c850:	4648      	mov	r0, r9
 800c852:	f000 fb51 	bl	800cef8 <_Bfree>
 800c856:	9b08      	ldr	r3, [sp, #32]
 800c858:	1b1b      	subs	r3, r3, r4
 800c85a:	9308      	str	r3, [sp, #32]
 800c85c:	f000 80b1 	beq.w	800c9c2 <_dtoa_r+0x8ea>
 800c860:	9a08      	ldr	r2, [sp, #32]
 800c862:	4641      	mov	r1, r8
 800c864:	4648      	mov	r0, r9
 800c866:	f000 fcfd 	bl	800d264 <__pow5mult>
 800c86a:	9002      	str	r0, [sp, #8]
 800c86c:	2101      	movs	r1, #1
 800c86e:	4648      	mov	r0, r9
 800c870:	f000 fc40 	bl	800d0f4 <__i2b>
 800c874:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c876:	4604      	mov	r4, r0
 800c878:	2b00      	cmp	r3, #0
 800c87a:	f000 81d8 	beq.w	800cc2e <_dtoa_r+0xb56>
 800c87e:	461a      	mov	r2, r3
 800c880:	4601      	mov	r1, r0
 800c882:	4648      	mov	r0, r9
 800c884:	f000 fcee 	bl	800d264 <__pow5mult>
 800c888:	9b07      	ldr	r3, [sp, #28]
 800c88a:	2b01      	cmp	r3, #1
 800c88c:	4604      	mov	r4, r0
 800c88e:	f300 809f 	bgt.w	800c9d0 <_dtoa_r+0x8f8>
 800c892:	9b04      	ldr	r3, [sp, #16]
 800c894:	2b00      	cmp	r3, #0
 800c896:	f040 8097 	bne.w	800c9c8 <_dtoa_r+0x8f0>
 800c89a:	9b05      	ldr	r3, [sp, #20]
 800c89c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	f040 8093 	bne.w	800c9cc <_dtoa_r+0x8f4>
 800c8a6:	9b05      	ldr	r3, [sp, #20]
 800c8a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c8ac:	0d1b      	lsrs	r3, r3, #20
 800c8ae:	051b      	lsls	r3, r3, #20
 800c8b0:	b133      	cbz	r3, 800c8c0 <_dtoa_r+0x7e8>
 800c8b2:	9b00      	ldr	r3, [sp, #0]
 800c8b4:	3301      	adds	r3, #1
 800c8b6:	9300      	str	r3, [sp, #0]
 800c8b8:	9b06      	ldr	r3, [sp, #24]
 800c8ba:	3301      	adds	r3, #1
 800c8bc:	9306      	str	r3, [sp, #24]
 800c8be:	2301      	movs	r3, #1
 800c8c0:	9308      	str	r3, [sp, #32]
 800c8c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	f000 81b8 	beq.w	800cc3a <_dtoa_r+0xb62>
 800c8ca:	6923      	ldr	r3, [r4, #16]
 800c8cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c8d0:	6918      	ldr	r0, [r3, #16]
 800c8d2:	f000 fbc3 	bl	800d05c <__hi0bits>
 800c8d6:	f1c0 0020 	rsb	r0, r0, #32
 800c8da:	9b06      	ldr	r3, [sp, #24]
 800c8dc:	4418      	add	r0, r3
 800c8de:	f010 001f 	ands.w	r0, r0, #31
 800c8e2:	f000 8082 	beq.w	800c9ea <_dtoa_r+0x912>
 800c8e6:	f1c0 0320 	rsb	r3, r0, #32
 800c8ea:	2b04      	cmp	r3, #4
 800c8ec:	dd73      	ble.n	800c9d6 <_dtoa_r+0x8fe>
 800c8ee:	9b00      	ldr	r3, [sp, #0]
 800c8f0:	f1c0 001c 	rsb	r0, r0, #28
 800c8f4:	4403      	add	r3, r0
 800c8f6:	9300      	str	r3, [sp, #0]
 800c8f8:	9b06      	ldr	r3, [sp, #24]
 800c8fa:	4403      	add	r3, r0
 800c8fc:	4406      	add	r6, r0
 800c8fe:	9306      	str	r3, [sp, #24]
 800c900:	9b00      	ldr	r3, [sp, #0]
 800c902:	2b00      	cmp	r3, #0
 800c904:	dd05      	ble.n	800c912 <_dtoa_r+0x83a>
 800c906:	9902      	ldr	r1, [sp, #8]
 800c908:	461a      	mov	r2, r3
 800c90a:	4648      	mov	r0, r9
 800c90c:	f000 fd04 	bl	800d318 <__lshift>
 800c910:	9002      	str	r0, [sp, #8]
 800c912:	9b06      	ldr	r3, [sp, #24]
 800c914:	2b00      	cmp	r3, #0
 800c916:	dd05      	ble.n	800c924 <_dtoa_r+0x84c>
 800c918:	4621      	mov	r1, r4
 800c91a:	461a      	mov	r2, r3
 800c91c:	4648      	mov	r0, r9
 800c91e:	f000 fcfb 	bl	800d318 <__lshift>
 800c922:	4604      	mov	r4, r0
 800c924:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c926:	2b00      	cmp	r3, #0
 800c928:	d061      	beq.n	800c9ee <_dtoa_r+0x916>
 800c92a:	9802      	ldr	r0, [sp, #8]
 800c92c:	4621      	mov	r1, r4
 800c92e:	f000 fd5f 	bl	800d3f0 <__mcmp>
 800c932:	2800      	cmp	r0, #0
 800c934:	da5b      	bge.n	800c9ee <_dtoa_r+0x916>
 800c936:	2300      	movs	r3, #0
 800c938:	9902      	ldr	r1, [sp, #8]
 800c93a:	220a      	movs	r2, #10
 800c93c:	4648      	mov	r0, r9
 800c93e:	f000 fafd 	bl	800cf3c <__multadd>
 800c942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c944:	9002      	str	r0, [sp, #8]
 800c946:	f107 38ff 	add.w	r8, r7, #4294967295
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	f000 8177 	beq.w	800cc3e <_dtoa_r+0xb66>
 800c950:	4629      	mov	r1, r5
 800c952:	2300      	movs	r3, #0
 800c954:	220a      	movs	r2, #10
 800c956:	4648      	mov	r0, r9
 800c958:	f000 faf0 	bl	800cf3c <__multadd>
 800c95c:	f1bb 0f00 	cmp.w	fp, #0
 800c960:	4605      	mov	r5, r0
 800c962:	dc6f      	bgt.n	800ca44 <_dtoa_r+0x96c>
 800c964:	9b07      	ldr	r3, [sp, #28]
 800c966:	2b02      	cmp	r3, #2
 800c968:	dc49      	bgt.n	800c9fe <_dtoa_r+0x926>
 800c96a:	e06b      	b.n	800ca44 <_dtoa_r+0x96c>
 800c96c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c96e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c972:	e73c      	b.n	800c7ee <_dtoa_r+0x716>
 800c974:	3fe00000 	.word	0x3fe00000
 800c978:	40240000 	.word	0x40240000
 800c97c:	9b03      	ldr	r3, [sp, #12]
 800c97e:	1e5c      	subs	r4, r3, #1
 800c980:	9b08      	ldr	r3, [sp, #32]
 800c982:	42a3      	cmp	r3, r4
 800c984:	db09      	blt.n	800c99a <_dtoa_r+0x8c2>
 800c986:	1b1c      	subs	r4, r3, r4
 800c988:	9b03      	ldr	r3, [sp, #12]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	f6bf af30 	bge.w	800c7f0 <_dtoa_r+0x718>
 800c990:	9b00      	ldr	r3, [sp, #0]
 800c992:	9a03      	ldr	r2, [sp, #12]
 800c994:	1a9e      	subs	r6, r3, r2
 800c996:	2300      	movs	r3, #0
 800c998:	e72b      	b.n	800c7f2 <_dtoa_r+0x71a>
 800c99a:	9b08      	ldr	r3, [sp, #32]
 800c99c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c99e:	9408      	str	r4, [sp, #32]
 800c9a0:	1ae3      	subs	r3, r4, r3
 800c9a2:	441a      	add	r2, r3
 800c9a4:	9e00      	ldr	r6, [sp, #0]
 800c9a6:	9b03      	ldr	r3, [sp, #12]
 800c9a8:	920d      	str	r2, [sp, #52]	@ 0x34
 800c9aa:	2400      	movs	r4, #0
 800c9ac:	e721      	b.n	800c7f2 <_dtoa_r+0x71a>
 800c9ae:	9c08      	ldr	r4, [sp, #32]
 800c9b0:	9e00      	ldr	r6, [sp, #0]
 800c9b2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c9b4:	e728      	b.n	800c808 <_dtoa_r+0x730>
 800c9b6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c9ba:	e751      	b.n	800c860 <_dtoa_r+0x788>
 800c9bc:	9a08      	ldr	r2, [sp, #32]
 800c9be:	9902      	ldr	r1, [sp, #8]
 800c9c0:	e750      	b.n	800c864 <_dtoa_r+0x78c>
 800c9c2:	f8cd 8008 	str.w	r8, [sp, #8]
 800c9c6:	e751      	b.n	800c86c <_dtoa_r+0x794>
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	e779      	b.n	800c8c0 <_dtoa_r+0x7e8>
 800c9cc:	9b04      	ldr	r3, [sp, #16]
 800c9ce:	e777      	b.n	800c8c0 <_dtoa_r+0x7e8>
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	9308      	str	r3, [sp, #32]
 800c9d4:	e779      	b.n	800c8ca <_dtoa_r+0x7f2>
 800c9d6:	d093      	beq.n	800c900 <_dtoa_r+0x828>
 800c9d8:	9a00      	ldr	r2, [sp, #0]
 800c9da:	331c      	adds	r3, #28
 800c9dc:	441a      	add	r2, r3
 800c9de:	9200      	str	r2, [sp, #0]
 800c9e0:	9a06      	ldr	r2, [sp, #24]
 800c9e2:	441a      	add	r2, r3
 800c9e4:	441e      	add	r6, r3
 800c9e6:	9206      	str	r2, [sp, #24]
 800c9e8:	e78a      	b.n	800c900 <_dtoa_r+0x828>
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	e7f4      	b.n	800c9d8 <_dtoa_r+0x900>
 800c9ee:	9b03      	ldr	r3, [sp, #12]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	46b8      	mov	r8, r7
 800c9f4:	dc20      	bgt.n	800ca38 <_dtoa_r+0x960>
 800c9f6:	469b      	mov	fp, r3
 800c9f8:	9b07      	ldr	r3, [sp, #28]
 800c9fa:	2b02      	cmp	r3, #2
 800c9fc:	dd1e      	ble.n	800ca3c <_dtoa_r+0x964>
 800c9fe:	f1bb 0f00 	cmp.w	fp, #0
 800ca02:	f47f adb1 	bne.w	800c568 <_dtoa_r+0x490>
 800ca06:	4621      	mov	r1, r4
 800ca08:	465b      	mov	r3, fp
 800ca0a:	2205      	movs	r2, #5
 800ca0c:	4648      	mov	r0, r9
 800ca0e:	f000 fa95 	bl	800cf3c <__multadd>
 800ca12:	4601      	mov	r1, r0
 800ca14:	4604      	mov	r4, r0
 800ca16:	9802      	ldr	r0, [sp, #8]
 800ca18:	f000 fcea 	bl	800d3f0 <__mcmp>
 800ca1c:	2800      	cmp	r0, #0
 800ca1e:	f77f ada3 	ble.w	800c568 <_dtoa_r+0x490>
 800ca22:	4656      	mov	r6, sl
 800ca24:	2331      	movs	r3, #49	@ 0x31
 800ca26:	f806 3b01 	strb.w	r3, [r6], #1
 800ca2a:	f108 0801 	add.w	r8, r8, #1
 800ca2e:	e59f      	b.n	800c570 <_dtoa_r+0x498>
 800ca30:	9c03      	ldr	r4, [sp, #12]
 800ca32:	46b8      	mov	r8, r7
 800ca34:	4625      	mov	r5, r4
 800ca36:	e7f4      	b.n	800ca22 <_dtoa_r+0x94a>
 800ca38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ca3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	f000 8101 	beq.w	800cc46 <_dtoa_r+0xb6e>
 800ca44:	2e00      	cmp	r6, #0
 800ca46:	dd05      	ble.n	800ca54 <_dtoa_r+0x97c>
 800ca48:	4629      	mov	r1, r5
 800ca4a:	4632      	mov	r2, r6
 800ca4c:	4648      	mov	r0, r9
 800ca4e:	f000 fc63 	bl	800d318 <__lshift>
 800ca52:	4605      	mov	r5, r0
 800ca54:	9b08      	ldr	r3, [sp, #32]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d05c      	beq.n	800cb14 <_dtoa_r+0xa3c>
 800ca5a:	6869      	ldr	r1, [r5, #4]
 800ca5c:	4648      	mov	r0, r9
 800ca5e:	f000 fa0b 	bl	800ce78 <_Balloc>
 800ca62:	4606      	mov	r6, r0
 800ca64:	b928      	cbnz	r0, 800ca72 <_dtoa_r+0x99a>
 800ca66:	4b82      	ldr	r3, [pc, #520]	@ (800cc70 <_dtoa_r+0xb98>)
 800ca68:	4602      	mov	r2, r0
 800ca6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ca6e:	f7ff bb4a 	b.w	800c106 <_dtoa_r+0x2e>
 800ca72:	692a      	ldr	r2, [r5, #16]
 800ca74:	3202      	adds	r2, #2
 800ca76:	0092      	lsls	r2, r2, #2
 800ca78:	f105 010c 	add.w	r1, r5, #12
 800ca7c:	300c      	adds	r0, #12
 800ca7e:	f7ff fa8c 	bl	800bf9a <memcpy>
 800ca82:	2201      	movs	r2, #1
 800ca84:	4631      	mov	r1, r6
 800ca86:	4648      	mov	r0, r9
 800ca88:	f000 fc46 	bl	800d318 <__lshift>
 800ca8c:	f10a 0301 	add.w	r3, sl, #1
 800ca90:	9300      	str	r3, [sp, #0]
 800ca92:	eb0a 030b 	add.w	r3, sl, fp
 800ca96:	9308      	str	r3, [sp, #32]
 800ca98:	9b04      	ldr	r3, [sp, #16]
 800ca9a:	f003 0301 	and.w	r3, r3, #1
 800ca9e:	462f      	mov	r7, r5
 800caa0:	9306      	str	r3, [sp, #24]
 800caa2:	4605      	mov	r5, r0
 800caa4:	9b00      	ldr	r3, [sp, #0]
 800caa6:	9802      	ldr	r0, [sp, #8]
 800caa8:	4621      	mov	r1, r4
 800caaa:	f103 3bff 	add.w	fp, r3, #4294967295
 800caae:	f7ff fa89 	bl	800bfc4 <quorem>
 800cab2:	4603      	mov	r3, r0
 800cab4:	3330      	adds	r3, #48	@ 0x30
 800cab6:	9003      	str	r0, [sp, #12]
 800cab8:	4639      	mov	r1, r7
 800caba:	9802      	ldr	r0, [sp, #8]
 800cabc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cabe:	f000 fc97 	bl	800d3f0 <__mcmp>
 800cac2:	462a      	mov	r2, r5
 800cac4:	9004      	str	r0, [sp, #16]
 800cac6:	4621      	mov	r1, r4
 800cac8:	4648      	mov	r0, r9
 800caca:	f000 fcad 	bl	800d428 <__mdiff>
 800cace:	68c2      	ldr	r2, [r0, #12]
 800cad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cad2:	4606      	mov	r6, r0
 800cad4:	bb02      	cbnz	r2, 800cb18 <_dtoa_r+0xa40>
 800cad6:	4601      	mov	r1, r0
 800cad8:	9802      	ldr	r0, [sp, #8]
 800cada:	f000 fc89 	bl	800d3f0 <__mcmp>
 800cade:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cae0:	4602      	mov	r2, r0
 800cae2:	4631      	mov	r1, r6
 800cae4:	4648      	mov	r0, r9
 800cae6:	920c      	str	r2, [sp, #48]	@ 0x30
 800cae8:	9309      	str	r3, [sp, #36]	@ 0x24
 800caea:	f000 fa05 	bl	800cef8 <_Bfree>
 800caee:	9b07      	ldr	r3, [sp, #28]
 800caf0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800caf2:	9e00      	ldr	r6, [sp, #0]
 800caf4:	ea42 0103 	orr.w	r1, r2, r3
 800caf8:	9b06      	ldr	r3, [sp, #24]
 800cafa:	4319      	orrs	r1, r3
 800cafc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cafe:	d10d      	bne.n	800cb1c <_dtoa_r+0xa44>
 800cb00:	2b39      	cmp	r3, #57	@ 0x39
 800cb02:	d027      	beq.n	800cb54 <_dtoa_r+0xa7c>
 800cb04:	9a04      	ldr	r2, [sp, #16]
 800cb06:	2a00      	cmp	r2, #0
 800cb08:	dd01      	ble.n	800cb0e <_dtoa_r+0xa36>
 800cb0a:	9b03      	ldr	r3, [sp, #12]
 800cb0c:	3331      	adds	r3, #49	@ 0x31
 800cb0e:	f88b 3000 	strb.w	r3, [fp]
 800cb12:	e52e      	b.n	800c572 <_dtoa_r+0x49a>
 800cb14:	4628      	mov	r0, r5
 800cb16:	e7b9      	b.n	800ca8c <_dtoa_r+0x9b4>
 800cb18:	2201      	movs	r2, #1
 800cb1a:	e7e2      	b.n	800cae2 <_dtoa_r+0xa0a>
 800cb1c:	9904      	ldr	r1, [sp, #16]
 800cb1e:	2900      	cmp	r1, #0
 800cb20:	db04      	blt.n	800cb2c <_dtoa_r+0xa54>
 800cb22:	9807      	ldr	r0, [sp, #28]
 800cb24:	4301      	orrs	r1, r0
 800cb26:	9806      	ldr	r0, [sp, #24]
 800cb28:	4301      	orrs	r1, r0
 800cb2a:	d120      	bne.n	800cb6e <_dtoa_r+0xa96>
 800cb2c:	2a00      	cmp	r2, #0
 800cb2e:	ddee      	ble.n	800cb0e <_dtoa_r+0xa36>
 800cb30:	9902      	ldr	r1, [sp, #8]
 800cb32:	9300      	str	r3, [sp, #0]
 800cb34:	2201      	movs	r2, #1
 800cb36:	4648      	mov	r0, r9
 800cb38:	f000 fbee 	bl	800d318 <__lshift>
 800cb3c:	4621      	mov	r1, r4
 800cb3e:	9002      	str	r0, [sp, #8]
 800cb40:	f000 fc56 	bl	800d3f0 <__mcmp>
 800cb44:	2800      	cmp	r0, #0
 800cb46:	9b00      	ldr	r3, [sp, #0]
 800cb48:	dc02      	bgt.n	800cb50 <_dtoa_r+0xa78>
 800cb4a:	d1e0      	bne.n	800cb0e <_dtoa_r+0xa36>
 800cb4c:	07da      	lsls	r2, r3, #31
 800cb4e:	d5de      	bpl.n	800cb0e <_dtoa_r+0xa36>
 800cb50:	2b39      	cmp	r3, #57	@ 0x39
 800cb52:	d1da      	bne.n	800cb0a <_dtoa_r+0xa32>
 800cb54:	2339      	movs	r3, #57	@ 0x39
 800cb56:	f88b 3000 	strb.w	r3, [fp]
 800cb5a:	4633      	mov	r3, r6
 800cb5c:	461e      	mov	r6, r3
 800cb5e:	3b01      	subs	r3, #1
 800cb60:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cb64:	2a39      	cmp	r2, #57	@ 0x39
 800cb66:	d04e      	beq.n	800cc06 <_dtoa_r+0xb2e>
 800cb68:	3201      	adds	r2, #1
 800cb6a:	701a      	strb	r2, [r3, #0]
 800cb6c:	e501      	b.n	800c572 <_dtoa_r+0x49a>
 800cb6e:	2a00      	cmp	r2, #0
 800cb70:	dd03      	ble.n	800cb7a <_dtoa_r+0xaa2>
 800cb72:	2b39      	cmp	r3, #57	@ 0x39
 800cb74:	d0ee      	beq.n	800cb54 <_dtoa_r+0xa7c>
 800cb76:	3301      	adds	r3, #1
 800cb78:	e7c9      	b.n	800cb0e <_dtoa_r+0xa36>
 800cb7a:	9a00      	ldr	r2, [sp, #0]
 800cb7c:	9908      	ldr	r1, [sp, #32]
 800cb7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cb82:	428a      	cmp	r2, r1
 800cb84:	d028      	beq.n	800cbd8 <_dtoa_r+0xb00>
 800cb86:	9902      	ldr	r1, [sp, #8]
 800cb88:	2300      	movs	r3, #0
 800cb8a:	220a      	movs	r2, #10
 800cb8c:	4648      	mov	r0, r9
 800cb8e:	f000 f9d5 	bl	800cf3c <__multadd>
 800cb92:	42af      	cmp	r7, r5
 800cb94:	9002      	str	r0, [sp, #8]
 800cb96:	f04f 0300 	mov.w	r3, #0
 800cb9a:	f04f 020a 	mov.w	r2, #10
 800cb9e:	4639      	mov	r1, r7
 800cba0:	4648      	mov	r0, r9
 800cba2:	d107      	bne.n	800cbb4 <_dtoa_r+0xadc>
 800cba4:	f000 f9ca 	bl	800cf3c <__multadd>
 800cba8:	4607      	mov	r7, r0
 800cbaa:	4605      	mov	r5, r0
 800cbac:	9b00      	ldr	r3, [sp, #0]
 800cbae:	3301      	adds	r3, #1
 800cbb0:	9300      	str	r3, [sp, #0]
 800cbb2:	e777      	b.n	800caa4 <_dtoa_r+0x9cc>
 800cbb4:	f000 f9c2 	bl	800cf3c <__multadd>
 800cbb8:	4629      	mov	r1, r5
 800cbba:	4607      	mov	r7, r0
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	220a      	movs	r2, #10
 800cbc0:	4648      	mov	r0, r9
 800cbc2:	f000 f9bb 	bl	800cf3c <__multadd>
 800cbc6:	4605      	mov	r5, r0
 800cbc8:	e7f0      	b.n	800cbac <_dtoa_r+0xad4>
 800cbca:	f1bb 0f00 	cmp.w	fp, #0
 800cbce:	bfcc      	ite	gt
 800cbd0:	465e      	movgt	r6, fp
 800cbd2:	2601      	movle	r6, #1
 800cbd4:	4456      	add	r6, sl
 800cbd6:	2700      	movs	r7, #0
 800cbd8:	9902      	ldr	r1, [sp, #8]
 800cbda:	9300      	str	r3, [sp, #0]
 800cbdc:	2201      	movs	r2, #1
 800cbde:	4648      	mov	r0, r9
 800cbe0:	f000 fb9a 	bl	800d318 <__lshift>
 800cbe4:	4621      	mov	r1, r4
 800cbe6:	9002      	str	r0, [sp, #8]
 800cbe8:	f000 fc02 	bl	800d3f0 <__mcmp>
 800cbec:	2800      	cmp	r0, #0
 800cbee:	dcb4      	bgt.n	800cb5a <_dtoa_r+0xa82>
 800cbf0:	d102      	bne.n	800cbf8 <_dtoa_r+0xb20>
 800cbf2:	9b00      	ldr	r3, [sp, #0]
 800cbf4:	07db      	lsls	r3, r3, #31
 800cbf6:	d4b0      	bmi.n	800cb5a <_dtoa_r+0xa82>
 800cbf8:	4633      	mov	r3, r6
 800cbfa:	461e      	mov	r6, r3
 800cbfc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc00:	2a30      	cmp	r2, #48	@ 0x30
 800cc02:	d0fa      	beq.n	800cbfa <_dtoa_r+0xb22>
 800cc04:	e4b5      	b.n	800c572 <_dtoa_r+0x49a>
 800cc06:	459a      	cmp	sl, r3
 800cc08:	d1a8      	bne.n	800cb5c <_dtoa_r+0xa84>
 800cc0a:	2331      	movs	r3, #49	@ 0x31
 800cc0c:	f108 0801 	add.w	r8, r8, #1
 800cc10:	f88a 3000 	strb.w	r3, [sl]
 800cc14:	e4ad      	b.n	800c572 <_dtoa_r+0x49a>
 800cc16:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc18:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cc74 <_dtoa_r+0xb9c>
 800cc1c:	b11b      	cbz	r3, 800cc26 <_dtoa_r+0xb4e>
 800cc1e:	f10a 0308 	add.w	r3, sl, #8
 800cc22:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cc24:	6013      	str	r3, [r2, #0]
 800cc26:	4650      	mov	r0, sl
 800cc28:	b017      	add	sp, #92	@ 0x5c
 800cc2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc2e:	9b07      	ldr	r3, [sp, #28]
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	f77f ae2e 	ble.w	800c892 <_dtoa_r+0x7ba>
 800cc36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cc38:	9308      	str	r3, [sp, #32]
 800cc3a:	2001      	movs	r0, #1
 800cc3c:	e64d      	b.n	800c8da <_dtoa_r+0x802>
 800cc3e:	f1bb 0f00 	cmp.w	fp, #0
 800cc42:	f77f aed9 	ble.w	800c9f8 <_dtoa_r+0x920>
 800cc46:	4656      	mov	r6, sl
 800cc48:	9802      	ldr	r0, [sp, #8]
 800cc4a:	4621      	mov	r1, r4
 800cc4c:	f7ff f9ba 	bl	800bfc4 <quorem>
 800cc50:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cc54:	f806 3b01 	strb.w	r3, [r6], #1
 800cc58:	eba6 020a 	sub.w	r2, r6, sl
 800cc5c:	4593      	cmp	fp, r2
 800cc5e:	ddb4      	ble.n	800cbca <_dtoa_r+0xaf2>
 800cc60:	9902      	ldr	r1, [sp, #8]
 800cc62:	2300      	movs	r3, #0
 800cc64:	220a      	movs	r2, #10
 800cc66:	4648      	mov	r0, r9
 800cc68:	f000 f968 	bl	800cf3c <__multadd>
 800cc6c:	9002      	str	r0, [sp, #8]
 800cc6e:	e7eb      	b.n	800cc48 <_dtoa_r+0xb70>
 800cc70:	08010fb9 	.word	0x08010fb9
 800cc74:	08010f3d 	.word	0x08010f3d

0800cc78 <_free_r>:
 800cc78:	b538      	push	{r3, r4, r5, lr}
 800cc7a:	4605      	mov	r5, r0
 800cc7c:	2900      	cmp	r1, #0
 800cc7e:	d041      	beq.n	800cd04 <_free_r+0x8c>
 800cc80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc84:	1f0c      	subs	r4, r1, #4
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	bfb8      	it	lt
 800cc8a:	18e4      	addlt	r4, r4, r3
 800cc8c:	f000 f8e8 	bl	800ce60 <__malloc_lock>
 800cc90:	4a1d      	ldr	r2, [pc, #116]	@ (800cd08 <_free_r+0x90>)
 800cc92:	6813      	ldr	r3, [r2, #0]
 800cc94:	b933      	cbnz	r3, 800cca4 <_free_r+0x2c>
 800cc96:	6063      	str	r3, [r4, #4]
 800cc98:	6014      	str	r4, [r2, #0]
 800cc9a:	4628      	mov	r0, r5
 800cc9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cca0:	f000 b8e4 	b.w	800ce6c <__malloc_unlock>
 800cca4:	42a3      	cmp	r3, r4
 800cca6:	d908      	bls.n	800ccba <_free_r+0x42>
 800cca8:	6820      	ldr	r0, [r4, #0]
 800ccaa:	1821      	adds	r1, r4, r0
 800ccac:	428b      	cmp	r3, r1
 800ccae:	bf01      	itttt	eq
 800ccb0:	6819      	ldreq	r1, [r3, #0]
 800ccb2:	685b      	ldreq	r3, [r3, #4]
 800ccb4:	1809      	addeq	r1, r1, r0
 800ccb6:	6021      	streq	r1, [r4, #0]
 800ccb8:	e7ed      	b.n	800cc96 <_free_r+0x1e>
 800ccba:	461a      	mov	r2, r3
 800ccbc:	685b      	ldr	r3, [r3, #4]
 800ccbe:	b10b      	cbz	r3, 800ccc4 <_free_r+0x4c>
 800ccc0:	42a3      	cmp	r3, r4
 800ccc2:	d9fa      	bls.n	800ccba <_free_r+0x42>
 800ccc4:	6811      	ldr	r1, [r2, #0]
 800ccc6:	1850      	adds	r0, r2, r1
 800ccc8:	42a0      	cmp	r0, r4
 800ccca:	d10b      	bne.n	800cce4 <_free_r+0x6c>
 800cccc:	6820      	ldr	r0, [r4, #0]
 800ccce:	4401      	add	r1, r0
 800ccd0:	1850      	adds	r0, r2, r1
 800ccd2:	4283      	cmp	r3, r0
 800ccd4:	6011      	str	r1, [r2, #0]
 800ccd6:	d1e0      	bne.n	800cc9a <_free_r+0x22>
 800ccd8:	6818      	ldr	r0, [r3, #0]
 800ccda:	685b      	ldr	r3, [r3, #4]
 800ccdc:	6053      	str	r3, [r2, #4]
 800ccde:	4408      	add	r0, r1
 800cce0:	6010      	str	r0, [r2, #0]
 800cce2:	e7da      	b.n	800cc9a <_free_r+0x22>
 800cce4:	d902      	bls.n	800ccec <_free_r+0x74>
 800cce6:	230c      	movs	r3, #12
 800cce8:	602b      	str	r3, [r5, #0]
 800ccea:	e7d6      	b.n	800cc9a <_free_r+0x22>
 800ccec:	6820      	ldr	r0, [r4, #0]
 800ccee:	1821      	adds	r1, r4, r0
 800ccf0:	428b      	cmp	r3, r1
 800ccf2:	bf04      	itt	eq
 800ccf4:	6819      	ldreq	r1, [r3, #0]
 800ccf6:	685b      	ldreq	r3, [r3, #4]
 800ccf8:	6063      	str	r3, [r4, #4]
 800ccfa:	bf04      	itt	eq
 800ccfc:	1809      	addeq	r1, r1, r0
 800ccfe:	6021      	streq	r1, [r4, #0]
 800cd00:	6054      	str	r4, [r2, #4]
 800cd02:	e7ca      	b.n	800cc9a <_free_r+0x22>
 800cd04:	bd38      	pop	{r3, r4, r5, pc}
 800cd06:	bf00      	nop
 800cd08:	20000f38 	.word	0x20000f38

0800cd0c <malloc>:
 800cd0c:	4b02      	ldr	r3, [pc, #8]	@ (800cd18 <malloc+0xc>)
 800cd0e:	4601      	mov	r1, r0
 800cd10:	6818      	ldr	r0, [r3, #0]
 800cd12:	f000 b825 	b.w	800cd60 <_malloc_r>
 800cd16:	bf00      	nop
 800cd18:	20000024 	.word	0x20000024

0800cd1c <sbrk_aligned>:
 800cd1c:	b570      	push	{r4, r5, r6, lr}
 800cd1e:	4e0f      	ldr	r6, [pc, #60]	@ (800cd5c <sbrk_aligned+0x40>)
 800cd20:	460c      	mov	r4, r1
 800cd22:	6831      	ldr	r1, [r6, #0]
 800cd24:	4605      	mov	r5, r0
 800cd26:	b911      	cbnz	r1, 800cd2e <sbrk_aligned+0x12>
 800cd28:	f001 fe04 	bl	800e934 <_sbrk_r>
 800cd2c:	6030      	str	r0, [r6, #0]
 800cd2e:	4621      	mov	r1, r4
 800cd30:	4628      	mov	r0, r5
 800cd32:	f001 fdff 	bl	800e934 <_sbrk_r>
 800cd36:	1c43      	adds	r3, r0, #1
 800cd38:	d103      	bne.n	800cd42 <sbrk_aligned+0x26>
 800cd3a:	f04f 34ff 	mov.w	r4, #4294967295
 800cd3e:	4620      	mov	r0, r4
 800cd40:	bd70      	pop	{r4, r5, r6, pc}
 800cd42:	1cc4      	adds	r4, r0, #3
 800cd44:	f024 0403 	bic.w	r4, r4, #3
 800cd48:	42a0      	cmp	r0, r4
 800cd4a:	d0f8      	beq.n	800cd3e <sbrk_aligned+0x22>
 800cd4c:	1a21      	subs	r1, r4, r0
 800cd4e:	4628      	mov	r0, r5
 800cd50:	f001 fdf0 	bl	800e934 <_sbrk_r>
 800cd54:	3001      	adds	r0, #1
 800cd56:	d1f2      	bne.n	800cd3e <sbrk_aligned+0x22>
 800cd58:	e7ef      	b.n	800cd3a <sbrk_aligned+0x1e>
 800cd5a:	bf00      	nop
 800cd5c:	20000f34 	.word	0x20000f34

0800cd60 <_malloc_r>:
 800cd60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd64:	1ccd      	adds	r5, r1, #3
 800cd66:	f025 0503 	bic.w	r5, r5, #3
 800cd6a:	3508      	adds	r5, #8
 800cd6c:	2d0c      	cmp	r5, #12
 800cd6e:	bf38      	it	cc
 800cd70:	250c      	movcc	r5, #12
 800cd72:	2d00      	cmp	r5, #0
 800cd74:	4606      	mov	r6, r0
 800cd76:	db01      	blt.n	800cd7c <_malloc_r+0x1c>
 800cd78:	42a9      	cmp	r1, r5
 800cd7a:	d904      	bls.n	800cd86 <_malloc_r+0x26>
 800cd7c:	230c      	movs	r3, #12
 800cd7e:	6033      	str	r3, [r6, #0]
 800cd80:	2000      	movs	r0, #0
 800cd82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ce5c <_malloc_r+0xfc>
 800cd8a:	f000 f869 	bl	800ce60 <__malloc_lock>
 800cd8e:	f8d8 3000 	ldr.w	r3, [r8]
 800cd92:	461c      	mov	r4, r3
 800cd94:	bb44      	cbnz	r4, 800cde8 <_malloc_r+0x88>
 800cd96:	4629      	mov	r1, r5
 800cd98:	4630      	mov	r0, r6
 800cd9a:	f7ff ffbf 	bl	800cd1c <sbrk_aligned>
 800cd9e:	1c43      	adds	r3, r0, #1
 800cda0:	4604      	mov	r4, r0
 800cda2:	d158      	bne.n	800ce56 <_malloc_r+0xf6>
 800cda4:	f8d8 4000 	ldr.w	r4, [r8]
 800cda8:	4627      	mov	r7, r4
 800cdaa:	2f00      	cmp	r7, #0
 800cdac:	d143      	bne.n	800ce36 <_malloc_r+0xd6>
 800cdae:	2c00      	cmp	r4, #0
 800cdb0:	d04b      	beq.n	800ce4a <_malloc_r+0xea>
 800cdb2:	6823      	ldr	r3, [r4, #0]
 800cdb4:	4639      	mov	r1, r7
 800cdb6:	4630      	mov	r0, r6
 800cdb8:	eb04 0903 	add.w	r9, r4, r3
 800cdbc:	f001 fdba 	bl	800e934 <_sbrk_r>
 800cdc0:	4581      	cmp	r9, r0
 800cdc2:	d142      	bne.n	800ce4a <_malloc_r+0xea>
 800cdc4:	6821      	ldr	r1, [r4, #0]
 800cdc6:	1a6d      	subs	r5, r5, r1
 800cdc8:	4629      	mov	r1, r5
 800cdca:	4630      	mov	r0, r6
 800cdcc:	f7ff ffa6 	bl	800cd1c <sbrk_aligned>
 800cdd0:	3001      	adds	r0, #1
 800cdd2:	d03a      	beq.n	800ce4a <_malloc_r+0xea>
 800cdd4:	6823      	ldr	r3, [r4, #0]
 800cdd6:	442b      	add	r3, r5
 800cdd8:	6023      	str	r3, [r4, #0]
 800cdda:	f8d8 3000 	ldr.w	r3, [r8]
 800cdde:	685a      	ldr	r2, [r3, #4]
 800cde0:	bb62      	cbnz	r2, 800ce3c <_malloc_r+0xdc>
 800cde2:	f8c8 7000 	str.w	r7, [r8]
 800cde6:	e00f      	b.n	800ce08 <_malloc_r+0xa8>
 800cde8:	6822      	ldr	r2, [r4, #0]
 800cdea:	1b52      	subs	r2, r2, r5
 800cdec:	d420      	bmi.n	800ce30 <_malloc_r+0xd0>
 800cdee:	2a0b      	cmp	r2, #11
 800cdf0:	d917      	bls.n	800ce22 <_malloc_r+0xc2>
 800cdf2:	1961      	adds	r1, r4, r5
 800cdf4:	42a3      	cmp	r3, r4
 800cdf6:	6025      	str	r5, [r4, #0]
 800cdf8:	bf18      	it	ne
 800cdfa:	6059      	strne	r1, [r3, #4]
 800cdfc:	6863      	ldr	r3, [r4, #4]
 800cdfe:	bf08      	it	eq
 800ce00:	f8c8 1000 	streq.w	r1, [r8]
 800ce04:	5162      	str	r2, [r4, r5]
 800ce06:	604b      	str	r3, [r1, #4]
 800ce08:	4630      	mov	r0, r6
 800ce0a:	f000 f82f 	bl	800ce6c <__malloc_unlock>
 800ce0e:	f104 000b 	add.w	r0, r4, #11
 800ce12:	1d23      	adds	r3, r4, #4
 800ce14:	f020 0007 	bic.w	r0, r0, #7
 800ce18:	1ac2      	subs	r2, r0, r3
 800ce1a:	bf1c      	itt	ne
 800ce1c:	1a1b      	subne	r3, r3, r0
 800ce1e:	50a3      	strne	r3, [r4, r2]
 800ce20:	e7af      	b.n	800cd82 <_malloc_r+0x22>
 800ce22:	6862      	ldr	r2, [r4, #4]
 800ce24:	42a3      	cmp	r3, r4
 800ce26:	bf0c      	ite	eq
 800ce28:	f8c8 2000 	streq.w	r2, [r8]
 800ce2c:	605a      	strne	r2, [r3, #4]
 800ce2e:	e7eb      	b.n	800ce08 <_malloc_r+0xa8>
 800ce30:	4623      	mov	r3, r4
 800ce32:	6864      	ldr	r4, [r4, #4]
 800ce34:	e7ae      	b.n	800cd94 <_malloc_r+0x34>
 800ce36:	463c      	mov	r4, r7
 800ce38:	687f      	ldr	r7, [r7, #4]
 800ce3a:	e7b6      	b.n	800cdaa <_malloc_r+0x4a>
 800ce3c:	461a      	mov	r2, r3
 800ce3e:	685b      	ldr	r3, [r3, #4]
 800ce40:	42a3      	cmp	r3, r4
 800ce42:	d1fb      	bne.n	800ce3c <_malloc_r+0xdc>
 800ce44:	2300      	movs	r3, #0
 800ce46:	6053      	str	r3, [r2, #4]
 800ce48:	e7de      	b.n	800ce08 <_malloc_r+0xa8>
 800ce4a:	230c      	movs	r3, #12
 800ce4c:	6033      	str	r3, [r6, #0]
 800ce4e:	4630      	mov	r0, r6
 800ce50:	f000 f80c 	bl	800ce6c <__malloc_unlock>
 800ce54:	e794      	b.n	800cd80 <_malloc_r+0x20>
 800ce56:	6005      	str	r5, [r0, #0]
 800ce58:	e7d6      	b.n	800ce08 <_malloc_r+0xa8>
 800ce5a:	bf00      	nop
 800ce5c:	20000f38 	.word	0x20000f38

0800ce60 <__malloc_lock>:
 800ce60:	4801      	ldr	r0, [pc, #4]	@ (800ce68 <__malloc_lock+0x8>)
 800ce62:	f7ff b898 	b.w	800bf96 <__retarget_lock_acquire_recursive>
 800ce66:	bf00      	nop
 800ce68:	20000f30 	.word	0x20000f30

0800ce6c <__malloc_unlock>:
 800ce6c:	4801      	ldr	r0, [pc, #4]	@ (800ce74 <__malloc_unlock+0x8>)
 800ce6e:	f7ff b893 	b.w	800bf98 <__retarget_lock_release_recursive>
 800ce72:	bf00      	nop
 800ce74:	20000f30 	.word	0x20000f30

0800ce78 <_Balloc>:
 800ce78:	b570      	push	{r4, r5, r6, lr}
 800ce7a:	69c6      	ldr	r6, [r0, #28]
 800ce7c:	4604      	mov	r4, r0
 800ce7e:	460d      	mov	r5, r1
 800ce80:	b976      	cbnz	r6, 800cea0 <_Balloc+0x28>
 800ce82:	2010      	movs	r0, #16
 800ce84:	f7ff ff42 	bl	800cd0c <malloc>
 800ce88:	4602      	mov	r2, r0
 800ce8a:	61e0      	str	r0, [r4, #28]
 800ce8c:	b920      	cbnz	r0, 800ce98 <_Balloc+0x20>
 800ce8e:	4b18      	ldr	r3, [pc, #96]	@ (800cef0 <_Balloc+0x78>)
 800ce90:	4818      	ldr	r0, [pc, #96]	@ (800cef4 <_Balloc+0x7c>)
 800ce92:	216b      	movs	r1, #107	@ 0x6b
 800ce94:	f001 fd68 	bl	800e968 <__assert_func>
 800ce98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce9c:	6006      	str	r6, [r0, #0]
 800ce9e:	60c6      	str	r6, [r0, #12]
 800cea0:	69e6      	ldr	r6, [r4, #28]
 800cea2:	68f3      	ldr	r3, [r6, #12]
 800cea4:	b183      	cbz	r3, 800cec8 <_Balloc+0x50>
 800cea6:	69e3      	ldr	r3, [r4, #28]
 800cea8:	68db      	ldr	r3, [r3, #12]
 800ceaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ceae:	b9b8      	cbnz	r0, 800cee0 <_Balloc+0x68>
 800ceb0:	2101      	movs	r1, #1
 800ceb2:	fa01 f605 	lsl.w	r6, r1, r5
 800ceb6:	1d72      	adds	r2, r6, #5
 800ceb8:	0092      	lsls	r2, r2, #2
 800ceba:	4620      	mov	r0, r4
 800cebc:	f001 fd72 	bl	800e9a4 <_calloc_r>
 800cec0:	b160      	cbz	r0, 800cedc <_Balloc+0x64>
 800cec2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cec6:	e00e      	b.n	800cee6 <_Balloc+0x6e>
 800cec8:	2221      	movs	r2, #33	@ 0x21
 800ceca:	2104      	movs	r1, #4
 800cecc:	4620      	mov	r0, r4
 800cece:	f001 fd69 	bl	800e9a4 <_calloc_r>
 800ced2:	69e3      	ldr	r3, [r4, #28]
 800ced4:	60f0      	str	r0, [r6, #12]
 800ced6:	68db      	ldr	r3, [r3, #12]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d1e4      	bne.n	800cea6 <_Balloc+0x2e>
 800cedc:	2000      	movs	r0, #0
 800cede:	bd70      	pop	{r4, r5, r6, pc}
 800cee0:	6802      	ldr	r2, [r0, #0]
 800cee2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cee6:	2300      	movs	r3, #0
 800cee8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ceec:	e7f7      	b.n	800cede <_Balloc+0x66>
 800ceee:	bf00      	nop
 800cef0:	08010f4a 	.word	0x08010f4a
 800cef4:	08010fca 	.word	0x08010fca

0800cef8 <_Bfree>:
 800cef8:	b570      	push	{r4, r5, r6, lr}
 800cefa:	69c6      	ldr	r6, [r0, #28]
 800cefc:	4605      	mov	r5, r0
 800cefe:	460c      	mov	r4, r1
 800cf00:	b976      	cbnz	r6, 800cf20 <_Bfree+0x28>
 800cf02:	2010      	movs	r0, #16
 800cf04:	f7ff ff02 	bl	800cd0c <malloc>
 800cf08:	4602      	mov	r2, r0
 800cf0a:	61e8      	str	r0, [r5, #28]
 800cf0c:	b920      	cbnz	r0, 800cf18 <_Bfree+0x20>
 800cf0e:	4b09      	ldr	r3, [pc, #36]	@ (800cf34 <_Bfree+0x3c>)
 800cf10:	4809      	ldr	r0, [pc, #36]	@ (800cf38 <_Bfree+0x40>)
 800cf12:	218f      	movs	r1, #143	@ 0x8f
 800cf14:	f001 fd28 	bl	800e968 <__assert_func>
 800cf18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf1c:	6006      	str	r6, [r0, #0]
 800cf1e:	60c6      	str	r6, [r0, #12]
 800cf20:	b13c      	cbz	r4, 800cf32 <_Bfree+0x3a>
 800cf22:	69eb      	ldr	r3, [r5, #28]
 800cf24:	6862      	ldr	r2, [r4, #4]
 800cf26:	68db      	ldr	r3, [r3, #12]
 800cf28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cf2c:	6021      	str	r1, [r4, #0]
 800cf2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cf32:	bd70      	pop	{r4, r5, r6, pc}
 800cf34:	08010f4a 	.word	0x08010f4a
 800cf38:	08010fca 	.word	0x08010fca

0800cf3c <__multadd>:
 800cf3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf40:	690d      	ldr	r5, [r1, #16]
 800cf42:	4607      	mov	r7, r0
 800cf44:	460c      	mov	r4, r1
 800cf46:	461e      	mov	r6, r3
 800cf48:	f101 0c14 	add.w	ip, r1, #20
 800cf4c:	2000      	movs	r0, #0
 800cf4e:	f8dc 3000 	ldr.w	r3, [ip]
 800cf52:	b299      	uxth	r1, r3
 800cf54:	fb02 6101 	mla	r1, r2, r1, r6
 800cf58:	0c1e      	lsrs	r6, r3, #16
 800cf5a:	0c0b      	lsrs	r3, r1, #16
 800cf5c:	fb02 3306 	mla	r3, r2, r6, r3
 800cf60:	b289      	uxth	r1, r1
 800cf62:	3001      	adds	r0, #1
 800cf64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cf68:	4285      	cmp	r5, r0
 800cf6a:	f84c 1b04 	str.w	r1, [ip], #4
 800cf6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cf72:	dcec      	bgt.n	800cf4e <__multadd+0x12>
 800cf74:	b30e      	cbz	r6, 800cfba <__multadd+0x7e>
 800cf76:	68a3      	ldr	r3, [r4, #8]
 800cf78:	42ab      	cmp	r3, r5
 800cf7a:	dc19      	bgt.n	800cfb0 <__multadd+0x74>
 800cf7c:	6861      	ldr	r1, [r4, #4]
 800cf7e:	4638      	mov	r0, r7
 800cf80:	3101      	adds	r1, #1
 800cf82:	f7ff ff79 	bl	800ce78 <_Balloc>
 800cf86:	4680      	mov	r8, r0
 800cf88:	b928      	cbnz	r0, 800cf96 <__multadd+0x5a>
 800cf8a:	4602      	mov	r2, r0
 800cf8c:	4b0c      	ldr	r3, [pc, #48]	@ (800cfc0 <__multadd+0x84>)
 800cf8e:	480d      	ldr	r0, [pc, #52]	@ (800cfc4 <__multadd+0x88>)
 800cf90:	21ba      	movs	r1, #186	@ 0xba
 800cf92:	f001 fce9 	bl	800e968 <__assert_func>
 800cf96:	6922      	ldr	r2, [r4, #16]
 800cf98:	3202      	adds	r2, #2
 800cf9a:	f104 010c 	add.w	r1, r4, #12
 800cf9e:	0092      	lsls	r2, r2, #2
 800cfa0:	300c      	adds	r0, #12
 800cfa2:	f7fe fffa 	bl	800bf9a <memcpy>
 800cfa6:	4621      	mov	r1, r4
 800cfa8:	4638      	mov	r0, r7
 800cfaa:	f7ff ffa5 	bl	800cef8 <_Bfree>
 800cfae:	4644      	mov	r4, r8
 800cfb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cfb4:	3501      	adds	r5, #1
 800cfb6:	615e      	str	r6, [r3, #20]
 800cfb8:	6125      	str	r5, [r4, #16]
 800cfba:	4620      	mov	r0, r4
 800cfbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfc0:	08010fb9 	.word	0x08010fb9
 800cfc4:	08010fca 	.word	0x08010fca

0800cfc8 <__s2b>:
 800cfc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfcc:	460c      	mov	r4, r1
 800cfce:	4615      	mov	r5, r2
 800cfd0:	461f      	mov	r7, r3
 800cfd2:	2209      	movs	r2, #9
 800cfd4:	3308      	adds	r3, #8
 800cfd6:	4606      	mov	r6, r0
 800cfd8:	fb93 f3f2 	sdiv	r3, r3, r2
 800cfdc:	2100      	movs	r1, #0
 800cfde:	2201      	movs	r2, #1
 800cfe0:	429a      	cmp	r2, r3
 800cfe2:	db09      	blt.n	800cff8 <__s2b+0x30>
 800cfe4:	4630      	mov	r0, r6
 800cfe6:	f7ff ff47 	bl	800ce78 <_Balloc>
 800cfea:	b940      	cbnz	r0, 800cffe <__s2b+0x36>
 800cfec:	4602      	mov	r2, r0
 800cfee:	4b19      	ldr	r3, [pc, #100]	@ (800d054 <__s2b+0x8c>)
 800cff0:	4819      	ldr	r0, [pc, #100]	@ (800d058 <__s2b+0x90>)
 800cff2:	21d3      	movs	r1, #211	@ 0xd3
 800cff4:	f001 fcb8 	bl	800e968 <__assert_func>
 800cff8:	0052      	lsls	r2, r2, #1
 800cffa:	3101      	adds	r1, #1
 800cffc:	e7f0      	b.n	800cfe0 <__s2b+0x18>
 800cffe:	9b08      	ldr	r3, [sp, #32]
 800d000:	6143      	str	r3, [r0, #20]
 800d002:	2d09      	cmp	r5, #9
 800d004:	f04f 0301 	mov.w	r3, #1
 800d008:	6103      	str	r3, [r0, #16]
 800d00a:	dd16      	ble.n	800d03a <__s2b+0x72>
 800d00c:	f104 0909 	add.w	r9, r4, #9
 800d010:	46c8      	mov	r8, r9
 800d012:	442c      	add	r4, r5
 800d014:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d018:	4601      	mov	r1, r0
 800d01a:	3b30      	subs	r3, #48	@ 0x30
 800d01c:	220a      	movs	r2, #10
 800d01e:	4630      	mov	r0, r6
 800d020:	f7ff ff8c 	bl	800cf3c <__multadd>
 800d024:	45a0      	cmp	r8, r4
 800d026:	d1f5      	bne.n	800d014 <__s2b+0x4c>
 800d028:	f1a5 0408 	sub.w	r4, r5, #8
 800d02c:	444c      	add	r4, r9
 800d02e:	1b2d      	subs	r5, r5, r4
 800d030:	1963      	adds	r3, r4, r5
 800d032:	42bb      	cmp	r3, r7
 800d034:	db04      	blt.n	800d040 <__s2b+0x78>
 800d036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d03a:	340a      	adds	r4, #10
 800d03c:	2509      	movs	r5, #9
 800d03e:	e7f6      	b.n	800d02e <__s2b+0x66>
 800d040:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d044:	4601      	mov	r1, r0
 800d046:	3b30      	subs	r3, #48	@ 0x30
 800d048:	220a      	movs	r2, #10
 800d04a:	4630      	mov	r0, r6
 800d04c:	f7ff ff76 	bl	800cf3c <__multadd>
 800d050:	e7ee      	b.n	800d030 <__s2b+0x68>
 800d052:	bf00      	nop
 800d054:	08010fb9 	.word	0x08010fb9
 800d058:	08010fca 	.word	0x08010fca

0800d05c <__hi0bits>:
 800d05c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d060:	4603      	mov	r3, r0
 800d062:	bf36      	itet	cc
 800d064:	0403      	lslcc	r3, r0, #16
 800d066:	2000      	movcs	r0, #0
 800d068:	2010      	movcc	r0, #16
 800d06a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d06e:	bf3c      	itt	cc
 800d070:	021b      	lslcc	r3, r3, #8
 800d072:	3008      	addcc	r0, #8
 800d074:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d078:	bf3c      	itt	cc
 800d07a:	011b      	lslcc	r3, r3, #4
 800d07c:	3004      	addcc	r0, #4
 800d07e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d082:	bf3c      	itt	cc
 800d084:	009b      	lslcc	r3, r3, #2
 800d086:	3002      	addcc	r0, #2
 800d088:	2b00      	cmp	r3, #0
 800d08a:	db05      	blt.n	800d098 <__hi0bits+0x3c>
 800d08c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d090:	f100 0001 	add.w	r0, r0, #1
 800d094:	bf08      	it	eq
 800d096:	2020      	moveq	r0, #32
 800d098:	4770      	bx	lr

0800d09a <__lo0bits>:
 800d09a:	6803      	ldr	r3, [r0, #0]
 800d09c:	4602      	mov	r2, r0
 800d09e:	f013 0007 	ands.w	r0, r3, #7
 800d0a2:	d00b      	beq.n	800d0bc <__lo0bits+0x22>
 800d0a4:	07d9      	lsls	r1, r3, #31
 800d0a6:	d421      	bmi.n	800d0ec <__lo0bits+0x52>
 800d0a8:	0798      	lsls	r0, r3, #30
 800d0aa:	bf49      	itett	mi
 800d0ac:	085b      	lsrmi	r3, r3, #1
 800d0ae:	089b      	lsrpl	r3, r3, #2
 800d0b0:	2001      	movmi	r0, #1
 800d0b2:	6013      	strmi	r3, [r2, #0]
 800d0b4:	bf5c      	itt	pl
 800d0b6:	6013      	strpl	r3, [r2, #0]
 800d0b8:	2002      	movpl	r0, #2
 800d0ba:	4770      	bx	lr
 800d0bc:	b299      	uxth	r1, r3
 800d0be:	b909      	cbnz	r1, 800d0c4 <__lo0bits+0x2a>
 800d0c0:	0c1b      	lsrs	r3, r3, #16
 800d0c2:	2010      	movs	r0, #16
 800d0c4:	b2d9      	uxtb	r1, r3
 800d0c6:	b909      	cbnz	r1, 800d0cc <__lo0bits+0x32>
 800d0c8:	3008      	adds	r0, #8
 800d0ca:	0a1b      	lsrs	r3, r3, #8
 800d0cc:	0719      	lsls	r1, r3, #28
 800d0ce:	bf04      	itt	eq
 800d0d0:	091b      	lsreq	r3, r3, #4
 800d0d2:	3004      	addeq	r0, #4
 800d0d4:	0799      	lsls	r1, r3, #30
 800d0d6:	bf04      	itt	eq
 800d0d8:	089b      	lsreq	r3, r3, #2
 800d0da:	3002      	addeq	r0, #2
 800d0dc:	07d9      	lsls	r1, r3, #31
 800d0de:	d403      	bmi.n	800d0e8 <__lo0bits+0x4e>
 800d0e0:	085b      	lsrs	r3, r3, #1
 800d0e2:	f100 0001 	add.w	r0, r0, #1
 800d0e6:	d003      	beq.n	800d0f0 <__lo0bits+0x56>
 800d0e8:	6013      	str	r3, [r2, #0]
 800d0ea:	4770      	bx	lr
 800d0ec:	2000      	movs	r0, #0
 800d0ee:	4770      	bx	lr
 800d0f0:	2020      	movs	r0, #32
 800d0f2:	4770      	bx	lr

0800d0f4 <__i2b>:
 800d0f4:	b510      	push	{r4, lr}
 800d0f6:	460c      	mov	r4, r1
 800d0f8:	2101      	movs	r1, #1
 800d0fa:	f7ff febd 	bl	800ce78 <_Balloc>
 800d0fe:	4602      	mov	r2, r0
 800d100:	b928      	cbnz	r0, 800d10e <__i2b+0x1a>
 800d102:	4b05      	ldr	r3, [pc, #20]	@ (800d118 <__i2b+0x24>)
 800d104:	4805      	ldr	r0, [pc, #20]	@ (800d11c <__i2b+0x28>)
 800d106:	f240 1145 	movw	r1, #325	@ 0x145
 800d10a:	f001 fc2d 	bl	800e968 <__assert_func>
 800d10e:	2301      	movs	r3, #1
 800d110:	6144      	str	r4, [r0, #20]
 800d112:	6103      	str	r3, [r0, #16]
 800d114:	bd10      	pop	{r4, pc}
 800d116:	bf00      	nop
 800d118:	08010fb9 	.word	0x08010fb9
 800d11c:	08010fca 	.word	0x08010fca

0800d120 <__multiply>:
 800d120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d124:	4617      	mov	r7, r2
 800d126:	690a      	ldr	r2, [r1, #16]
 800d128:	693b      	ldr	r3, [r7, #16]
 800d12a:	429a      	cmp	r2, r3
 800d12c:	bfa8      	it	ge
 800d12e:	463b      	movge	r3, r7
 800d130:	4689      	mov	r9, r1
 800d132:	bfa4      	itt	ge
 800d134:	460f      	movge	r7, r1
 800d136:	4699      	movge	r9, r3
 800d138:	693d      	ldr	r5, [r7, #16]
 800d13a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	6879      	ldr	r1, [r7, #4]
 800d142:	eb05 060a 	add.w	r6, r5, sl
 800d146:	42b3      	cmp	r3, r6
 800d148:	b085      	sub	sp, #20
 800d14a:	bfb8      	it	lt
 800d14c:	3101      	addlt	r1, #1
 800d14e:	f7ff fe93 	bl	800ce78 <_Balloc>
 800d152:	b930      	cbnz	r0, 800d162 <__multiply+0x42>
 800d154:	4602      	mov	r2, r0
 800d156:	4b41      	ldr	r3, [pc, #260]	@ (800d25c <__multiply+0x13c>)
 800d158:	4841      	ldr	r0, [pc, #260]	@ (800d260 <__multiply+0x140>)
 800d15a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d15e:	f001 fc03 	bl	800e968 <__assert_func>
 800d162:	f100 0414 	add.w	r4, r0, #20
 800d166:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d16a:	4623      	mov	r3, r4
 800d16c:	2200      	movs	r2, #0
 800d16e:	4573      	cmp	r3, lr
 800d170:	d320      	bcc.n	800d1b4 <__multiply+0x94>
 800d172:	f107 0814 	add.w	r8, r7, #20
 800d176:	f109 0114 	add.w	r1, r9, #20
 800d17a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d17e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d182:	9302      	str	r3, [sp, #8]
 800d184:	1beb      	subs	r3, r5, r7
 800d186:	3b15      	subs	r3, #21
 800d188:	f023 0303 	bic.w	r3, r3, #3
 800d18c:	3304      	adds	r3, #4
 800d18e:	3715      	adds	r7, #21
 800d190:	42bd      	cmp	r5, r7
 800d192:	bf38      	it	cc
 800d194:	2304      	movcc	r3, #4
 800d196:	9301      	str	r3, [sp, #4]
 800d198:	9b02      	ldr	r3, [sp, #8]
 800d19a:	9103      	str	r1, [sp, #12]
 800d19c:	428b      	cmp	r3, r1
 800d19e:	d80c      	bhi.n	800d1ba <__multiply+0x9a>
 800d1a0:	2e00      	cmp	r6, #0
 800d1a2:	dd03      	ble.n	800d1ac <__multiply+0x8c>
 800d1a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	d055      	beq.n	800d258 <__multiply+0x138>
 800d1ac:	6106      	str	r6, [r0, #16]
 800d1ae:	b005      	add	sp, #20
 800d1b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b4:	f843 2b04 	str.w	r2, [r3], #4
 800d1b8:	e7d9      	b.n	800d16e <__multiply+0x4e>
 800d1ba:	f8b1 a000 	ldrh.w	sl, [r1]
 800d1be:	f1ba 0f00 	cmp.w	sl, #0
 800d1c2:	d01f      	beq.n	800d204 <__multiply+0xe4>
 800d1c4:	46c4      	mov	ip, r8
 800d1c6:	46a1      	mov	r9, r4
 800d1c8:	2700      	movs	r7, #0
 800d1ca:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d1ce:	f8d9 3000 	ldr.w	r3, [r9]
 800d1d2:	fa1f fb82 	uxth.w	fp, r2
 800d1d6:	b29b      	uxth	r3, r3
 800d1d8:	fb0a 330b 	mla	r3, sl, fp, r3
 800d1dc:	443b      	add	r3, r7
 800d1de:	f8d9 7000 	ldr.w	r7, [r9]
 800d1e2:	0c12      	lsrs	r2, r2, #16
 800d1e4:	0c3f      	lsrs	r7, r7, #16
 800d1e6:	fb0a 7202 	mla	r2, sl, r2, r7
 800d1ea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d1ee:	b29b      	uxth	r3, r3
 800d1f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1f4:	4565      	cmp	r5, ip
 800d1f6:	f849 3b04 	str.w	r3, [r9], #4
 800d1fa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d1fe:	d8e4      	bhi.n	800d1ca <__multiply+0xaa>
 800d200:	9b01      	ldr	r3, [sp, #4]
 800d202:	50e7      	str	r7, [r4, r3]
 800d204:	9b03      	ldr	r3, [sp, #12]
 800d206:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d20a:	3104      	adds	r1, #4
 800d20c:	f1b9 0f00 	cmp.w	r9, #0
 800d210:	d020      	beq.n	800d254 <__multiply+0x134>
 800d212:	6823      	ldr	r3, [r4, #0]
 800d214:	4647      	mov	r7, r8
 800d216:	46a4      	mov	ip, r4
 800d218:	f04f 0a00 	mov.w	sl, #0
 800d21c:	f8b7 b000 	ldrh.w	fp, [r7]
 800d220:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d224:	fb09 220b 	mla	r2, r9, fp, r2
 800d228:	4452      	add	r2, sl
 800d22a:	b29b      	uxth	r3, r3
 800d22c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d230:	f84c 3b04 	str.w	r3, [ip], #4
 800d234:	f857 3b04 	ldr.w	r3, [r7], #4
 800d238:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d23c:	f8bc 3000 	ldrh.w	r3, [ip]
 800d240:	fb09 330a 	mla	r3, r9, sl, r3
 800d244:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d248:	42bd      	cmp	r5, r7
 800d24a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d24e:	d8e5      	bhi.n	800d21c <__multiply+0xfc>
 800d250:	9a01      	ldr	r2, [sp, #4]
 800d252:	50a3      	str	r3, [r4, r2]
 800d254:	3404      	adds	r4, #4
 800d256:	e79f      	b.n	800d198 <__multiply+0x78>
 800d258:	3e01      	subs	r6, #1
 800d25a:	e7a1      	b.n	800d1a0 <__multiply+0x80>
 800d25c:	08010fb9 	.word	0x08010fb9
 800d260:	08010fca 	.word	0x08010fca

0800d264 <__pow5mult>:
 800d264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d268:	4615      	mov	r5, r2
 800d26a:	f012 0203 	ands.w	r2, r2, #3
 800d26e:	4607      	mov	r7, r0
 800d270:	460e      	mov	r6, r1
 800d272:	d007      	beq.n	800d284 <__pow5mult+0x20>
 800d274:	4c25      	ldr	r4, [pc, #148]	@ (800d30c <__pow5mult+0xa8>)
 800d276:	3a01      	subs	r2, #1
 800d278:	2300      	movs	r3, #0
 800d27a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d27e:	f7ff fe5d 	bl	800cf3c <__multadd>
 800d282:	4606      	mov	r6, r0
 800d284:	10ad      	asrs	r5, r5, #2
 800d286:	d03d      	beq.n	800d304 <__pow5mult+0xa0>
 800d288:	69fc      	ldr	r4, [r7, #28]
 800d28a:	b97c      	cbnz	r4, 800d2ac <__pow5mult+0x48>
 800d28c:	2010      	movs	r0, #16
 800d28e:	f7ff fd3d 	bl	800cd0c <malloc>
 800d292:	4602      	mov	r2, r0
 800d294:	61f8      	str	r0, [r7, #28]
 800d296:	b928      	cbnz	r0, 800d2a4 <__pow5mult+0x40>
 800d298:	4b1d      	ldr	r3, [pc, #116]	@ (800d310 <__pow5mult+0xac>)
 800d29a:	481e      	ldr	r0, [pc, #120]	@ (800d314 <__pow5mult+0xb0>)
 800d29c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d2a0:	f001 fb62 	bl	800e968 <__assert_func>
 800d2a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d2a8:	6004      	str	r4, [r0, #0]
 800d2aa:	60c4      	str	r4, [r0, #12]
 800d2ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d2b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d2b4:	b94c      	cbnz	r4, 800d2ca <__pow5mult+0x66>
 800d2b6:	f240 2171 	movw	r1, #625	@ 0x271
 800d2ba:	4638      	mov	r0, r7
 800d2bc:	f7ff ff1a 	bl	800d0f4 <__i2b>
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d2c6:	4604      	mov	r4, r0
 800d2c8:	6003      	str	r3, [r0, #0]
 800d2ca:	f04f 0900 	mov.w	r9, #0
 800d2ce:	07eb      	lsls	r3, r5, #31
 800d2d0:	d50a      	bpl.n	800d2e8 <__pow5mult+0x84>
 800d2d2:	4631      	mov	r1, r6
 800d2d4:	4622      	mov	r2, r4
 800d2d6:	4638      	mov	r0, r7
 800d2d8:	f7ff ff22 	bl	800d120 <__multiply>
 800d2dc:	4631      	mov	r1, r6
 800d2de:	4680      	mov	r8, r0
 800d2e0:	4638      	mov	r0, r7
 800d2e2:	f7ff fe09 	bl	800cef8 <_Bfree>
 800d2e6:	4646      	mov	r6, r8
 800d2e8:	106d      	asrs	r5, r5, #1
 800d2ea:	d00b      	beq.n	800d304 <__pow5mult+0xa0>
 800d2ec:	6820      	ldr	r0, [r4, #0]
 800d2ee:	b938      	cbnz	r0, 800d300 <__pow5mult+0x9c>
 800d2f0:	4622      	mov	r2, r4
 800d2f2:	4621      	mov	r1, r4
 800d2f4:	4638      	mov	r0, r7
 800d2f6:	f7ff ff13 	bl	800d120 <__multiply>
 800d2fa:	6020      	str	r0, [r4, #0]
 800d2fc:	f8c0 9000 	str.w	r9, [r0]
 800d300:	4604      	mov	r4, r0
 800d302:	e7e4      	b.n	800d2ce <__pow5mult+0x6a>
 800d304:	4630      	mov	r0, r6
 800d306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d30a:	bf00      	nop
 800d30c:	080110dc 	.word	0x080110dc
 800d310:	08010f4a 	.word	0x08010f4a
 800d314:	08010fca 	.word	0x08010fca

0800d318 <__lshift>:
 800d318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d31c:	460c      	mov	r4, r1
 800d31e:	6849      	ldr	r1, [r1, #4]
 800d320:	6923      	ldr	r3, [r4, #16]
 800d322:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d326:	68a3      	ldr	r3, [r4, #8]
 800d328:	4607      	mov	r7, r0
 800d32a:	4691      	mov	r9, r2
 800d32c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d330:	f108 0601 	add.w	r6, r8, #1
 800d334:	42b3      	cmp	r3, r6
 800d336:	db0b      	blt.n	800d350 <__lshift+0x38>
 800d338:	4638      	mov	r0, r7
 800d33a:	f7ff fd9d 	bl	800ce78 <_Balloc>
 800d33e:	4605      	mov	r5, r0
 800d340:	b948      	cbnz	r0, 800d356 <__lshift+0x3e>
 800d342:	4602      	mov	r2, r0
 800d344:	4b28      	ldr	r3, [pc, #160]	@ (800d3e8 <__lshift+0xd0>)
 800d346:	4829      	ldr	r0, [pc, #164]	@ (800d3ec <__lshift+0xd4>)
 800d348:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d34c:	f001 fb0c 	bl	800e968 <__assert_func>
 800d350:	3101      	adds	r1, #1
 800d352:	005b      	lsls	r3, r3, #1
 800d354:	e7ee      	b.n	800d334 <__lshift+0x1c>
 800d356:	2300      	movs	r3, #0
 800d358:	f100 0114 	add.w	r1, r0, #20
 800d35c:	f100 0210 	add.w	r2, r0, #16
 800d360:	4618      	mov	r0, r3
 800d362:	4553      	cmp	r3, sl
 800d364:	db33      	blt.n	800d3ce <__lshift+0xb6>
 800d366:	6920      	ldr	r0, [r4, #16]
 800d368:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d36c:	f104 0314 	add.w	r3, r4, #20
 800d370:	f019 091f 	ands.w	r9, r9, #31
 800d374:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d378:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d37c:	d02b      	beq.n	800d3d6 <__lshift+0xbe>
 800d37e:	f1c9 0e20 	rsb	lr, r9, #32
 800d382:	468a      	mov	sl, r1
 800d384:	2200      	movs	r2, #0
 800d386:	6818      	ldr	r0, [r3, #0]
 800d388:	fa00 f009 	lsl.w	r0, r0, r9
 800d38c:	4310      	orrs	r0, r2
 800d38e:	f84a 0b04 	str.w	r0, [sl], #4
 800d392:	f853 2b04 	ldr.w	r2, [r3], #4
 800d396:	459c      	cmp	ip, r3
 800d398:	fa22 f20e 	lsr.w	r2, r2, lr
 800d39c:	d8f3      	bhi.n	800d386 <__lshift+0x6e>
 800d39e:	ebac 0304 	sub.w	r3, ip, r4
 800d3a2:	3b15      	subs	r3, #21
 800d3a4:	f023 0303 	bic.w	r3, r3, #3
 800d3a8:	3304      	adds	r3, #4
 800d3aa:	f104 0015 	add.w	r0, r4, #21
 800d3ae:	4560      	cmp	r0, ip
 800d3b0:	bf88      	it	hi
 800d3b2:	2304      	movhi	r3, #4
 800d3b4:	50ca      	str	r2, [r1, r3]
 800d3b6:	b10a      	cbz	r2, 800d3bc <__lshift+0xa4>
 800d3b8:	f108 0602 	add.w	r6, r8, #2
 800d3bc:	3e01      	subs	r6, #1
 800d3be:	4638      	mov	r0, r7
 800d3c0:	612e      	str	r6, [r5, #16]
 800d3c2:	4621      	mov	r1, r4
 800d3c4:	f7ff fd98 	bl	800cef8 <_Bfree>
 800d3c8:	4628      	mov	r0, r5
 800d3ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800d3d2:	3301      	adds	r3, #1
 800d3d4:	e7c5      	b.n	800d362 <__lshift+0x4a>
 800d3d6:	3904      	subs	r1, #4
 800d3d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800d3e0:	459c      	cmp	ip, r3
 800d3e2:	d8f9      	bhi.n	800d3d8 <__lshift+0xc0>
 800d3e4:	e7ea      	b.n	800d3bc <__lshift+0xa4>
 800d3e6:	bf00      	nop
 800d3e8:	08010fb9 	.word	0x08010fb9
 800d3ec:	08010fca 	.word	0x08010fca

0800d3f0 <__mcmp>:
 800d3f0:	690a      	ldr	r2, [r1, #16]
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	6900      	ldr	r0, [r0, #16]
 800d3f6:	1a80      	subs	r0, r0, r2
 800d3f8:	b530      	push	{r4, r5, lr}
 800d3fa:	d10e      	bne.n	800d41a <__mcmp+0x2a>
 800d3fc:	3314      	adds	r3, #20
 800d3fe:	3114      	adds	r1, #20
 800d400:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d404:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d408:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d40c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d410:	4295      	cmp	r5, r2
 800d412:	d003      	beq.n	800d41c <__mcmp+0x2c>
 800d414:	d205      	bcs.n	800d422 <__mcmp+0x32>
 800d416:	f04f 30ff 	mov.w	r0, #4294967295
 800d41a:	bd30      	pop	{r4, r5, pc}
 800d41c:	42a3      	cmp	r3, r4
 800d41e:	d3f3      	bcc.n	800d408 <__mcmp+0x18>
 800d420:	e7fb      	b.n	800d41a <__mcmp+0x2a>
 800d422:	2001      	movs	r0, #1
 800d424:	e7f9      	b.n	800d41a <__mcmp+0x2a>
	...

0800d428 <__mdiff>:
 800d428:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d42c:	4689      	mov	r9, r1
 800d42e:	4606      	mov	r6, r0
 800d430:	4611      	mov	r1, r2
 800d432:	4648      	mov	r0, r9
 800d434:	4614      	mov	r4, r2
 800d436:	f7ff ffdb 	bl	800d3f0 <__mcmp>
 800d43a:	1e05      	subs	r5, r0, #0
 800d43c:	d112      	bne.n	800d464 <__mdiff+0x3c>
 800d43e:	4629      	mov	r1, r5
 800d440:	4630      	mov	r0, r6
 800d442:	f7ff fd19 	bl	800ce78 <_Balloc>
 800d446:	4602      	mov	r2, r0
 800d448:	b928      	cbnz	r0, 800d456 <__mdiff+0x2e>
 800d44a:	4b3f      	ldr	r3, [pc, #252]	@ (800d548 <__mdiff+0x120>)
 800d44c:	f240 2137 	movw	r1, #567	@ 0x237
 800d450:	483e      	ldr	r0, [pc, #248]	@ (800d54c <__mdiff+0x124>)
 800d452:	f001 fa89 	bl	800e968 <__assert_func>
 800d456:	2301      	movs	r3, #1
 800d458:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d45c:	4610      	mov	r0, r2
 800d45e:	b003      	add	sp, #12
 800d460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d464:	bfbc      	itt	lt
 800d466:	464b      	movlt	r3, r9
 800d468:	46a1      	movlt	r9, r4
 800d46a:	4630      	mov	r0, r6
 800d46c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d470:	bfba      	itte	lt
 800d472:	461c      	movlt	r4, r3
 800d474:	2501      	movlt	r5, #1
 800d476:	2500      	movge	r5, #0
 800d478:	f7ff fcfe 	bl	800ce78 <_Balloc>
 800d47c:	4602      	mov	r2, r0
 800d47e:	b918      	cbnz	r0, 800d488 <__mdiff+0x60>
 800d480:	4b31      	ldr	r3, [pc, #196]	@ (800d548 <__mdiff+0x120>)
 800d482:	f240 2145 	movw	r1, #581	@ 0x245
 800d486:	e7e3      	b.n	800d450 <__mdiff+0x28>
 800d488:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d48c:	6926      	ldr	r6, [r4, #16]
 800d48e:	60c5      	str	r5, [r0, #12]
 800d490:	f109 0310 	add.w	r3, r9, #16
 800d494:	f109 0514 	add.w	r5, r9, #20
 800d498:	f104 0e14 	add.w	lr, r4, #20
 800d49c:	f100 0b14 	add.w	fp, r0, #20
 800d4a0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d4a4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d4a8:	9301      	str	r3, [sp, #4]
 800d4aa:	46d9      	mov	r9, fp
 800d4ac:	f04f 0c00 	mov.w	ip, #0
 800d4b0:	9b01      	ldr	r3, [sp, #4]
 800d4b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d4b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d4ba:	9301      	str	r3, [sp, #4]
 800d4bc:	fa1f f38a 	uxth.w	r3, sl
 800d4c0:	4619      	mov	r1, r3
 800d4c2:	b283      	uxth	r3, r0
 800d4c4:	1acb      	subs	r3, r1, r3
 800d4c6:	0c00      	lsrs	r0, r0, #16
 800d4c8:	4463      	add	r3, ip
 800d4ca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d4ce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d4d2:	b29b      	uxth	r3, r3
 800d4d4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d4d8:	4576      	cmp	r6, lr
 800d4da:	f849 3b04 	str.w	r3, [r9], #4
 800d4de:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d4e2:	d8e5      	bhi.n	800d4b0 <__mdiff+0x88>
 800d4e4:	1b33      	subs	r3, r6, r4
 800d4e6:	3b15      	subs	r3, #21
 800d4e8:	f023 0303 	bic.w	r3, r3, #3
 800d4ec:	3415      	adds	r4, #21
 800d4ee:	3304      	adds	r3, #4
 800d4f0:	42a6      	cmp	r6, r4
 800d4f2:	bf38      	it	cc
 800d4f4:	2304      	movcc	r3, #4
 800d4f6:	441d      	add	r5, r3
 800d4f8:	445b      	add	r3, fp
 800d4fa:	461e      	mov	r6, r3
 800d4fc:	462c      	mov	r4, r5
 800d4fe:	4544      	cmp	r4, r8
 800d500:	d30e      	bcc.n	800d520 <__mdiff+0xf8>
 800d502:	f108 0103 	add.w	r1, r8, #3
 800d506:	1b49      	subs	r1, r1, r5
 800d508:	f021 0103 	bic.w	r1, r1, #3
 800d50c:	3d03      	subs	r5, #3
 800d50e:	45a8      	cmp	r8, r5
 800d510:	bf38      	it	cc
 800d512:	2100      	movcc	r1, #0
 800d514:	440b      	add	r3, r1
 800d516:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d51a:	b191      	cbz	r1, 800d542 <__mdiff+0x11a>
 800d51c:	6117      	str	r7, [r2, #16]
 800d51e:	e79d      	b.n	800d45c <__mdiff+0x34>
 800d520:	f854 1b04 	ldr.w	r1, [r4], #4
 800d524:	46e6      	mov	lr, ip
 800d526:	0c08      	lsrs	r0, r1, #16
 800d528:	fa1c fc81 	uxtah	ip, ip, r1
 800d52c:	4471      	add	r1, lr
 800d52e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d532:	b289      	uxth	r1, r1
 800d534:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d538:	f846 1b04 	str.w	r1, [r6], #4
 800d53c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d540:	e7dd      	b.n	800d4fe <__mdiff+0xd6>
 800d542:	3f01      	subs	r7, #1
 800d544:	e7e7      	b.n	800d516 <__mdiff+0xee>
 800d546:	bf00      	nop
 800d548:	08010fb9 	.word	0x08010fb9
 800d54c:	08010fca 	.word	0x08010fca

0800d550 <__ulp>:
 800d550:	b082      	sub	sp, #8
 800d552:	ed8d 0b00 	vstr	d0, [sp]
 800d556:	9a01      	ldr	r2, [sp, #4]
 800d558:	4b0f      	ldr	r3, [pc, #60]	@ (800d598 <__ulp+0x48>)
 800d55a:	4013      	ands	r3, r2
 800d55c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d560:	2b00      	cmp	r3, #0
 800d562:	dc08      	bgt.n	800d576 <__ulp+0x26>
 800d564:	425b      	negs	r3, r3
 800d566:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d56a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d56e:	da04      	bge.n	800d57a <__ulp+0x2a>
 800d570:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d574:	4113      	asrs	r3, r2
 800d576:	2200      	movs	r2, #0
 800d578:	e008      	b.n	800d58c <__ulp+0x3c>
 800d57a:	f1a2 0314 	sub.w	r3, r2, #20
 800d57e:	2b1e      	cmp	r3, #30
 800d580:	bfda      	itte	le
 800d582:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d586:	40da      	lsrle	r2, r3
 800d588:	2201      	movgt	r2, #1
 800d58a:	2300      	movs	r3, #0
 800d58c:	4619      	mov	r1, r3
 800d58e:	4610      	mov	r0, r2
 800d590:	ec41 0b10 	vmov	d0, r0, r1
 800d594:	b002      	add	sp, #8
 800d596:	4770      	bx	lr
 800d598:	7ff00000 	.word	0x7ff00000

0800d59c <__b2d>:
 800d59c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5a0:	6906      	ldr	r6, [r0, #16]
 800d5a2:	f100 0814 	add.w	r8, r0, #20
 800d5a6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d5aa:	1f37      	subs	r7, r6, #4
 800d5ac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d5b0:	4610      	mov	r0, r2
 800d5b2:	f7ff fd53 	bl	800d05c <__hi0bits>
 800d5b6:	f1c0 0320 	rsb	r3, r0, #32
 800d5ba:	280a      	cmp	r0, #10
 800d5bc:	600b      	str	r3, [r1, #0]
 800d5be:	491b      	ldr	r1, [pc, #108]	@ (800d62c <__b2d+0x90>)
 800d5c0:	dc15      	bgt.n	800d5ee <__b2d+0x52>
 800d5c2:	f1c0 0c0b 	rsb	ip, r0, #11
 800d5c6:	fa22 f30c 	lsr.w	r3, r2, ip
 800d5ca:	45b8      	cmp	r8, r7
 800d5cc:	ea43 0501 	orr.w	r5, r3, r1
 800d5d0:	bf34      	ite	cc
 800d5d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d5d6:	2300      	movcs	r3, #0
 800d5d8:	3015      	adds	r0, #21
 800d5da:	fa02 f000 	lsl.w	r0, r2, r0
 800d5de:	fa23 f30c 	lsr.w	r3, r3, ip
 800d5e2:	4303      	orrs	r3, r0
 800d5e4:	461c      	mov	r4, r3
 800d5e6:	ec45 4b10 	vmov	d0, r4, r5
 800d5ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5ee:	45b8      	cmp	r8, r7
 800d5f0:	bf3a      	itte	cc
 800d5f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d5f6:	f1a6 0708 	subcc.w	r7, r6, #8
 800d5fa:	2300      	movcs	r3, #0
 800d5fc:	380b      	subs	r0, #11
 800d5fe:	d012      	beq.n	800d626 <__b2d+0x8a>
 800d600:	f1c0 0120 	rsb	r1, r0, #32
 800d604:	fa23 f401 	lsr.w	r4, r3, r1
 800d608:	4082      	lsls	r2, r0
 800d60a:	4322      	orrs	r2, r4
 800d60c:	4547      	cmp	r7, r8
 800d60e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d612:	bf8c      	ite	hi
 800d614:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d618:	2200      	movls	r2, #0
 800d61a:	4083      	lsls	r3, r0
 800d61c:	40ca      	lsrs	r2, r1
 800d61e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d622:	4313      	orrs	r3, r2
 800d624:	e7de      	b.n	800d5e4 <__b2d+0x48>
 800d626:	ea42 0501 	orr.w	r5, r2, r1
 800d62a:	e7db      	b.n	800d5e4 <__b2d+0x48>
 800d62c:	3ff00000 	.word	0x3ff00000

0800d630 <__d2b>:
 800d630:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d634:	460f      	mov	r7, r1
 800d636:	2101      	movs	r1, #1
 800d638:	ec59 8b10 	vmov	r8, r9, d0
 800d63c:	4616      	mov	r6, r2
 800d63e:	f7ff fc1b 	bl	800ce78 <_Balloc>
 800d642:	4604      	mov	r4, r0
 800d644:	b930      	cbnz	r0, 800d654 <__d2b+0x24>
 800d646:	4602      	mov	r2, r0
 800d648:	4b23      	ldr	r3, [pc, #140]	@ (800d6d8 <__d2b+0xa8>)
 800d64a:	4824      	ldr	r0, [pc, #144]	@ (800d6dc <__d2b+0xac>)
 800d64c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d650:	f001 f98a 	bl	800e968 <__assert_func>
 800d654:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d658:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d65c:	b10d      	cbz	r5, 800d662 <__d2b+0x32>
 800d65e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d662:	9301      	str	r3, [sp, #4]
 800d664:	f1b8 0300 	subs.w	r3, r8, #0
 800d668:	d023      	beq.n	800d6b2 <__d2b+0x82>
 800d66a:	4668      	mov	r0, sp
 800d66c:	9300      	str	r3, [sp, #0]
 800d66e:	f7ff fd14 	bl	800d09a <__lo0bits>
 800d672:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d676:	b1d0      	cbz	r0, 800d6ae <__d2b+0x7e>
 800d678:	f1c0 0320 	rsb	r3, r0, #32
 800d67c:	fa02 f303 	lsl.w	r3, r2, r3
 800d680:	430b      	orrs	r3, r1
 800d682:	40c2      	lsrs	r2, r0
 800d684:	6163      	str	r3, [r4, #20]
 800d686:	9201      	str	r2, [sp, #4]
 800d688:	9b01      	ldr	r3, [sp, #4]
 800d68a:	61a3      	str	r3, [r4, #24]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	bf0c      	ite	eq
 800d690:	2201      	moveq	r2, #1
 800d692:	2202      	movne	r2, #2
 800d694:	6122      	str	r2, [r4, #16]
 800d696:	b1a5      	cbz	r5, 800d6c2 <__d2b+0x92>
 800d698:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d69c:	4405      	add	r5, r0
 800d69e:	603d      	str	r5, [r7, #0]
 800d6a0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d6a4:	6030      	str	r0, [r6, #0]
 800d6a6:	4620      	mov	r0, r4
 800d6a8:	b003      	add	sp, #12
 800d6aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6ae:	6161      	str	r1, [r4, #20]
 800d6b0:	e7ea      	b.n	800d688 <__d2b+0x58>
 800d6b2:	a801      	add	r0, sp, #4
 800d6b4:	f7ff fcf1 	bl	800d09a <__lo0bits>
 800d6b8:	9b01      	ldr	r3, [sp, #4]
 800d6ba:	6163      	str	r3, [r4, #20]
 800d6bc:	3020      	adds	r0, #32
 800d6be:	2201      	movs	r2, #1
 800d6c0:	e7e8      	b.n	800d694 <__d2b+0x64>
 800d6c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d6c6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d6ca:	6038      	str	r0, [r7, #0]
 800d6cc:	6918      	ldr	r0, [r3, #16]
 800d6ce:	f7ff fcc5 	bl	800d05c <__hi0bits>
 800d6d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d6d6:	e7e5      	b.n	800d6a4 <__d2b+0x74>
 800d6d8:	08010fb9 	.word	0x08010fb9
 800d6dc:	08010fca 	.word	0x08010fca

0800d6e0 <__ratio>:
 800d6e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6e4:	b085      	sub	sp, #20
 800d6e6:	e9cd 1000 	strd	r1, r0, [sp]
 800d6ea:	a902      	add	r1, sp, #8
 800d6ec:	f7ff ff56 	bl	800d59c <__b2d>
 800d6f0:	9800      	ldr	r0, [sp, #0]
 800d6f2:	a903      	add	r1, sp, #12
 800d6f4:	ec55 4b10 	vmov	r4, r5, d0
 800d6f8:	f7ff ff50 	bl	800d59c <__b2d>
 800d6fc:	9b01      	ldr	r3, [sp, #4]
 800d6fe:	6919      	ldr	r1, [r3, #16]
 800d700:	9b00      	ldr	r3, [sp, #0]
 800d702:	691b      	ldr	r3, [r3, #16]
 800d704:	1ac9      	subs	r1, r1, r3
 800d706:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d70a:	1a9b      	subs	r3, r3, r2
 800d70c:	ec5b ab10 	vmov	sl, fp, d0
 800d710:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d714:	2b00      	cmp	r3, #0
 800d716:	bfce      	itee	gt
 800d718:	462a      	movgt	r2, r5
 800d71a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d71e:	465a      	movle	r2, fp
 800d720:	462f      	mov	r7, r5
 800d722:	46d9      	mov	r9, fp
 800d724:	bfcc      	ite	gt
 800d726:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d72a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d72e:	464b      	mov	r3, r9
 800d730:	4652      	mov	r2, sl
 800d732:	4620      	mov	r0, r4
 800d734:	4639      	mov	r1, r7
 800d736:	f7f3 f8a9 	bl	800088c <__aeabi_ddiv>
 800d73a:	ec41 0b10 	vmov	d0, r0, r1
 800d73e:	b005      	add	sp, #20
 800d740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d744 <__copybits>:
 800d744:	3901      	subs	r1, #1
 800d746:	b570      	push	{r4, r5, r6, lr}
 800d748:	1149      	asrs	r1, r1, #5
 800d74a:	6914      	ldr	r4, [r2, #16]
 800d74c:	3101      	adds	r1, #1
 800d74e:	f102 0314 	add.w	r3, r2, #20
 800d752:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d756:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d75a:	1f05      	subs	r5, r0, #4
 800d75c:	42a3      	cmp	r3, r4
 800d75e:	d30c      	bcc.n	800d77a <__copybits+0x36>
 800d760:	1aa3      	subs	r3, r4, r2
 800d762:	3b11      	subs	r3, #17
 800d764:	f023 0303 	bic.w	r3, r3, #3
 800d768:	3211      	adds	r2, #17
 800d76a:	42a2      	cmp	r2, r4
 800d76c:	bf88      	it	hi
 800d76e:	2300      	movhi	r3, #0
 800d770:	4418      	add	r0, r3
 800d772:	2300      	movs	r3, #0
 800d774:	4288      	cmp	r0, r1
 800d776:	d305      	bcc.n	800d784 <__copybits+0x40>
 800d778:	bd70      	pop	{r4, r5, r6, pc}
 800d77a:	f853 6b04 	ldr.w	r6, [r3], #4
 800d77e:	f845 6f04 	str.w	r6, [r5, #4]!
 800d782:	e7eb      	b.n	800d75c <__copybits+0x18>
 800d784:	f840 3b04 	str.w	r3, [r0], #4
 800d788:	e7f4      	b.n	800d774 <__copybits+0x30>

0800d78a <__any_on>:
 800d78a:	f100 0214 	add.w	r2, r0, #20
 800d78e:	6900      	ldr	r0, [r0, #16]
 800d790:	114b      	asrs	r3, r1, #5
 800d792:	4298      	cmp	r0, r3
 800d794:	b510      	push	{r4, lr}
 800d796:	db11      	blt.n	800d7bc <__any_on+0x32>
 800d798:	dd0a      	ble.n	800d7b0 <__any_on+0x26>
 800d79a:	f011 011f 	ands.w	r1, r1, #31
 800d79e:	d007      	beq.n	800d7b0 <__any_on+0x26>
 800d7a0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d7a4:	fa24 f001 	lsr.w	r0, r4, r1
 800d7a8:	fa00 f101 	lsl.w	r1, r0, r1
 800d7ac:	428c      	cmp	r4, r1
 800d7ae:	d10b      	bne.n	800d7c8 <__any_on+0x3e>
 800d7b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d7b4:	4293      	cmp	r3, r2
 800d7b6:	d803      	bhi.n	800d7c0 <__any_on+0x36>
 800d7b8:	2000      	movs	r0, #0
 800d7ba:	bd10      	pop	{r4, pc}
 800d7bc:	4603      	mov	r3, r0
 800d7be:	e7f7      	b.n	800d7b0 <__any_on+0x26>
 800d7c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d7c4:	2900      	cmp	r1, #0
 800d7c6:	d0f5      	beq.n	800d7b4 <__any_on+0x2a>
 800d7c8:	2001      	movs	r0, #1
 800d7ca:	e7f6      	b.n	800d7ba <__any_on+0x30>

0800d7cc <sulp>:
 800d7cc:	b570      	push	{r4, r5, r6, lr}
 800d7ce:	4604      	mov	r4, r0
 800d7d0:	460d      	mov	r5, r1
 800d7d2:	ec45 4b10 	vmov	d0, r4, r5
 800d7d6:	4616      	mov	r6, r2
 800d7d8:	f7ff feba 	bl	800d550 <__ulp>
 800d7dc:	ec51 0b10 	vmov	r0, r1, d0
 800d7e0:	b17e      	cbz	r6, 800d802 <sulp+0x36>
 800d7e2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d7e6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	dd09      	ble.n	800d802 <sulp+0x36>
 800d7ee:	051b      	lsls	r3, r3, #20
 800d7f0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d7f4:	2400      	movs	r4, #0
 800d7f6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d7fa:	4622      	mov	r2, r4
 800d7fc:	462b      	mov	r3, r5
 800d7fe:	f7f2 ff1b 	bl	8000638 <__aeabi_dmul>
 800d802:	ec41 0b10 	vmov	d0, r0, r1
 800d806:	bd70      	pop	{r4, r5, r6, pc}

0800d808 <_strtod_l>:
 800d808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d80c:	b09f      	sub	sp, #124	@ 0x7c
 800d80e:	460c      	mov	r4, r1
 800d810:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d812:	2200      	movs	r2, #0
 800d814:	921a      	str	r2, [sp, #104]	@ 0x68
 800d816:	9005      	str	r0, [sp, #20]
 800d818:	f04f 0a00 	mov.w	sl, #0
 800d81c:	f04f 0b00 	mov.w	fp, #0
 800d820:	460a      	mov	r2, r1
 800d822:	9219      	str	r2, [sp, #100]	@ 0x64
 800d824:	7811      	ldrb	r1, [r2, #0]
 800d826:	292b      	cmp	r1, #43	@ 0x2b
 800d828:	d04a      	beq.n	800d8c0 <_strtod_l+0xb8>
 800d82a:	d838      	bhi.n	800d89e <_strtod_l+0x96>
 800d82c:	290d      	cmp	r1, #13
 800d82e:	d832      	bhi.n	800d896 <_strtod_l+0x8e>
 800d830:	2908      	cmp	r1, #8
 800d832:	d832      	bhi.n	800d89a <_strtod_l+0x92>
 800d834:	2900      	cmp	r1, #0
 800d836:	d03b      	beq.n	800d8b0 <_strtod_l+0xa8>
 800d838:	2200      	movs	r2, #0
 800d83a:	920e      	str	r2, [sp, #56]	@ 0x38
 800d83c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d83e:	782a      	ldrb	r2, [r5, #0]
 800d840:	2a30      	cmp	r2, #48	@ 0x30
 800d842:	f040 80b2 	bne.w	800d9aa <_strtod_l+0x1a2>
 800d846:	786a      	ldrb	r2, [r5, #1]
 800d848:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d84c:	2a58      	cmp	r2, #88	@ 0x58
 800d84e:	d16e      	bne.n	800d92e <_strtod_l+0x126>
 800d850:	9302      	str	r3, [sp, #8]
 800d852:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d854:	9301      	str	r3, [sp, #4]
 800d856:	ab1a      	add	r3, sp, #104	@ 0x68
 800d858:	9300      	str	r3, [sp, #0]
 800d85a:	4a8f      	ldr	r2, [pc, #572]	@ (800da98 <_strtod_l+0x290>)
 800d85c:	9805      	ldr	r0, [sp, #20]
 800d85e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d860:	a919      	add	r1, sp, #100	@ 0x64
 800d862:	f001 f91b 	bl	800ea9c <__gethex>
 800d866:	f010 060f 	ands.w	r6, r0, #15
 800d86a:	4604      	mov	r4, r0
 800d86c:	d005      	beq.n	800d87a <_strtod_l+0x72>
 800d86e:	2e06      	cmp	r6, #6
 800d870:	d128      	bne.n	800d8c4 <_strtod_l+0xbc>
 800d872:	3501      	adds	r5, #1
 800d874:	2300      	movs	r3, #0
 800d876:	9519      	str	r5, [sp, #100]	@ 0x64
 800d878:	930e      	str	r3, [sp, #56]	@ 0x38
 800d87a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	f040 858e 	bne.w	800e39e <_strtod_l+0xb96>
 800d882:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d884:	b1cb      	cbz	r3, 800d8ba <_strtod_l+0xb2>
 800d886:	4652      	mov	r2, sl
 800d888:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d88c:	ec43 2b10 	vmov	d0, r2, r3
 800d890:	b01f      	add	sp, #124	@ 0x7c
 800d892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d896:	2920      	cmp	r1, #32
 800d898:	d1ce      	bne.n	800d838 <_strtod_l+0x30>
 800d89a:	3201      	adds	r2, #1
 800d89c:	e7c1      	b.n	800d822 <_strtod_l+0x1a>
 800d89e:	292d      	cmp	r1, #45	@ 0x2d
 800d8a0:	d1ca      	bne.n	800d838 <_strtod_l+0x30>
 800d8a2:	2101      	movs	r1, #1
 800d8a4:	910e      	str	r1, [sp, #56]	@ 0x38
 800d8a6:	1c51      	adds	r1, r2, #1
 800d8a8:	9119      	str	r1, [sp, #100]	@ 0x64
 800d8aa:	7852      	ldrb	r2, [r2, #1]
 800d8ac:	2a00      	cmp	r2, #0
 800d8ae:	d1c5      	bne.n	800d83c <_strtod_l+0x34>
 800d8b0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d8b2:	9419      	str	r4, [sp, #100]	@ 0x64
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	f040 8570 	bne.w	800e39a <_strtod_l+0xb92>
 800d8ba:	4652      	mov	r2, sl
 800d8bc:	465b      	mov	r3, fp
 800d8be:	e7e5      	b.n	800d88c <_strtod_l+0x84>
 800d8c0:	2100      	movs	r1, #0
 800d8c2:	e7ef      	b.n	800d8a4 <_strtod_l+0x9c>
 800d8c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d8c6:	b13a      	cbz	r2, 800d8d8 <_strtod_l+0xd0>
 800d8c8:	2135      	movs	r1, #53	@ 0x35
 800d8ca:	a81c      	add	r0, sp, #112	@ 0x70
 800d8cc:	f7ff ff3a 	bl	800d744 <__copybits>
 800d8d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d8d2:	9805      	ldr	r0, [sp, #20]
 800d8d4:	f7ff fb10 	bl	800cef8 <_Bfree>
 800d8d8:	3e01      	subs	r6, #1
 800d8da:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d8dc:	2e04      	cmp	r6, #4
 800d8de:	d806      	bhi.n	800d8ee <_strtod_l+0xe6>
 800d8e0:	e8df f006 	tbb	[pc, r6]
 800d8e4:	201d0314 	.word	0x201d0314
 800d8e8:	14          	.byte	0x14
 800d8e9:	00          	.byte	0x00
 800d8ea:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d8ee:	05e1      	lsls	r1, r4, #23
 800d8f0:	bf48      	it	mi
 800d8f2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d8f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d8fa:	0d1b      	lsrs	r3, r3, #20
 800d8fc:	051b      	lsls	r3, r3, #20
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d1bb      	bne.n	800d87a <_strtod_l+0x72>
 800d902:	f7fe fb1d 	bl	800bf40 <__errno>
 800d906:	2322      	movs	r3, #34	@ 0x22
 800d908:	6003      	str	r3, [r0, #0]
 800d90a:	e7b6      	b.n	800d87a <_strtod_l+0x72>
 800d90c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d910:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d914:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d918:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d91c:	e7e7      	b.n	800d8ee <_strtod_l+0xe6>
 800d91e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800daa0 <_strtod_l+0x298>
 800d922:	e7e4      	b.n	800d8ee <_strtod_l+0xe6>
 800d924:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d928:	f04f 3aff 	mov.w	sl, #4294967295
 800d92c:	e7df      	b.n	800d8ee <_strtod_l+0xe6>
 800d92e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d930:	1c5a      	adds	r2, r3, #1
 800d932:	9219      	str	r2, [sp, #100]	@ 0x64
 800d934:	785b      	ldrb	r3, [r3, #1]
 800d936:	2b30      	cmp	r3, #48	@ 0x30
 800d938:	d0f9      	beq.n	800d92e <_strtod_l+0x126>
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d09d      	beq.n	800d87a <_strtod_l+0x72>
 800d93e:	2301      	movs	r3, #1
 800d940:	2700      	movs	r7, #0
 800d942:	9308      	str	r3, [sp, #32]
 800d944:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d946:	930c      	str	r3, [sp, #48]	@ 0x30
 800d948:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d94a:	46b9      	mov	r9, r7
 800d94c:	220a      	movs	r2, #10
 800d94e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d950:	7805      	ldrb	r5, [r0, #0]
 800d952:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d956:	b2d9      	uxtb	r1, r3
 800d958:	2909      	cmp	r1, #9
 800d95a:	d928      	bls.n	800d9ae <_strtod_l+0x1a6>
 800d95c:	494f      	ldr	r1, [pc, #316]	@ (800da9c <_strtod_l+0x294>)
 800d95e:	2201      	movs	r2, #1
 800d960:	f000 ffd6 	bl	800e910 <strncmp>
 800d964:	2800      	cmp	r0, #0
 800d966:	d032      	beq.n	800d9ce <_strtod_l+0x1c6>
 800d968:	2000      	movs	r0, #0
 800d96a:	462a      	mov	r2, r5
 800d96c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d96e:	464d      	mov	r5, r9
 800d970:	4603      	mov	r3, r0
 800d972:	2a65      	cmp	r2, #101	@ 0x65
 800d974:	d001      	beq.n	800d97a <_strtod_l+0x172>
 800d976:	2a45      	cmp	r2, #69	@ 0x45
 800d978:	d114      	bne.n	800d9a4 <_strtod_l+0x19c>
 800d97a:	b91d      	cbnz	r5, 800d984 <_strtod_l+0x17c>
 800d97c:	9a08      	ldr	r2, [sp, #32]
 800d97e:	4302      	orrs	r2, r0
 800d980:	d096      	beq.n	800d8b0 <_strtod_l+0xa8>
 800d982:	2500      	movs	r5, #0
 800d984:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d986:	1c62      	adds	r2, r4, #1
 800d988:	9219      	str	r2, [sp, #100]	@ 0x64
 800d98a:	7862      	ldrb	r2, [r4, #1]
 800d98c:	2a2b      	cmp	r2, #43	@ 0x2b
 800d98e:	d07a      	beq.n	800da86 <_strtod_l+0x27e>
 800d990:	2a2d      	cmp	r2, #45	@ 0x2d
 800d992:	d07e      	beq.n	800da92 <_strtod_l+0x28a>
 800d994:	f04f 0c00 	mov.w	ip, #0
 800d998:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d99c:	2909      	cmp	r1, #9
 800d99e:	f240 8085 	bls.w	800daac <_strtod_l+0x2a4>
 800d9a2:	9419      	str	r4, [sp, #100]	@ 0x64
 800d9a4:	f04f 0800 	mov.w	r8, #0
 800d9a8:	e0a5      	b.n	800daf6 <_strtod_l+0x2ee>
 800d9aa:	2300      	movs	r3, #0
 800d9ac:	e7c8      	b.n	800d940 <_strtod_l+0x138>
 800d9ae:	f1b9 0f08 	cmp.w	r9, #8
 800d9b2:	bfd8      	it	le
 800d9b4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d9b6:	f100 0001 	add.w	r0, r0, #1
 800d9ba:	bfda      	itte	le
 800d9bc:	fb02 3301 	mlale	r3, r2, r1, r3
 800d9c0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d9c2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d9c6:	f109 0901 	add.w	r9, r9, #1
 800d9ca:	9019      	str	r0, [sp, #100]	@ 0x64
 800d9cc:	e7bf      	b.n	800d94e <_strtod_l+0x146>
 800d9ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d9d0:	1c5a      	adds	r2, r3, #1
 800d9d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d9d4:	785a      	ldrb	r2, [r3, #1]
 800d9d6:	f1b9 0f00 	cmp.w	r9, #0
 800d9da:	d03b      	beq.n	800da54 <_strtod_l+0x24c>
 800d9dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800d9de:	464d      	mov	r5, r9
 800d9e0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d9e4:	2b09      	cmp	r3, #9
 800d9e6:	d912      	bls.n	800da0e <_strtod_l+0x206>
 800d9e8:	2301      	movs	r3, #1
 800d9ea:	e7c2      	b.n	800d972 <_strtod_l+0x16a>
 800d9ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d9ee:	1c5a      	adds	r2, r3, #1
 800d9f0:	9219      	str	r2, [sp, #100]	@ 0x64
 800d9f2:	785a      	ldrb	r2, [r3, #1]
 800d9f4:	3001      	adds	r0, #1
 800d9f6:	2a30      	cmp	r2, #48	@ 0x30
 800d9f8:	d0f8      	beq.n	800d9ec <_strtod_l+0x1e4>
 800d9fa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d9fe:	2b08      	cmp	r3, #8
 800da00:	f200 84d2 	bhi.w	800e3a8 <_strtod_l+0xba0>
 800da04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800da06:	900a      	str	r0, [sp, #40]	@ 0x28
 800da08:	2000      	movs	r0, #0
 800da0a:	930c      	str	r3, [sp, #48]	@ 0x30
 800da0c:	4605      	mov	r5, r0
 800da0e:	3a30      	subs	r2, #48	@ 0x30
 800da10:	f100 0301 	add.w	r3, r0, #1
 800da14:	d018      	beq.n	800da48 <_strtod_l+0x240>
 800da16:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800da18:	4419      	add	r1, r3
 800da1a:	910a      	str	r1, [sp, #40]	@ 0x28
 800da1c:	462e      	mov	r6, r5
 800da1e:	f04f 0e0a 	mov.w	lr, #10
 800da22:	1c71      	adds	r1, r6, #1
 800da24:	eba1 0c05 	sub.w	ip, r1, r5
 800da28:	4563      	cmp	r3, ip
 800da2a:	dc15      	bgt.n	800da58 <_strtod_l+0x250>
 800da2c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800da30:	182b      	adds	r3, r5, r0
 800da32:	2b08      	cmp	r3, #8
 800da34:	f105 0501 	add.w	r5, r5, #1
 800da38:	4405      	add	r5, r0
 800da3a:	dc1a      	bgt.n	800da72 <_strtod_l+0x26a>
 800da3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800da3e:	230a      	movs	r3, #10
 800da40:	fb03 2301 	mla	r3, r3, r1, r2
 800da44:	930b      	str	r3, [sp, #44]	@ 0x2c
 800da46:	2300      	movs	r3, #0
 800da48:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800da4a:	1c51      	adds	r1, r2, #1
 800da4c:	9119      	str	r1, [sp, #100]	@ 0x64
 800da4e:	7852      	ldrb	r2, [r2, #1]
 800da50:	4618      	mov	r0, r3
 800da52:	e7c5      	b.n	800d9e0 <_strtod_l+0x1d8>
 800da54:	4648      	mov	r0, r9
 800da56:	e7ce      	b.n	800d9f6 <_strtod_l+0x1ee>
 800da58:	2e08      	cmp	r6, #8
 800da5a:	dc05      	bgt.n	800da68 <_strtod_l+0x260>
 800da5c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800da5e:	fb0e f606 	mul.w	r6, lr, r6
 800da62:	960b      	str	r6, [sp, #44]	@ 0x2c
 800da64:	460e      	mov	r6, r1
 800da66:	e7dc      	b.n	800da22 <_strtod_l+0x21a>
 800da68:	2910      	cmp	r1, #16
 800da6a:	bfd8      	it	le
 800da6c:	fb0e f707 	mulle.w	r7, lr, r7
 800da70:	e7f8      	b.n	800da64 <_strtod_l+0x25c>
 800da72:	2b0f      	cmp	r3, #15
 800da74:	bfdc      	itt	le
 800da76:	230a      	movle	r3, #10
 800da78:	fb03 2707 	mlale	r7, r3, r7, r2
 800da7c:	e7e3      	b.n	800da46 <_strtod_l+0x23e>
 800da7e:	2300      	movs	r3, #0
 800da80:	930a      	str	r3, [sp, #40]	@ 0x28
 800da82:	2301      	movs	r3, #1
 800da84:	e77a      	b.n	800d97c <_strtod_l+0x174>
 800da86:	f04f 0c00 	mov.w	ip, #0
 800da8a:	1ca2      	adds	r2, r4, #2
 800da8c:	9219      	str	r2, [sp, #100]	@ 0x64
 800da8e:	78a2      	ldrb	r2, [r4, #2]
 800da90:	e782      	b.n	800d998 <_strtod_l+0x190>
 800da92:	f04f 0c01 	mov.w	ip, #1
 800da96:	e7f8      	b.n	800da8a <_strtod_l+0x282>
 800da98:	080111ec 	.word	0x080111ec
 800da9c:	08011023 	.word	0x08011023
 800daa0:	7ff00000 	.word	0x7ff00000
 800daa4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800daa6:	1c51      	adds	r1, r2, #1
 800daa8:	9119      	str	r1, [sp, #100]	@ 0x64
 800daaa:	7852      	ldrb	r2, [r2, #1]
 800daac:	2a30      	cmp	r2, #48	@ 0x30
 800daae:	d0f9      	beq.n	800daa4 <_strtod_l+0x29c>
 800dab0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800dab4:	2908      	cmp	r1, #8
 800dab6:	f63f af75 	bhi.w	800d9a4 <_strtod_l+0x19c>
 800daba:	3a30      	subs	r2, #48	@ 0x30
 800dabc:	9209      	str	r2, [sp, #36]	@ 0x24
 800dabe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dac0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800dac2:	f04f 080a 	mov.w	r8, #10
 800dac6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dac8:	1c56      	adds	r6, r2, #1
 800daca:	9619      	str	r6, [sp, #100]	@ 0x64
 800dacc:	7852      	ldrb	r2, [r2, #1]
 800dace:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800dad2:	f1be 0f09 	cmp.w	lr, #9
 800dad6:	d939      	bls.n	800db4c <_strtod_l+0x344>
 800dad8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800dada:	1a76      	subs	r6, r6, r1
 800dadc:	2e08      	cmp	r6, #8
 800dade:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800dae2:	dc03      	bgt.n	800daec <_strtod_l+0x2e4>
 800dae4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dae6:	4588      	cmp	r8, r1
 800dae8:	bfa8      	it	ge
 800daea:	4688      	movge	r8, r1
 800daec:	f1bc 0f00 	cmp.w	ip, #0
 800daf0:	d001      	beq.n	800daf6 <_strtod_l+0x2ee>
 800daf2:	f1c8 0800 	rsb	r8, r8, #0
 800daf6:	2d00      	cmp	r5, #0
 800daf8:	d14e      	bne.n	800db98 <_strtod_l+0x390>
 800dafa:	9908      	ldr	r1, [sp, #32]
 800dafc:	4308      	orrs	r0, r1
 800dafe:	f47f aebc 	bne.w	800d87a <_strtod_l+0x72>
 800db02:	2b00      	cmp	r3, #0
 800db04:	f47f aed4 	bne.w	800d8b0 <_strtod_l+0xa8>
 800db08:	2a69      	cmp	r2, #105	@ 0x69
 800db0a:	d028      	beq.n	800db5e <_strtod_l+0x356>
 800db0c:	dc25      	bgt.n	800db5a <_strtod_l+0x352>
 800db0e:	2a49      	cmp	r2, #73	@ 0x49
 800db10:	d025      	beq.n	800db5e <_strtod_l+0x356>
 800db12:	2a4e      	cmp	r2, #78	@ 0x4e
 800db14:	f47f aecc 	bne.w	800d8b0 <_strtod_l+0xa8>
 800db18:	499a      	ldr	r1, [pc, #616]	@ (800dd84 <_strtod_l+0x57c>)
 800db1a:	a819      	add	r0, sp, #100	@ 0x64
 800db1c:	f001 f9e0 	bl	800eee0 <__match>
 800db20:	2800      	cmp	r0, #0
 800db22:	f43f aec5 	beq.w	800d8b0 <_strtod_l+0xa8>
 800db26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800db28:	781b      	ldrb	r3, [r3, #0]
 800db2a:	2b28      	cmp	r3, #40	@ 0x28
 800db2c:	d12e      	bne.n	800db8c <_strtod_l+0x384>
 800db2e:	4996      	ldr	r1, [pc, #600]	@ (800dd88 <_strtod_l+0x580>)
 800db30:	aa1c      	add	r2, sp, #112	@ 0x70
 800db32:	a819      	add	r0, sp, #100	@ 0x64
 800db34:	f001 f9e8 	bl	800ef08 <__hexnan>
 800db38:	2805      	cmp	r0, #5
 800db3a:	d127      	bne.n	800db8c <_strtod_l+0x384>
 800db3c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800db3e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800db42:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800db46:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800db4a:	e696      	b.n	800d87a <_strtod_l+0x72>
 800db4c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800db4e:	fb08 2101 	mla	r1, r8, r1, r2
 800db52:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800db56:	9209      	str	r2, [sp, #36]	@ 0x24
 800db58:	e7b5      	b.n	800dac6 <_strtod_l+0x2be>
 800db5a:	2a6e      	cmp	r2, #110	@ 0x6e
 800db5c:	e7da      	b.n	800db14 <_strtod_l+0x30c>
 800db5e:	498b      	ldr	r1, [pc, #556]	@ (800dd8c <_strtod_l+0x584>)
 800db60:	a819      	add	r0, sp, #100	@ 0x64
 800db62:	f001 f9bd 	bl	800eee0 <__match>
 800db66:	2800      	cmp	r0, #0
 800db68:	f43f aea2 	beq.w	800d8b0 <_strtod_l+0xa8>
 800db6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800db6e:	4988      	ldr	r1, [pc, #544]	@ (800dd90 <_strtod_l+0x588>)
 800db70:	3b01      	subs	r3, #1
 800db72:	a819      	add	r0, sp, #100	@ 0x64
 800db74:	9319      	str	r3, [sp, #100]	@ 0x64
 800db76:	f001 f9b3 	bl	800eee0 <__match>
 800db7a:	b910      	cbnz	r0, 800db82 <_strtod_l+0x37a>
 800db7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800db7e:	3301      	adds	r3, #1
 800db80:	9319      	str	r3, [sp, #100]	@ 0x64
 800db82:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800dda0 <_strtod_l+0x598>
 800db86:	f04f 0a00 	mov.w	sl, #0
 800db8a:	e676      	b.n	800d87a <_strtod_l+0x72>
 800db8c:	4881      	ldr	r0, [pc, #516]	@ (800dd94 <_strtod_l+0x58c>)
 800db8e:	f000 fee3 	bl	800e958 <nan>
 800db92:	ec5b ab10 	vmov	sl, fp, d0
 800db96:	e670      	b.n	800d87a <_strtod_l+0x72>
 800db98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db9a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800db9c:	eba8 0303 	sub.w	r3, r8, r3
 800dba0:	f1b9 0f00 	cmp.w	r9, #0
 800dba4:	bf08      	it	eq
 800dba6:	46a9      	moveq	r9, r5
 800dba8:	2d10      	cmp	r5, #16
 800dbaa:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbac:	462c      	mov	r4, r5
 800dbae:	bfa8      	it	ge
 800dbb0:	2410      	movge	r4, #16
 800dbb2:	f7f2 fcc7 	bl	8000544 <__aeabi_ui2d>
 800dbb6:	2d09      	cmp	r5, #9
 800dbb8:	4682      	mov	sl, r0
 800dbba:	468b      	mov	fp, r1
 800dbbc:	dc13      	bgt.n	800dbe6 <_strtod_l+0x3de>
 800dbbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	f43f ae5a 	beq.w	800d87a <_strtod_l+0x72>
 800dbc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbc8:	dd78      	ble.n	800dcbc <_strtod_l+0x4b4>
 800dbca:	2b16      	cmp	r3, #22
 800dbcc:	dc5f      	bgt.n	800dc8e <_strtod_l+0x486>
 800dbce:	4972      	ldr	r1, [pc, #456]	@ (800dd98 <_strtod_l+0x590>)
 800dbd0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800dbd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbd8:	4652      	mov	r2, sl
 800dbda:	465b      	mov	r3, fp
 800dbdc:	f7f2 fd2c 	bl	8000638 <__aeabi_dmul>
 800dbe0:	4682      	mov	sl, r0
 800dbe2:	468b      	mov	fp, r1
 800dbe4:	e649      	b.n	800d87a <_strtod_l+0x72>
 800dbe6:	4b6c      	ldr	r3, [pc, #432]	@ (800dd98 <_strtod_l+0x590>)
 800dbe8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dbec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800dbf0:	f7f2 fd22 	bl	8000638 <__aeabi_dmul>
 800dbf4:	4682      	mov	sl, r0
 800dbf6:	4638      	mov	r0, r7
 800dbf8:	468b      	mov	fp, r1
 800dbfa:	f7f2 fca3 	bl	8000544 <__aeabi_ui2d>
 800dbfe:	4602      	mov	r2, r0
 800dc00:	460b      	mov	r3, r1
 800dc02:	4650      	mov	r0, sl
 800dc04:	4659      	mov	r1, fp
 800dc06:	f7f2 fb61 	bl	80002cc <__adddf3>
 800dc0a:	2d0f      	cmp	r5, #15
 800dc0c:	4682      	mov	sl, r0
 800dc0e:	468b      	mov	fp, r1
 800dc10:	ddd5      	ble.n	800dbbe <_strtod_l+0x3b6>
 800dc12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc14:	1b2c      	subs	r4, r5, r4
 800dc16:	441c      	add	r4, r3
 800dc18:	2c00      	cmp	r4, #0
 800dc1a:	f340 8093 	ble.w	800dd44 <_strtod_l+0x53c>
 800dc1e:	f014 030f 	ands.w	r3, r4, #15
 800dc22:	d00a      	beq.n	800dc3a <_strtod_l+0x432>
 800dc24:	495c      	ldr	r1, [pc, #368]	@ (800dd98 <_strtod_l+0x590>)
 800dc26:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800dc2a:	4652      	mov	r2, sl
 800dc2c:	465b      	mov	r3, fp
 800dc2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc32:	f7f2 fd01 	bl	8000638 <__aeabi_dmul>
 800dc36:	4682      	mov	sl, r0
 800dc38:	468b      	mov	fp, r1
 800dc3a:	f034 040f 	bics.w	r4, r4, #15
 800dc3e:	d073      	beq.n	800dd28 <_strtod_l+0x520>
 800dc40:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800dc44:	dd49      	ble.n	800dcda <_strtod_l+0x4d2>
 800dc46:	2400      	movs	r4, #0
 800dc48:	46a0      	mov	r8, r4
 800dc4a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800dc4c:	46a1      	mov	r9, r4
 800dc4e:	9a05      	ldr	r2, [sp, #20]
 800dc50:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800dda0 <_strtod_l+0x598>
 800dc54:	2322      	movs	r3, #34	@ 0x22
 800dc56:	6013      	str	r3, [r2, #0]
 800dc58:	f04f 0a00 	mov.w	sl, #0
 800dc5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	f43f ae0b 	beq.w	800d87a <_strtod_l+0x72>
 800dc64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dc66:	9805      	ldr	r0, [sp, #20]
 800dc68:	f7ff f946 	bl	800cef8 <_Bfree>
 800dc6c:	9805      	ldr	r0, [sp, #20]
 800dc6e:	4649      	mov	r1, r9
 800dc70:	f7ff f942 	bl	800cef8 <_Bfree>
 800dc74:	9805      	ldr	r0, [sp, #20]
 800dc76:	4641      	mov	r1, r8
 800dc78:	f7ff f93e 	bl	800cef8 <_Bfree>
 800dc7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dc7e:	9805      	ldr	r0, [sp, #20]
 800dc80:	f7ff f93a 	bl	800cef8 <_Bfree>
 800dc84:	9805      	ldr	r0, [sp, #20]
 800dc86:	4621      	mov	r1, r4
 800dc88:	f7ff f936 	bl	800cef8 <_Bfree>
 800dc8c:	e5f5      	b.n	800d87a <_strtod_l+0x72>
 800dc8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc90:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800dc94:	4293      	cmp	r3, r2
 800dc96:	dbbc      	blt.n	800dc12 <_strtod_l+0x40a>
 800dc98:	4c3f      	ldr	r4, [pc, #252]	@ (800dd98 <_strtod_l+0x590>)
 800dc9a:	f1c5 050f 	rsb	r5, r5, #15
 800dc9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800dca2:	4652      	mov	r2, sl
 800dca4:	465b      	mov	r3, fp
 800dca6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dcaa:	f7f2 fcc5 	bl	8000638 <__aeabi_dmul>
 800dcae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcb0:	1b5d      	subs	r5, r3, r5
 800dcb2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800dcb6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800dcba:	e78f      	b.n	800dbdc <_strtod_l+0x3d4>
 800dcbc:	3316      	adds	r3, #22
 800dcbe:	dba8      	blt.n	800dc12 <_strtod_l+0x40a>
 800dcc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dcc2:	eba3 0808 	sub.w	r8, r3, r8
 800dcc6:	4b34      	ldr	r3, [pc, #208]	@ (800dd98 <_strtod_l+0x590>)
 800dcc8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800dccc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800dcd0:	4650      	mov	r0, sl
 800dcd2:	4659      	mov	r1, fp
 800dcd4:	f7f2 fdda 	bl	800088c <__aeabi_ddiv>
 800dcd8:	e782      	b.n	800dbe0 <_strtod_l+0x3d8>
 800dcda:	2300      	movs	r3, #0
 800dcdc:	4f2f      	ldr	r7, [pc, #188]	@ (800dd9c <_strtod_l+0x594>)
 800dcde:	1124      	asrs	r4, r4, #4
 800dce0:	4650      	mov	r0, sl
 800dce2:	4659      	mov	r1, fp
 800dce4:	461e      	mov	r6, r3
 800dce6:	2c01      	cmp	r4, #1
 800dce8:	dc21      	bgt.n	800dd2e <_strtod_l+0x526>
 800dcea:	b10b      	cbz	r3, 800dcf0 <_strtod_l+0x4e8>
 800dcec:	4682      	mov	sl, r0
 800dcee:	468b      	mov	fp, r1
 800dcf0:	492a      	ldr	r1, [pc, #168]	@ (800dd9c <_strtod_l+0x594>)
 800dcf2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800dcf6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800dcfa:	4652      	mov	r2, sl
 800dcfc:	465b      	mov	r3, fp
 800dcfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd02:	f7f2 fc99 	bl	8000638 <__aeabi_dmul>
 800dd06:	4b26      	ldr	r3, [pc, #152]	@ (800dda0 <_strtod_l+0x598>)
 800dd08:	460a      	mov	r2, r1
 800dd0a:	400b      	ands	r3, r1
 800dd0c:	4925      	ldr	r1, [pc, #148]	@ (800dda4 <_strtod_l+0x59c>)
 800dd0e:	428b      	cmp	r3, r1
 800dd10:	4682      	mov	sl, r0
 800dd12:	d898      	bhi.n	800dc46 <_strtod_l+0x43e>
 800dd14:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800dd18:	428b      	cmp	r3, r1
 800dd1a:	bf86      	itte	hi
 800dd1c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800dda8 <_strtod_l+0x5a0>
 800dd20:	f04f 3aff 	movhi.w	sl, #4294967295
 800dd24:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800dd28:	2300      	movs	r3, #0
 800dd2a:	9308      	str	r3, [sp, #32]
 800dd2c:	e076      	b.n	800de1c <_strtod_l+0x614>
 800dd2e:	07e2      	lsls	r2, r4, #31
 800dd30:	d504      	bpl.n	800dd3c <_strtod_l+0x534>
 800dd32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd36:	f7f2 fc7f 	bl	8000638 <__aeabi_dmul>
 800dd3a:	2301      	movs	r3, #1
 800dd3c:	3601      	adds	r6, #1
 800dd3e:	1064      	asrs	r4, r4, #1
 800dd40:	3708      	adds	r7, #8
 800dd42:	e7d0      	b.n	800dce6 <_strtod_l+0x4de>
 800dd44:	d0f0      	beq.n	800dd28 <_strtod_l+0x520>
 800dd46:	4264      	negs	r4, r4
 800dd48:	f014 020f 	ands.w	r2, r4, #15
 800dd4c:	d00a      	beq.n	800dd64 <_strtod_l+0x55c>
 800dd4e:	4b12      	ldr	r3, [pc, #72]	@ (800dd98 <_strtod_l+0x590>)
 800dd50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd54:	4650      	mov	r0, sl
 800dd56:	4659      	mov	r1, fp
 800dd58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd5c:	f7f2 fd96 	bl	800088c <__aeabi_ddiv>
 800dd60:	4682      	mov	sl, r0
 800dd62:	468b      	mov	fp, r1
 800dd64:	1124      	asrs	r4, r4, #4
 800dd66:	d0df      	beq.n	800dd28 <_strtod_l+0x520>
 800dd68:	2c1f      	cmp	r4, #31
 800dd6a:	dd1f      	ble.n	800ddac <_strtod_l+0x5a4>
 800dd6c:	2400      	movs	r4, #0
 800dd6e:	46a0      	mov	r8, r4
 800dd70:	940b      	str	r4, [sp, #44]	@ 0x2c
 800dd72:	46a1      	mov	r9, r4
 800dd74:	9a05      	ldr	r2, [sp, #20]
 800dd76:	2322      	movs	r3, #34	@ 0x22
 800dd78:	f04f 0a00 	mov.w	sl, #0
 800dd7c:	f04f 0b00 	mov.w	fp, #0
 800dd80:	6013      	str	r3, [r2, #0]
 800dd82:	e76b      	b.n	800dc5c <_strtod_l+0x454>
 800dd84:	08010f11 	.word	0x08010f11
 800dd88:	080111d8 	.word	0x080111d8
 800dd8c:	08010f09 	.word	0x08010f09
 800dd90:	08010f40 	.word	0x08010f40
 800dd94:	08011079 	.word	0x08011079
 800dd98:	08011110 	.word	0x08011110
 800dd9c:	080110e8 	.word	0x080110e8
 800dda0:	7ff00000 	.word	0x7ff00000
 800dda4:	7ca00000 	.word	0x7ca00000
 800dda8:	7fefffff 	.word	0x7fefffff
 800ddac:	f014 0310 	ands.w	r3, r4, #16
 800ddb0:	bf18      	it	ne
 800ddb2:	236a      	movne	r3, #106	@ 0x6a
 800ddb4:	4ea9      	ldr	r6, [pc, #676]	@ (800e05c <_strtod_l+0x854>)
 800ddb6:	9308      	str	r3, [sp, #32]
 800ddb8:	4650      	mov	r0, sl
 800ddba:	4659      	mov	r1, fp
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	07e7      	lsls	r7, r4, #31
 800ddc0:	d504      	bpl.n	800ddcc <_strtod_l+0x5c4>
 800ddc2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ddc6:	f7f2 fc37 	bl	8000638 <__aeabi_dmul>
 800ddca:	2301      	movs	r3, #1
 800ddcc:	1064      	asrs	r4, r4, #1
 800ddce:	f106 0608 	add.w	r6, r6, #8
 800ddd2:	d1f4      	bne.n	800ddbe <_strtod_l+0x5b6>
 800ddd4:	b10b      	cbz	r3, 800ddda <_strtod_l+0x5d2>
 800ddd6:	4682      	mov	sl, r0
 800ddd8:	468b      	mov	fp, r1
 800ddda:	9b08      	ldr	r3, [sp, #32]
 800dddc:	b1b3      	cbz	r3, 800de0c <_strtod_l+0x604>
 800ddde:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800dde2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	4659      	mov	r1, fp
 800ddea:	dd0f      	ble.n	800de0c <_strtod_l+0x604>
 800ddec:	2b1f      	cmp	r3, #31
 800ddee:	dd56      	ble.n	800de9e <_strtod_l+0x696>
 800ddf0:	2b34      	cmp	r3, #52	@ 0x34
 800ddf2:	bfde      	ittt	le
 800ddf4:	f04f 33ff 	movle.w	r3, #4294967295
 800ddf8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ddfc:	4093      	lslle	r3, r2
 800ddfe:	f04f 0a00 	mov.w	sl, #0
 800de02:	bfcc      	ite	gt
 800de04:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800de08:	ea03 0b01 	andle.w	fp, r3, r1
 800de0c:	2200      	movs	r2, #0
 800de0e:	2300      	movs	r3, #0
 800de10:	4650      	mov	r0, sl
 800de12:	4659      	mov	r1, fp
 800de14:	f7f2 fe78 	bl	8000b08 <__aeabi_dcmpeq>
 800de18:	2800      	cmp	r0, #0
 800de1a:	d1a7      	bne.n	800dd6c <_strtod_l+0x564>
 800de1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de1e:	9300      	str	r3, [sp, #0]
 800de20:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800de22:	9805      	ldr	r0, [sp, #20]
 800de24:	462b      	mov	r3, r5
 800de26:	464a      	mov	r2, r9
 800de28:	f7ff f8ce 	bl	800cfc8 <__s2b>
 800de2c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800de2e:	2800      	cmp	r0, #0
 800de30:	f43f af09 	beq.w	800dc46 <_strtod_l+0x43e>
 800de34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de38:	2a00      	cmp	r2, #0
 800de3a:	eba3 0308 	sub.w	r3, r3, r8
 800de3e:	bfa8      	it	ge
 800de40:	2300      	movge	r3, #0
 800de42:	9312      	str	r3, [sp, #72]	@ 0x48
 800de44:	2400      	movs	r4, #0
 800de46:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800de4a:	9316      	str	r3, [sp, #88]	@ 0x58
 800de4c:	46a0      	mov	r8, r4
 800de4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de50:	9805      	ldr	r0, [sp, #20]
 800de52:	6859      	ldr	r1, [r3, #4]
 800de54:	f7ff f810 	bl	800ce78 <_Balloc>
 800de58:	4681      	mov	r9, r0
 800de5a:	2800      	cmp	r0, #0
 800de5c:	f43f aef7 	beq.w	800dc4e <_strtod_l+0x446>
 800de60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de62:	691a      	ldr	r2, [r3, #16]
 800de64:	3202      	adds	r2, #2
 800de66:	f103 010c 	add.w	r1, r3, #12
 800de6a:	0092      	lsls	r2, r2, #2
 800de6c:	300c      	adds	r0, #12
 800de6e:	f7fe f894 	bl	800bf9a <memcpy>
 800de72:	ec4b ab10 	vmov	d0, sl, fp
 800de76:	9805      	ldr	r0, [sp, #20]
 800de78:	aa1c      	add	r2, sp, #112	@ 0x70
 800de7a:	a91b      	add	r1, sp, #108	@ 0x6c
 800de7c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800de80:	f7ff fbd6 	bl	800d630 <__d2b>
 800de84:	901a      	str	r0, [sp, #104]	@ 0x68
 800de86:	2800      	cmp	r0, #0
 800de88:	f43f aee1 	beq.w	800dc4e <_strtod_l+0x446>
 800de8c:	9805      	ldr	r0, [sp, #20]
 800de8e:	2101      	movs	r1, #1
 800de90:	f7ff f930 	bl	800d0f4 <__i2b>
 800de94:	4680      	mov	r8, r0
 800de96:	b948      	cbnz	r0, 800deac <_strtod_l+0x6a4>
 800de98:	f04f 0800 	mov.w	r8, #0
 800de9c:	e6d7      	b.n	800dc4e <_strtod_l+0x446>
 800de9e:	f04f 32ff 	mov.w	r2, #4294967295
 800dea2:	fa02 f303 	lsl.w	r3, r2, r3
 800dea6:	ea03 0a0a 	and.w	sl, r3, sl
 800deaa:	e7af      	b.n	800de0c <_strtod_l+0x604>
 800deac:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800deae:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800deb0:	2d00      	cmp	r5, #0
 800deb2:	bfab      	itete	ge
 800deb4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800deb6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800deb8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800deba:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800debc:	bfac      	ite	ge
 800debe:	18ef      	addge	r7, r5, r3
 800dec0:	1b5e      	sublt	r6, r3, r5
 800dec2:	9b08      	ldr	r3, [sp, #32]
 800dec4:	1aed      	subs	r5, r5, r3
 800dec6:	4415      	add	r5, r2
 800dec8:	4b65      	ldr	r3, [pc, #404]	@ (800e060 <_strtod_l+0x858>)
 800deca:	3d01      	subs	r5, #1
 800decc:	429d      	cmp	r5, r3
 800dece:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ded2:	da50      	bge.n	800df76 <_strtod_l+0x76e>
 800ded4:	1b5b      	subs	r3, r3, r5
 800ded6:	2b1f      	cmp	r3, #31
 800ded8:	eba2 0203 	sub.w	r2, r2, r3
 800dedc:	f04f 0101 	mov.w	r1, #1
 800dee0:	dc3d      	bgt.n	800df5e <_strtod_l+0x756>
 800dee2:	fa01 f303 	lsl.w	r3, r1, r3
 800dee6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dee8:	2300      	movs	r3, #0
 800deea:	9310      	str	r3, [sp, #64]	@ 0x40
 800deec:	18bd      	adds	r5, r7, r2
 800deee:	9b08      	ldr	r3, [sp, #32]
 800def0:	42af      	cmp	r7, r5
 800def2:	4416      	add	r6, r2
 800def4:	441e      	add	r6, r3
 800def6:	463b      	mov	r3, r7
 800def8:	bfa8      	it	ge
 800defa:	462b      	movge	r3, r5
 800defc:	42b3      	cmp	r3, r6
 800defe:	bfa8      	it	ge
 800df00:	4633      	movge	r3, r6
 800df02:	2b00      	cmp	r3, #0
 800df04:	bfc2      	ittt	gt
 800df06:	1aed      	subgt	r5, r5, r3
 800df08:	1af6      	subgt	r6, r6, r3
 800df0a:	1aff      	subgt	r7, r7, r3
 800df0c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800df0e:	2b00      	cmp	r3, #0
 800df10:	dd16      	ble.n	800df40 <_strtod_l+0x738>
 800df12:	4641      	mov	r1, r8
 800df14:	9805      	ldr	r0, [sp, #20]
 800df16:	461a      	mov	r2, r3
 800df18:	f7ff f9a4 	bl	800d264 <__pow5mult>
 800df1c:	4680      	mov	r8, r0
 800df1e:	2800      	cmp	r0, #0
 800df20:	d0ba      	beq.n	800de98 <_strtod_l+0x690>
 800df22:	4601      	mov	r1, r0
 800df24:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800df26:	9805      	ldr	r0, [sp, #20]
 800df28:	f7ff f8fa 	bl	800d120 <__multiply>
 800df2c:	900a      	str	r0, [sp, #40]	@ 0x28
 800df2e:	2800      	cmp	r0, #0
 800df30:	f43f ae8d 	beq.w	800dc4e <_strtod_l+0x446>
 800df34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800df36:	9805      	ldr	r0, [sp, #20]
 800df38:	f7fe ffde 	bl	800cef8 <_Bfree>
 800df3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df3e:	931a      	str	r3, [sp, #104]	@ 0x68
 800df40:	2d00      	cmp	r5, #0
 800df42:	dc1d      	bgt.n	800df80 <_strtod_l+0x778>
 800df44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df46:	2b00      	cmp	r3, #0
 800df48:	dd23      	ble.n	800df92 <_strtod_l+0x78a>
 800df4a:	4649      	mov	r1, r9
 800df4c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800df4e:	9805      	ldr	r0, [sp, #20]
 800df50:	f7ff f988 	bl	800d264 <__pow5mult>
 800df54:	4681      	mov	r9, r0
 800df56:	b9e0      	cbnz	r0, 800df92 <_strtod_l+0x78a>
 800df58:	f04f 0900 	mov.w	r9, #0
 800df5c:	e677      	b.n	800dc4e <_strtod_l+0x446>
 800df5e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800df62:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800df66:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800df6a:	35e2      	adds	r5, #226	@ 0xe2
 800df6c:	fa01 f305 	lsl.w	r3, r1, r5
 800df70:	9310      	str	r3, [sp, #64]	@ 0x40
 800df72:	9113      	str	r1, [sp, #76]	@ 0x4c
 800df74:	e7ba      	b.n	800deec <_strtod_l+0x6e4>
 800df76:	2300      	movs	r3, #0
 800df78:	9310      	str	r3, [sp, #64]	@ 0x40
 800df7a:	2301      	movs	r3, #1
 800df7c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800df7e:	e7b5      	b.n	800deec <_strtod_l+0x6e4>
 800df80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800df82:	9805      	ldr	r0, [sp, #20]
 800df84:	462a      	mov	r2, r5
 800df86:	f7ff f9c7 	bl	800d318 <__lshift>
 800df8a:	901a      	str	r0, [sp, #104]	@ 0x68
 800df8c:	2800      	cmp	r0, #0
 800df8e:	d1d9      	bne.n	800df44 <_strtod_l+0x73c>
 800df90:	e65d      	b.n	800dc4e <_strtod_l+0x446>
 800df92:	2e00      	cmp	r6, #0
 800df94:	dd07      	ble.n	800dfa6 <_strtod_l+0x79e>
 800df96:	4649      	mov	r1, r9
 800df98:	9805      	ldr	r0, [sp, #20]
 800df9a:	4632      	mov	r2, r6
 800df9c:	f7ff f9bc 	bl	800d318 <__lshift>
 800dfa0:	4681      	mov	r9, r0
 800dfa2:	2800      	cmp	r0, #0
 800dfa4:	d0d8      	beq.n	800df58 <_strtod_l+0x750>
 800dfa6:	2f00      	cmp	r7, #0
 800dfa8:	dd08      	ble.n	800dfbc <_strtod_l+0x7b4>
 800dfaa:	4641      	mov	r1, r8
 800dfac:	9805      	ldr	r0, [sp, #20]
 800dfae:	463a      	mov	r2, r7
 800dfb0:	f7ff f9b2 	bl	800d318 <__lshift>
 800dfb4:	4680      	mov	r8, r0
 800dfb6:	2800      	cmp	r0, #0
 800dfb8:	f43f ae49 	beq.w	800dc4e <_strtod_l+0x446>
 800dfbc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dfbe:	9805      	ldr	r0, [sp, #20]
 800dfc0:	464a      	mov	r2, r9
 800dfc2:	f7ff fa31 	bl	800d428 <__mdiff>
 800dfc6:	4604      	mov	r4, r0
 800dfc8:	2800      	cmp	r0, #0
 800dfca:	f43f ae40 	beq.w	800dc4e <_strtod_l+0x446>
 800dfce:	68c3      	ldr	r3, [r0, #12]
 800dfd0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	60c3      	str	r3, [r0, #12]
 800dfd6:	4641      	mov	r1, r8
 800dfd8:	f7ff fa0a 	bl	800d3f0 <__mcmp>
 800dfdc:	2800      	cmp	r0, #0
 800dfde:	da45      	bge.n	800e06c <_strtod_l+0x864>
 800dfe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfe2:	ea53 030a 	orrs.w	r3, r3, sl
 800dfe6:	d16b      	bne.n	800e0c0 <_strtod_l+0x8b8>
 800dfe8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d167      	bne.n	800e0c0 <_strtod_l+0x8b8>
 800dff0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dff4:	0d1b      	lsrs	r3, r3, #20
 800dff6:	051b      	lsls	r3, r3, #20
 800dff8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dffc:	d960      	bls.n	800e0c0 <_strtod_l+0x8b8>
 800dffe:	6963      	ldr	r3, [r4, #20]
 800e000:	b913      	cbnz	r3, 800e008 <_strtod_l+0x800>
 800e002:	6923      	ldr	r3, [r4, #16]
 800e004:	2b01      	cmp	r3, #1
 800e006:	dd5b      	ble.n	800e0c0 <_strtod_l+0x8b8>
 800e008:	4621      	mov	r1, r4
 800e00a:	2201      	movs	r2, #1
 800e00c:	9805      	ldr	r0, [sp, #20]
 800e00e:	f7ff f983 	bl	800d318 <__lshift>
 800e012:	4641      	mov	r1, r8
 800e014:	4604      	mov	r4, r0
 800e016:	f7ff f9eb 	bl	800d3f0 <__mcmp>
 800e01a:	2800      	cmp	r0, #0
 800e01c:	dd50      	ble.n	800e0c0 <_strtod_l+0x8b8>
 800e01e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e022:	9a08      	ldr	r2, [sp, #32]
 800e024:	0d1b      	lsrs	r3, r3, #20
 800e026:	051b      	lsls	r3, r3, #20
 800e028:	2a00      	cmp	r2, #0
 800e02a:	d06a      	beq.n	800e102 <_strtod_l+0x8fa>
 800e02c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e030:	d867      	bhi.n	800e102 <_strtod_l+0x8fa>
 800e032:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e036:	f67f ae9d 	bls.w	800dd74 <_strtod_l+0x56c>
 800e03a:	4b0a      	ldr	r3, [pc, #40]	@ (800e064 <_strtod_l+0x85c>)
 800e03c:	4650      	mov	r0, sl
 800e03e:	4659      	mov	r1, fp
 800e040:	2200      	movs	r2, #0
 800e042:	f7f2 faf9 	bl	8000638 <__aeabi_dmul>
 800e046:	4b08      	ldr	r3, [pc, #32]	@ (800e068 <_strtod_l+0x860>)
 800e048:	400b      	ands	r3, r1
 800e04a:	4682      	mov	sl, r0
 800e04c:	468b      	mov	fp, r1
 800e04e:	2b00      	cmp	r3, #0
 800e050:	f47f ae08 	bne.w	800dc64 <_strtod_l+0x45c>
 800e054:	9a05      	ldr	r2, [sp, #20]
 800e056:	2322      	movs	r3, #34	@ 0x22
 800e058:	6013      	str	r3, [r2, #0]
 800e05a:	e603      	b.n	800dc64 <_strtod_l+0x45c>
 800e05c:	08011200 	.word	0x08011200
 800e060:	fffffc02 	.word	0xfffffc02
 800e064:	39500000 	.word	0x39500000
 800e068:	7ff00000 	.word	0x7ff00000
 800e06c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e070:	d165      	bne.n	800e13e <_strtod_l+0x936>
 800e072:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e074:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e078:	b35a      	cbz	r2, 800e0d2 <_strtod_l+0x8ca>
 800e07a:	4a9f      	ldr	r2, [pc, #636]	@ (800e2f8 <_strtod_l+0xaf0>)
 800e07c:	4293      	cmp	r3, r2
 800e07e:	d12b      	bne.n	800e0d8 <_strtod_l+0x8d0>
 800e080:	9b08      	ldr	r3, [sp, #32]
 800e082:	4651      	mov	r1, sl
 800e084:	b303      	cbz	r3, 800e0c8 <_strtod_l+0x8c0>
 800e086:	4b9d      	ldr	r3, [pc, #628]	@ (800e2fc <_strtod_l+0xaf4>)
 800e088:	465a      	mov	r2, fp
 800e08a:	4013      	ands	r3, r2
 800e08c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e090:	f04f 32ff 	mov.w	r2, #4294967295
 800e094:	d81b      	bhi.n	800e0ce <_strtod_l+0x8c6>
 800e096:	0d1b      	lsrs	r3, r3, #20
 800e098:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e09c:	fa02 f303 	lsl.w	r3, r2, r3
 800e0a0:	4299      	cmp	r1, r3
 800e0a2:	d119      	bne.n	800e0d8 <_strtod_l+0x8d0>
 800e0a4:	4b96      	ldr	r3, [pc, #600]	@ (800e300 <_strtod_l+0xaf8>)
 800e0a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	d102      	bne.n	800e0b2 <_strtod_l+0x8aa>
 800e0ac:	3101      	adds	r1, #1
 800e0ae:	f43f adce 	beq.w	800dc4e <_strtod_l+0x446>
 800e0b2:	4b92      	ldr	r3, [pc, #584]	@ (800e2fc <_strtod_l+0xaf4>)
 800e0b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e0b6:	401a      	ands	r2, r3
 800e0b8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e0bc:	f04f 0a00 	mov.w	sl, #0
 800e0c0:	9b08      	ldr	r3, [sp, #32]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d1b9      	bne.n	800e03a <_strtod_l+0x832>
 800e0c6:	e5cd      	b.n	800dc64 <_strtod_l+0x45c>
 800e0c8:	f04f 33ff 	mov.w	r3, #4294967295
 800e0cc:	e7e8      	b.n	800e0a0 <_strtod_l+0x898>
 800e0ce:	4613      	mov	r3, r2
 800e0d0:	e7e6      	b.n	800e0a0 <_strtod_l+0x898>
 800e0d2:	ea53 030a 	orrs.w	r3, r3, sl
 800e0d6:	d0a2      	beq.n	800e01e <_strtod_l+0x816>
 800e0d8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e0da:	b1db      	cbz	r3, 800e114 <_strtod_l+0x90c>
 800e0dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e0de:	4213      	tst	r3, r2
 800e0e0:	d0ee      	beq.n	800e0c0 <_strtod_l+0x8b8>
 800e0e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e0e4:	9a08      	ldr	r2, [sp, #32]
 800e0e6:	4650      	mov	r0, sl
 800e0e8:	4659      	mov	r1, fp
 800e0ea:	b1bb      	cbz	r3, 800e11c <_strtod_l+0x914>
 800e0ec:	f7ff fb6e 	bl	800d7cc <sulp>
 800e0f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e0f4:	ec53 2b10 	vmov	r2, r3, d0
 800e0f8:	f7f2 f8e8 	bl	80002cc <__adddf3>
 800e0fc:	4682      	mov	sl, r0
 800e0fe:	468b      	mov	fp, r1
 800e100:	e7de      	b.n	800e0c0 <_strtod_l+0x8b8>
 800e102:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e106:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e10a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e10e:	f04f 3aff 	mov.w	sl, #4294967295
 800e112:	e7d5      	b.n	800e0c0 <_strtod_l+0x8b8>
 800e114:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e116:	ea13 0f0a 	tst.w	r3, sl
 800e11a:	e7e1      	b.n	800e0e0 <_strtod_l+0x8d8>
 800e11c:	f7ff fb56 	bl	800d7cc <sulp>
 800e120:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e124:	ec53 2b10 	vmov	r2, r3, d0
 800e128:	f7f2 f8ce 	bl	80002c8 <__aeabi_dsub>
 800e12c:	2200      	movs	r2, #0
 800e12e:	2300      	movs	r3, #0
 800e130:	4682      	mov	sl, r0
 800e132:	468b      	mov	fp, r1
 800e134:	f7f2 fce8 	bl	8000b08 <__aeabi_dcmpeq>
 800e138:	2800      	cmp	r0, #0
 800e13a:	d0c1      	beq.n	800e0c0 <_strtod_l+0x8b8>
 800e13c:	e61a      	b.n	800dd74 <_strtod_l+0x56c>
 800e13e:	4641      	mov	r1, r8
 800e140:	4620      	mov	r0, r4
 800e142:	f7ff facd 	bl	800d6e0 <__ratio>
 800e146:	ec57 6b10 	vmov	r6, r7, d0
 800e14a:	2200      	movs	r2, #0
 800e14c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e150:	4630      	mov	r0, r6
 800e152:	4639      	mov	r1, r7
 800e154:	f7f2 fcec 	bl	8000b30 <__aeabi_dcmple>
 800e158:	2800      	cmp	r0, #0
 800e15a:	d06f      	beq.n	800e23c <_strtod_l+0xa34>
 800e15c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d17a      	bne.n	800e258 <_strtod_l+0xa50>
 800e162:	f1ba 0f00 	cmp.w	sl, #0
 800e166:	d158      	bne.n	800e21a <_strtod_l+0xa12>
 800e168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e16a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d15a      	bne.n	800e228 <_strtod_l+0xa20>
 800e172:	4b64      	ldr	r3, [pc, #400]	@ (800e304 <_strtod_l+0xafc>)
 800e174:	2200      	movs	r2, #0
 800e176:	4630      	mov	r0, r6
 800e178:	4639      	mov	r1, r7
 800e17a:	f7f2 fccf 	bl	8000b1c <__aeabi_dcmplt>
 800e17e:	2800      	cmp	r0, #0
 800e180:	d159      	bne.n	800e236 <_strtod_l+0xa2e>
 800e182:	4630      	mov	r0, r6
 800e184:	4639      	mov	r1, r7
 800e186:	4b60      	ldr	r3, [pc, #384]	@ (800e308 <_strtod_l+0xb00>)
 800e188:	2200      	movs	r2, #0
 800e18a:	f7f2 fa55 	bl	8000638 <__aeabi_dmul>
 800e18e:	4606      	mov	r6, r0
 800e190:	460f      	mov	r7, r1
 800e192:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e196:	9606      	str	r6, [sp, #24]
 800e198:	9307      	str	r3, [sp, #28]
 800e19a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e19e:	4d57      	ldr	r5, [pc, #348]	@ (800e2fc <_strtod_l+0xaf4>)
 800e1a0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e1a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1a6:	401d      	ands	r5, r3
 800e1a8:	4b58      	ldr	r3, [pc, #352]	@ (800e30c <_strtod_l+0xb04>)
 800e1aa:	429d      	cmp	r5, r3
 800e1ac:	f040 80b2 	bne.w	800e314 <_strtod_l+0xb0c>
 800e1b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1b2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e1b6:	ec4b ab10 	vmov	d0, sl, fp
 800e1ba:	f7ff f9c9 	bl	800d550 <__ulp>
 800e1be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e1c2:	ec51 0b10 	vmov	r0, r1, d0
 800e1c6:	f7f2 fa37 	bl	8000638 <__aeabi_dmul>
 800e1ca:	4652      	mov	r2, sl
 800e1cc:	465b      	mov	r3, fp
 800e1ce:	f7f2 f87d 	bl	80002cc <__adddf3>
 800e1d2:	460b      	mov	r3, r1
 800e1d4:	4949      	ldr	r1, [pc, #292]	@ (800e2fc <_strtod_l+0xaf4>)
 800e1d6:	4a4e      	ldr	r2, [pc, #312]	@ (800e310 <_strtod_l+0xb08>)
 800e1d8:	4019      	ands	r1, r3
 800e1da:	4291      	cmp	r1, r2
 800e1dc:	4682      	mov	sl, r0
 800e1de:	d942      	bls.n	800e266 <_strtod_l+0xa5e>
 800e1e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e1e2:	4b47      	ldr	r3, [pc, #284]	@ (800e300 <_strtod_l+0xaf8>)
 800e1e4:	429a      	cmp	r2, r3
 800e1e6:	d103      	bne.n	800e1f0 <_strtod_l+0x9e8>
 800e1e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1ea:	3301      	adds	r3, #1
 800e1ec:	f43f ad2f 	beq.w	800dc4e <_strtod_l+0x446>
 800e1f0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e300 <_strtod_l+0xaf8>
 800e1f4:	f04f 3aff 	mov.w	sl, #4294967295
 800e1f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e1fa:	9805      	ldr	r0, [sp, #20]
 800e1fc:	f7fe fe7c 	bl	800cef8 <_Bfree>
 800e200:	9805      	ldr	r0, [sp, #20]
 800e202:	4649      	mov	r1, r9
 800e204:	f7fe fe78 	bl	800cef8 <_Bfree>
 800e208:	9805      	ldr	r0, [sp, #20]
 800e20a:	4641      	mov	r1, r8
 800e20c:	f7fe fe74 	bl	800cef8 <_Bfree>
 800e210:	9805      	ldr	r0, [sp, #20]
 800e212:	4621      	mov	r1, r4
 800e214:	f7fe fe70 	bl	800cef8 <_Bfree>
 800e218:	e619      	b.n	800de4e <_strtod_l+0x646>
 800e21a:	f1ba 0f01 	cmp.w	sl, #1
 800e21e:	d103      	bne.n	800e228 <_strtod_l+0xa20>
 800e220:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e222:	2b00      	cmp	r3, #0
 800e224:	f43f ada6 	beq.w	800dd74 <_strtod_l+0x56c>
 800e228:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e2d8 <_strtod_l+0xad0>
 800e22c:	4f35      	ldr	r7, [pc, #212]	@ (800e304 <_strtod_l+0xafc>)
 800e22e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e232:	2600      	movs	r6, #0
 800e234:	e7b1      	b.n	800e19a <_strtod_l+0x992>
 800e236:	4f34      	ldr	r7, [pc, #208]	@ (800e308 <_strtod_l+0xb00>)
 800e238:	2600      	movs	r6, #0
 800e23a:	e7aa      	b.n	800e192 <_strtod_l+0x98a>
 800e23c:	4b32      	ldr	r3, [pc, #200]	@ (800e308 <_strtod_l+0xb00>)
 800e23e:	4630      	mov	r0, r6
 800e240:	4639      	mov	r1, r7
 800e242:	2200      	movs	r2, #0
 800e244:	f7f2 f9f8 	bl	8000638 <__aeabi_dmul>
 800e248:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e24a:	4606      	mov	r6, r0
 800e24c:	460f      	mov	r7, r1
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d09f      	beq.n	800e192 <_strtod_l+0x98a>
 800e252:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e256:	e7a0      	b.n	800e19a <_strtod_l+0x992>
 800e258:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e2e0 <_strtod_l+0xad8>
 800e25c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e260:	ec57 6b17 	vmov	r6, r7, d7
 800e264:	e799      	b.n	800e19a <_strtod_l+0x992>
 800e266:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e26a:	9b08      	ldr	r3, [sp, #32]
 800e26c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e270:	2b00      	cmp	r3, #0
 800e272:	d1c1      	bne.n	800e1f8 <_strtod_l+0x9f0>
 800e274:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e278:	0d1b      	lsrs	r3, r3, #20
 800e27a:	051b      	lsls	r3, r3, #20
 800e27c:	429d      	cmp	r5, r3
 800e27e:	d1bb      	bne.n	800e1f8 <_strtod_l+0x9f0>
 800e280:	4630      	mov	r0, r6
 800e282:	4639      	mov	r1, r7
 800e284:	f7f2 fd38 	bl	8000cf8 <__aeabi_d2lz>
 800e288:	f7f2 f9a8 	bl	80005dc <__aeabi_l2d>
 800e28c:	4602      	mov	r2, r0
 800e28e:	460b      	mov	r3, r1
 800e290:	4630      	mov	r0, r6
 800e292:	4639      	mov	r1, r7
 800e294:	f7f2 f818 	bl	80002c8 <__aeabi_dsub>
 800e298:	460b      	mov	r3, r1
 800e29a:	4602      	mov	r2, r0
 800e29c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e2a0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e2a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e2a6:	ea46 060a 	orr.w	r6, r6, sl
 800e2aa:	431e      	orrs	r6, r3
 800e2ac:	d06f      	beq.n	800e38e <_strtod_l+0xb86>
 800e2ae:	a30e      	add	r3, pc, #56	@ (adr r3, 800e2e8 <_strtod_l+0xae0>)
 800e2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2b4:	f7f2 fc32 	bl	8000b1c <__aeabi_dcmplt>
 800e2b8:	2800      	cmp	r0, #0
 800e2ba:	f47f acd3 	bne.w	800dc64 <_strtod_l+0x45c>
 800e2be:	a30c      	add	r3, pc, #48	@ (adr r3, 800e2f0 <_strtod_l+0xae8>)
 800e2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e2c8:	f7f2 fc46 	bl	8000b58 <__aeabi_dcmpgt>
 800e2cc:	2800      	cmp	r0, #0
 800e2ce:	d093      	beq.n	800e1f8 <_strtod_l+0x9f0>
 800e2d0:	e4c8      	b.n	800dc64 <_strtod_l+0x45c>
 800e2d2:	bf00      	nop
 800e2d4:	f3af 8000 	nop.w
 800e2d8:	00000000 	.word	0x00000000
 800e2dc:	bff00000 	.word	0xbff00000
 800e2e0:	00000000 	.word	0x00000000
 800e2e4:	3ff00000 	.word	0x3ff00000
 800e2e8:	94a03595 	.word	0x94a03595
 800e2ec:	3fdfffff 	.word	0x3fdfffff
 800e2f0:	35afe535 	.word	0x35afe535
 800e2f4:	3fe00000 	.word	0x3fe00000
 800e2f8:	000fffff 	.word	0x000fffff
 800e2fc:	7ff00000 	.word	0x7ff00000
 800e300:	7fefffff 	.word	0x7fefffff
 800e304:	3ff00000 	.word	0x3ff00000
 800e308:	3fe00000 	.word	0x3fe00000
 800e30c:	7fe00000 	.word	0x7fe00000
 800e310:	7c9fffff 	.word	0x7c9fffff
 800e314:	9b08      	ldr	r3, [sp, #32]
 800e316:	b323      	cbz	r3, 800e362 <_strtod_l+0xb5a>
 800e318:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e31c:	d821      	bhi.n	800e362 <_strtod_l+0xb5a>
 800e31e:	a328      	add	r3, pc, #160	@ (adr r3, 800e3c0 <_strtod_l+0xbb8>)
 800e320:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e324:	4630      	mov	r0, r6
 800e326:	4639      	mov	r1, r7
 800e328:	f7f2 fc02 	bl	8000b30 <__aeabi_dcmple>
 800e32c:	b1a0      	cbz	r0, 800e358 <_strtod_l+0xb50>
 800e32e:	4639      	mov	r1, r7
 800e330:	4630      	mov	r0, r6
 800e332:	f7f2 fc59 	bl	8000be8 <__aeabi_d2uiz>
 800e336:	2801      	cmp	r0, #1
 800e338:	bf38      	it	cc
 800e33a:	2001      	movcc	r0, #1
 800e33c:	f7f2 f902 	bl	8000544 <__aeabi_ui2d>
 800e340:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e342:	4606      	mov	r6, r0
 800e344:	460f      	mov	r7, r1
 800e346:	b9fb      	cbnz	r3, 800e388 <_strtod_l+0xb80>
 800e348:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e34c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e34e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e350:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e354:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e358:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e35a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e35e:	1b5b      	subs	r3, r3, r5
 800e360:	9311      	str	r3, [sp, #68]	@ 0x44
 800e362:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e366:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e36a:	f7ff f8f1 	bl	800d550 <__ulp>
 800e36e:	4650      	mov	r0, sl
 800e370:	ec53 2b10 	vmov	r2, r3, d0
 800e374:	4659      	mov	r1, fp
 800e376:	f7f2 f95f 	bl	8000638 <__aeabi_dmul>
 800e37a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e37e:	f7f1 ffa5 	bl	80002cc <__adddf3>
 800e382:	4682      	mov	sl, r0
 800e384:	468b      	mov	fp, r1
 800e386:	e770      	b.n	800e26a <_strtod_l+0xa62>
 800e388:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e38c:	e7e0      	b.n	800e350 <_strtod_l+0xb48>
 800e38e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e3c8 <_strtod_l+0xbc0>)
 800e390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e394:	f7f2 fbc2 	bl	8000b1c <__aeabi_dcmplt>
 800e398:	e798      	b.n	800e2cc <_strtod_l+0xac4>
 800e39a:	2300      	movs	r3, #0
 800e39c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e39e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e3a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e3a2:	6013      	str	r3, [r2, #0]
 800e3a4:	f7ff ba6d 	b.w	800d882 <_strtod_l+0x7a>
 800e3a8:	2a65      	cmp	r2, #101	@ 0x65
 800e3aa:	f43f ab68 	beq.w	800da7e <_strtod_l+0x276>
 800e3ae:	2a45      	cmp	r2, #69	@ 0x45
 800e3b0:	f43f ab65 	beq.w	800da7e <_strtod_l+0x276>
 800e3b4:	2301      	movs	r3, #1
 800e3b6:	f7ff bba0 	b.w	800dafa <_strtod_l+0x2f2>
 800e3ba:	bf00      	nop
 800e3bc:	f3af 8000 	nop.w
 800e3c0:	ffc00000 	.word	0xffc00000
 800e3c4:	41dfffff 	.word	0x41dfffff
 800e3c8:	94a03595 	.word	0x94a03595
 800e3cc:	3fcfffff 	.word	0x3fcfffff

0800e3d0 <_strtod_r>:
 800e3d0:	4b01      	ldr	r3, [pc, #4]	@ (800e3d8 <_strtod_r+0x8>)
 800e3d2:	f7ff ba19 	b.w	800d808 <_strtod_l>
 800e3d6:	bf00      	nop
 800e3d8:	20000074 	.word	0x20000074

0800e3dc <_strtol_l.isra.0>:
 800e3dc:	2b24      	cmp	r3, #36	@ 0x24
 800e3de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3e2:	4686      	mov	lr, r0
 800e3e4:	4690      	mov	r8, r2
 800e3e6:	d801      	bhi.n	800e3ec <_strtol_l.isra.0+0x10>
 800e3e8:	2b01      	cmp	r3, #1
 800e3ea:	d106      	bne.n	800e3fa <_strtol_l.isra.0+0x1e>
 800e3ec:	f7fd fda8 	bl	800bf40 <__errno>
 800e3f0:	2316      	movs	r3, #22
 800e3f2:	6003      	str	r3, [r0, #0]
 800e3f4:	2000      	movs	r0, #0
 800e3f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3fa:	4834      	ldr	r0, [pc, #208]	@ (800e4cc <_strtol_l.isra.0+0xf0>)
 800e3fc:	460d      	mov	r5, r1
 800e3fe:	462a      	mov	r2, r5
 800e400:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e404:	5d06      	ldrb	r6, [r0, r4]
 800e406:	f016 0608 	ands.w	r6, r6, #8
 800e40a:	d1f8      	bne.n	800e3fe <_strtol_l.isra.0+0x22>
 800e40c:	2c2d      	cmp	r4, #45	@ 0x2d
 800e40e:	d110      	bne.n	800e432 <_strtol_l.isra.0+0x56>
 800e410:	782c      	ldrb	r4, [r5, #0]
 800e412:	2601      	movs	r6, #1
 800e414:	1c95      	adds	r5, r2, #2
 800e416:	f033 0210 	bics.w	r2, r3, #16
 800e41a:	d115      	bne.n	800e448 <_strtol_l.isra.0+0x6c>
 800e41c:	2c30      	cmp	r4, #48	@ 0x30
 800e41e:	d10d      	bne.n	800e43c <_strtol_l.isra.0+0x60>
 800e420:	782a      	ldrb	r2, [r5, #0]
 800e422:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e426:	2a58      	cmp	r2, #88	@ 0x58
 800e428:	d108      	bne.n	800e43c <_strtol_l.isra.0+0x60>
 800e42a:	786c      	ldrb	r4, [r5, #1]
 800e42c:	3502      	adds	r5, #2
 800e42e:	2310      	movs	r3, #16
 800e430:	e00a      	b.n	800e448 <_strtol_l.isra.0+0x6c>
 800e432:	2c2b      	cmp	r4, #43	@ 0x2b
 800e434:	bf04      	itt	eq
 800e436:	782c      	ldrbeq	r4, [r5, #0]
 800e438:	1c95      	addeq	r5, r2, #2
 800e43a:	e7ec      	b.n	800e416 <_strtol_l.isra.0+0x3a>
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d1f6      	bne.n	800e42e <_strtol_l.isra.0+0x52>
 800e440:	2c30      	cmp	r4, #48	@ 0x30
 800e442:	bf14      	ite	ne
 800e444:	230a      	movne	r3, #10
 800e446:	2308      	moveq	r3, #8
 800e448:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e44c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e450:	2200      	movs	r2, #0
 800e452:	fbbc f9f3 	udiv	r9, ip, r3
 800e456:	4610      	mov	r0, r2
 800e458:	fb03 ca19 	mls	sl, r3, r9, ip
 800e45c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e460:	2f09      	cmp	r7, #9
 800e462:	d80f      	bhi.n	800e484 <_strtol_l.isra.0+0xa8>
 800e464:	463c      	mov	r4, r7
 800e466:	42a3      	cmp	r3, r4
 800e468:	dd1b      	ble.n	800e4a2 <_strtol_l.isra.0+0xc6>
 800e46a:	1c57      	adds	r7, r2, #1
 800e46c:	d007      	beq.n	800e47e <_strtol_l.isra.0+0xa2>
 800e46e:	4581      	cmp	r9, r0
 800e470:	d314      	bcc.n	800e49c <_strtol_l.isra.0+0xc0>
 800e472:	d101      	bne.n	800e478 <_strtol_l.isra.0+0x9c>
 800e474:	45a2      	cmp	sl, r4
 800e476:	db11      	blt.n	800e49c <_strtol_l.isra.0+0xc0>
 800e478:	fb00 4003 	mla	r0, r0, r3, r4
 800e47c:	2201      	movs	r2, #1
 800e47e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e482:	e7eb      	b.n	800e45c <_strtol_l.isra.0+0x80>
 800e484:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e488:	2f19      	cmp	r7, #25
 800e48a:	d801      	bhi.n	800e490 <_strtol_l.isra.0+0xb4>
 800e48c:	3c37      	subs	r4, #55	@ 0x37
 800e48e:	e7ea      	b.n	800e466 <_strtol_l.isra.0+0x8a>
 800e490:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e494:	2f19      	cmp	r7, #25
 800e496:	d804      	bhi.n	800e4a2 <_strtol_l.isra.0+0xc6>
 800e498:	3c57      	subs	r4, #87	@ 0x57
 800e49a:	e7e4      	b.n	800e466 <_strtol_l.isra.0+0x8a>
 800e49c:	f04f 32ff 	mov.w	r2, #4294967295
 800e4a0:	e7ed      	b.n	800e47e <_strtol_l.isra.0+0xa2>
 800e4a2:	1c53      	adds	r3, r2, #1
 800e4a4:	d108      	bne.n	800e4b8 <_strtol_l.isra.0+0xdc>
 800e4a6:	2322      	movs	r3, #34	@ 0x22
 800e4a8:	f8ce 3000 	str.w	r3, [lr]
 800e4ac:	4660      	mov	r0, ip
 800e4ae:	f1b8 0f00 	cmp.w	r8, #0
 800e4b2:	d0a0      	beq.n	800e3f6 <_strtol_l.isra.0+0x1a>
 800e4b4:	1e69      	subs	r1, r5, #1
 800e4b6:	e006      	b.n	800e4c6 <_strtol_l.isra.0+0xea>
 800e4b8:	b106      	cbz	r6, 800e4bc <_strtol_l.isra.0+0xe0>
 800e4ba:	4240      	negs	r0, r0
 800e4bc:	f1b8 0f00 	cmp.w	r8, #0
 800e4c0:	d099      	beq.n	800e3f6 <_strtol_l.isra.0+0x1a>
 800e4c2:	2a00      	cmp	r2, #0
 800e4c4:	d1f6      	bne.n	800e4b4 <_strtol_l.isra.0+0xd8>
 800e4c6:	f8c8 1000 	str.w	r1, [r8]
 800e4ca:	e794      	b.n	800e3f6 <_strtol_l.isra.0+0x1a>
 800e4cc:	08011229 	.word	0x08011229

0800e4d0 <_strtol_r>:
 800e4d0:	f7ff bf84 	b.w	800e3dc <_strtol_l.isra.0>

0800e4d4 <__ssputs_r>:
 800e4d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e4d8:	688e      	ldr	r6, [r1, #8]
 800e4da:	461f      	mov	r7, r3
 800e4dc:	42be      	cmp	r6, r7
 800e4de:	680b      	ldr	r3, [r1, #0]
 800e4e0:	4682      	mov	sl, r0
 800e4e2:	460c      	mov	r4, r1
 800e4e4:	4690      	mov	r8, r2
 800e4e6:	d82d      	bhi.n	800e544 <__ssputs_r+0x70>
 800e4e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e4ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e4f0:	d026      	beq.n	800e540 <__ssputs_r+0x6c>
 800e4f2:	6965      	ldr	r5, [r4, #20]
 800e4f4:	6909      	ldr	r1, [r1, #16]
 800e4f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e4fa:	eba3 0901 	sub.w	r9, r3, r1
 800e4fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e502:	1c7b      	adds	r3, r7, #1
 800e504:	444b      	add	r3, r9
 800e506:	106d      	asrs	r5, r5, #1
 800e508:	429d      	cmp	r5, r3
 800e50a:	bf38      	it	cc
 800e50c:	461d      	movcc	r5, r3
 800e50e:	0553      	lsls	r3, r2, #21
 800e510:	d527      	bpl.n	800e562 <__ssputs_r+0x8e>
 800e512:	4629      	mov	r1, r5
 800e514:	f7fe fc24 	bl	800cd60 <_malloc_r>
 800e518:	4606      	mov	r6, r0
 800e51a:	b360      	cbz	r0, 800e576 <__ssputs_r+0xa2>
 800e51c:	6921      	ldr	r1, [r4, #16]
 800e51e:	464a      	mov	r2, r9
 800e520:	f7fd fd3b 	bl	800bf9a <memcpy>
 800e524:	89a3      	ldrh	r3, [r4, #12]
 800e526:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e52a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e52e:	81a3      	strh	r3, [r4, #12]
 800e530:	6126      	str	r6, [r4, #16]
 800e532:	6165      	str	r5, [r4, #20]
 800e534:	444e      	add	r6, r9
 800e536:	eba5 0509 	sub.w	r5, r5, r9
 800e53a:	6026      	str	r6, [r4, #0]
 800e53c:	60a5      	str	r5, [r4, #8]
 800e53e:	463e      	mov	r6, r7
 800e540:	42be      	cmp	r6, r7
 800e542:	d900      	bls.n	800e546 <__ssputs_r+0x72>
 800e544:	463e      	mov	r6, r7
 800e546:	6820      	ldr	r0, [r4, #0]
 800e548:	4632      	mov	r2, r6
 800e54a:	4641      	mov	r1, r8
 800e54c:	f000 f9c6 	bl	800e8dc <memmove>
 800e550:	68a3      	ldr	r3, [r4, #8]
 800e552:	1b9b      	subs	r3, r3, r6
 800e554:	60a3      	str	r3, [r4, #8]
 800e556:	6823      	ldr	r3, [r4, #0]
 800e558:	4433      	add	r3, r6
 800e55a:	6023      	str	r3, [r4, #0]
 800e55c:	2000      	movs	r0, #0
 800e55e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e562:	462a      	mov	r2, r5
 800e564:	f000 fd7d 	bl	800f062 <_realloc_r>
 800e568:	4606      	mov	r6, r0
 800e56a:	2800      	cmp	r0, #0
 800e56c:	d1e0      	bne.n	800e530 <__ssputs_r+0x5c>
 800e56e:	6921      	ldr	r1, [r4, #16]
 800e570:	4650      	mov	r0, sl
 800e572:	f7fe fb81 	bl	800cc78 <_free_r>
 800e576:	230c      	movs	r3, #12
 800e578:	f8ca 3000 	str.w	r3, [sl]
 800e57c:	89a3      	ldrh	r3, [r4, #12]
 800e57e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e582:	81a3      	strh	r3, [r4, #12]
 800e584:	f04f 30ff 	mov.w	r0, #4294967295
 800e588:	e7e9      	b.n	800e55e <__ssputs_r+0x8a>
	...

0800e58c <_svfiprintf_r>:
 800e58c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e590:	4698      	mov	r8, r3
 800e592:	898b      	ldrh	r3, [r1, #12]
 800e594:	061b      	lsls	r3, r3, #24
 800e596:	b09d      	sub	sp, #116	@ 0x74
 800e598:	4607      	mov	r7, r0
 800e59a:	460d      	mov	r5, r1
 800e59c:	4614      	mov	r4, r2
 800e59e:	d510      	bpl.n	800e5c2 <_svfiprintf_r+0x36>
 800e5a0:	690b      	ldr	r3, [r1, #16]
 800e5a2:	b973      	cbnz	r3, 800e5c2 <_svfiprintf_r+0x36>
 800e5a4:	2140      	movs	r1, #64	@ 0x40
 800e5a6:	f7fe fbdb 	bl	800cd60 <_malloc_r>
 800e5aa:	6028      	str	r0, [r5, #0]
 800e5ac:	6128      	str	r0, [r5, #16]
 800e5ae:	b930      	cbnz	r0, 800e5be <_svfiprintf_r+0x32>
 800e5b0:	230c      	movs	r3, #12
 800e5b2:	603b      	str	r3, [r7, #0]
 800e5b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e5b8:	b01d      	add	sp, #116	@ 0x74
 800e5ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5be:	2340      	movs	r3, #64	@ 0x40
 800e5c0:	616b      	str	r3, [r5, #20]
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5c6:	2320      	movs	r3, #32
 800e5c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e5cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800e5d0:	2330      	movs	r3, #48	@ 0x30
 800e5d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e770 <_svfiprintf_r+0x1e4>
 800e5d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e5da:	f04f 0901 	mov.w	r9, #1
 800e5de:	4623      	mov	r3, r4
 800e5e0:	469a      	mov	sl, r3
 800e5e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5e6:	b10a      	cbz	r2, 800e5ec <_svfiprintf_r+0x60>
 800e5e8:	2a25      	cmp	r2, #37	@ 0x25
 800e5ea:	d1f9      	bne.n	800e5e0 <_svfiprintf_r+0x54>
 800e5ec:	ebba 0b04 	subs.w	fp, sl, r4
 800e5f0:	d00b      	beq.n	800e60a <_svfiprintf_r+0x7e>
 800e5f2:	465b      	mov	r3, fp
 800e5f4:	4622      	mov	r2, r4
 800e5f6:	4629      	mov	r1, r5
 800e5f8:	4638      	mov	r0, r7
 800e5fa:	f7ff ff6b 	bl	800e4d4 <__ssputs_r>
 800e5fe:	3001      	adds	r0, #1
 800e600:	f000 80a7 	beq.w	800e752 <_svfiprintf_r+0x1c6>
 800e604:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e606:	445a      	add	r2, fp
 800e608:	9209      	str	r2, [sp, #36]	@ 0x24
 800e60a:	f89a 3000 	ldrb.w	r3, [sl]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	f000 809f 	beq.w	800e752 <_svfiprintf_r+0x1c6>
 800e614:	2300      	movs	r3, #0
 800e616:	f04f 32ff 	mov.w	r2, #4294967295
 800e61a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e61e:	f10a 0a01 	add.w	sl, sl, #1
 800e622:	9304      	str	r3, [sp, #16]
 800e624:	9307      	str	r3, [sp, #28]
 800e626:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e62a:	931a      	str	r3, [sp, #104]	@ 0x68
 800e62c:	4654      	mov	r4, sl
 800e62e:	2205      	movs	r2, #5
 800e630:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e634:	484e      	ldr	r0, [pc, #312]	@ (800e770 <_svfiprintf_r+0x1e4>)
 800e636:	f7f1 fdeb 	bl	8000210 <memchr>
 800e63a:	9a04      	ldr	r2, [sp, #16]
 800e63c:	b9d8      	cbnz	r0, 800e676 <_svfiprintf_r+0xea>
 800e63e:	06d0      	lsls	r0, r2, #27
 800e640:	bf44      	itt	mi
 800e642:	2320      	movmi	r3, #32
 800e644:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e648:	0711      	lsls	r1, r2, #28
 800e64a:	bf44      	itt	mi
 800e64c:	232b      	movmi	r3, #43	@ 0x2b
 800e64e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e652:	f89a 3000 	ldrb.w	r3, [sl]
 800e656:	2b2a      	cmp	r3, #42	@ 0x2a
 800e658:	d015      	beq.n	800e686 <_svfiprintf_r+0xfa>
 800e65a:	9a07      	ldr	r2, [sp, #28]
 800e65c:	4654      	mov	r4, sl
 800e65e:	2000      	movs	r0, #0
 800e660:	f04f 0c0a 	mov.w	ip, #10
 800e664:	4621      	mov	r1, r4
 800e666:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e66a:	3b30      	subs	r3, #48	@ 0x30
 800e66c:	2b09      	cmp	r3, #9
 800e66e:	d94b      	bls.n	800e708 <_svfiprintf_r+0x17c>
 800e670:	b1b0      	cbz	r0, 800e6a0 <_svfiprintf_r+0x114>
 800e672:	9207      	str	r2, [sp, #28]
 800e674:	e014      	b.n	800e6a0 <_svfiprintf_r+0x114>
 800e676:	eba0 0308 	sub.w	r3, r0, r8
 800e67a:	fa09 f303 	lsl.w	r3, r9, r3
 800e67e:	4313      	orrs	r3, r2
 800e680:	9304      	str	r3, [sp, #16]
 800e682:	46a2      	mov	sl, r4
 800e684:	e7d2      	b.n	800e62c <_svfiprintf_r+0xa0>
 800e686:	9b03      	ldr	r3, [sp, #12]
 800e688:	1d19      	adds	r1, r3, #4
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	9103      	str	r1, [sp, #12]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	bfbb      	ittet	lt
 800e692:	425b      	neglt	r3, r3
 800e694:	f042 0202 	orrlt.w	r2, r2, #2
 800e698:	9307      	strge	r3, [sp, #28]
 800e69a:	9307      	strlt	r3, [sp, #28]
 800e69c:	bfb8      	it	lt
 800e69e:	9204      	strlt	r2, [sp, #16]
 800e6a0:	7823      	ldrb	r3, [r4, #0]
 800e6a2:	2b2e      	cmp	r3, #46	@ 0x2e
 800e6a4:	d10a      	bne.n	800e6bc <_svfiprintf_r+0x130>
 800e6a6:	7863      	ldrb	r3, [r4, #1]
 800e6a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800e6aa:	d132      	bne.n	800e712 <_svfiprintf_r+0x186>
 800e6ac:	9b03      	ldr	r3, [sp, #12]
 800e6ae:	1d1a      	adds	r2, r3, #4
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	9203      	str	r2, [sp, #12]
 800e6b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e6b8:	3402      	adds	r4, #2
 800e6ba:	9305      	str	r3, [sp, #20]
 800e6bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e780 <_svfiprintf_r+0x1f4>
 800e6c0:	7821      	ldrb	r1, [r4, #0]
 800e6c2:	2203      	movs	r2, #3
 800e6c4:	4650      	mov	r0, sl
 800e6c6:	f7f1 fda3 	bl	8000210 <memchr>
 800e6ca:	b138      	cbz	r0, 800e6dc <_svfiprintf_r+0x150>
 800e6cc:	9b04      	ldr	r3, [sp, #16]
 800e6ce:	eba0 000a 	sub.w	r0, r0, sl
 800e6d2:	2240      	movs	r2, #64	@ 0x40
 800e6d4:	4082      	lsls	r2, r0
 800e6d6:	4313      	orrs	r3, r2
 800e6d8:	3401      	adds	r4, #1
 800e6da:	9304      	str	r3, [sp, #16]
 800e6dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6e0:	4824      	ldr	r0, [pc, #144]	@ (800e774 <_svfiprintf_r+0x1e8>)
 800e6e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e6e6:	2206      	movs	r2, #6
 800e6e8:	f7f1 fd92 	bl	8000210 <memchr>
 800e6ec:	2800      	cmp	r0, #0
 800e6ee:	d036      	beq.n	800e75e <_svfiprintf_r+0x1d2>
 800e6f0:	4b21      	ldr	r3, [pc, #132]	@ (800e778 <_svfiprintf_r+0x1ec>)
 800e6f2:	bb1b      	cbnz	r3, 800e73c <_svfiprintf_r+0x1b0>
 800e6f4:	9b03      	ldr	r3, [sp, #12]
 800e6f6:	3307      	adds	r3, #7
 800e6f8:	f023 0307 	bic.w	r3, r3, #7
 800e6fc:	3308      	adds	r3, #8
 800e6fe:	9303      	str	r3, [sp, #12]
 800e700:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e702:	4433      	add	r3, r6
 800e704:	9309      	str	r3, [sp, #36]	@ 0x24
 800e706:	e76a      	b.n	800e5de <_svfiprintf_r+0x52>
 800e708:	fb0c 3202 	mla	r2, ip, r2, r3
 800e70c:	460c      	mov	r4, r1
 800e70e:	2001      	movs	r0, #1
 800e710:	e7a8      	b.n	800e664 <_svfiprintf_r+0xd8>
 800e712:	2300      	movs	r3, #0
 800e714:	3401      	adds	r4, #1
 800e716:	9305      	str	r3, [sp, #20]
 800e718:	4619      	mov	r1, r3
 800e71a:	f04f 0c0a 	mov.w	ip, #10
 800e71e:	4620      	mov	r0, r4
 800e720:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e724:	3a30      	subs	r2, #48	@ 0x30
 800e726:	2a09      	cmp	r2, #9
 800e728:	d903      	bls.n	800e732 <_svfiprintf_r+0x1a6>
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d0c6      	beq.n	800e6bc <_svfiprintf_r+0x130>
 800e72e:	9105      	str	r1, [sp, #20]
 800e730:	e7c4      	b.n	800e6bc <_svfiprintf_r+0x130>
 800e732:	fb0c 2101 	mla	r1, ip, r1, r2
 800e736:	4604      	mov	r4, r0
 800e738:	2301      	movs	r3, #1
 800e73a:	e7f0      	b.n	800e71e <_svfiprintf_r+0x192>
 800e73c:	ab03      	add	r3, sp, #12
 800e73e:	9300      	str	r3, [sp, #0]
 800e740:	462a      	mov	r2, r5
 800e742:	4b0e      	ldr	r3, [pc, #56]	@ (800e77c <_svfiprintf_r+0x1f0>)
 800e744:	a904      	add	r1, sp, #16
 800e746:	4638      	mov	r0, r7
 800e748:	f7fc fc4a 	bl	800afe0 <_printf_float>
 800e74c:	1c42      	adds	r2, r0, #1
 800e74e:	4606      	mov	r6, r0
 800e750:	d1d6      	bne.n	800e700 <_svfiprintf_r+0x174>
 800e752:	89ab      	ldrh	r3, [r5, #12]
 800e754:	065b      	lsls	r3, r3, #25
 800e756:	f53f af2d 	bmi.w	800e5b4 <_svfiprintf_r+0x28>
 800e75a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e75c:	e72c      	b.n	800e5b8 <_svfiprintf_r+0x2c>
 800e75e:	ab03      	add	r3, sp, #12
 800e760:	9300      	str	r3, [sp, #0]
 800e762:	462a      	mov	r2, r5
 800e764:	4b05      	ldr	r3, [pc, #20]	@ (800e77c <_svfiprintf_r+0x1f0>)
 800e766:	a904      	add	r1, sp, #16
 800e768:	4638      	mov	r0, r7
 800e76a:	f7fc fed1 	bl	800b510 <_printf_i>
 800e76e:	e7ed      	b.n	800e74c <_svfiprintf_r+0x1c0>
 800e770:	08011025 	.word	0x08011025
 800e774:	0801102f 	.word	0x0801102f
 800e778:	0800afe1 	.word	0x0800afe1
 800e77c:	0800e4d5 	.word	0x0800e4d5
 800e780:	0801102b 	.word	0x0801102b

0800e784 <__sflush_r>:
 800e784:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e78c:	0716      	lsls	r6, r2, #28
 800e78e:	4605      	mov	r5, r0
 800e790:	460c      	mov	r4, r1
 800e792:	d454      	bmi.n	800e83e <__sflush_r+0xba>
 800e794:	684b      	ldr	r3, [r1, #4]
 800e796:	2b00      	cmp	r3, #0
 800e798:	dc02      	bgt.n	800e7a0 <__sflush_r+0x1c>
 800e79a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	dd48      	ble.n	800e832 <__sflush_r+0xae>
 800e7a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e7a2:	2e00      	cmp	r6, #0
 800e7a4:	d045      	beq.n	800e832 <__sflush_r+0xae>
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e7ac:	682f      	ldr	r7, [r5, #0]
 800e7ae:	6a21      	ldr	r1, [r4, #32]
 800e7b0:	602b      	str	r3, [r5, #0]
 800e7b2:	d030      	beq.n	800e816 <__sflush_r+0x92>
 800e7b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e7b6:	89a3      	ldrh	r3, [r4, #12]
 800e7b8:	0759      	lsls	r1, r3, #29
 800e7ba:	d505      	bpl.n	800e7c8 <__sflush_r+0x44>
 800e7bc:	6863      	ldr	r3, [r4, #4]
 800e7be:	1ad2      	subs	r2, r2, r3
 800e7c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e7c2:	b10b      	cbz	r3, 800e7c8 <__sflush_r+0x44>
 800e7c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e7c6:	1ad2      	subs	r2, r2, r3
 800e7c8:	2300      	movs	r3, #0
 800e7ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e7cc:	6a21      	ldr	r1, [r4, #32]
 800e7ce:	4628      	mov	r0, r5
 800e7d0:	47b0      	blx	r6
 800e7d2:	1c43      	adds	r3, r0, #1
 800e7d4:	89a3      	ldrh	r3, [r4, #12]
 800e7d6:	d106      	bne.n	800e7e6 <__sflush_r+0x62>
 800e7d8:	6829      	ldr	r1, [r5, #0]
 800e7da:	291d      	cmp	r1, #29
 800e7dc:	d82b      	bhi.n	800e836 <__sflush_r+0xb2>
 800e7de:	4a2a      	ldr	r2, [pc, #168]	@ (800e888 <__sflush_r+0x104>)
 800e7e0:	40ca      	lsrs	r2, r1
 800e7e2:	07d6      	lsls	r6, r2, #31
 800e7e4:	d527      	bpl.n	800e836 <__sflush_r+0xb2>
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	6062      	str	r2, [r4, #4]
 800e7ea:	04d9      	lsls	r1, r3, #19
 800e7ec:	6922      	ldr	r2, [r4, #16]
 800e7ee:	6022      	str	r2, [r4, #0]
 800e7f0:	d504      	bpl.n	800e7fc <__sflush_r+0x78>
 800e7f2:	1c42      	adds	r2, r0, #1
 800e7f4:	d101      	bne.n	800e7fa <__sflush_r+0x76>
 800e7f6:	682b      	ldr	r3, [r5, #0]
 800e7f8:	b903      	cbnz	r3, 800e7fc <__sflush_r+0x78>
 800e7fa:	6560      	str	r0, [r4, #84]	@ 0x54
 800e7fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e7fe:	602f      	str	r7, [r5, #0]
 800e800:	b1b9      	cbz	r1, 800e832 <__sflush_r+0xae>
 800e802:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e806:	4299      	cmp	r1, r3
 800e808:	d002      	beq.n	800e810 <__sflush_r+0x8c>
 800e80a:	4628      	mov	r0, r5
 800e80c:	f7fe fa34 	bl	800cc78 <_free_r>
 800e810:	2300      	movs	r3, #0
 800e812:	6363      	str	r3, [r4, #52]	@ 0x34
 800e814:	e00d      	b.n	800e832 <__sflush_r+0xae>
 800e816:	2301      	movs	r3, #1
 800e818:	4628      	mov	r0, r5
 800e81a:	47b0      	blx	r6
 800e81c:	4602      	mov	r2, r0
 800e81e:	1c50      	adds	r0, r2, #1
 800e820:	d1c9      	bne.n	800e7b6 <__sflush_r+0x32>
 800e822:	682b      	ldr	r3, [r5, #0]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d0c6      	beq.n	800e7b6 <__sflush_r+0x32>
 800e828:	2b1d      	cmp	r3, #29
 800e82a:	d001      	beq.n	800e830 <__sflush_r+0xac>
 800e82c:	2b16      	cmp	r3, #22
 800e82e:	d11e      	bne.n	800e86e <__sflush_r+0xea>
 800e830:	602f      	str	r7, [r5, #0]
 800e832:	2000      	movs	r0, #0
 800e834:	e022      	b.n	800e87c <__sflush_r+0xf8>
 800e836:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e83a:	b21b      	sxth	r3, r3
 800e83c:	e01b      	b.n	800e876 <__sflush_r+0xf2>
 800e83e:	690f      	ldr	r7, [r1, #16]
 800e840:	2f00      	cmp	r7, #0
 800e842:	d0f6      	beq.n	800e832 <__sflush_r+0xae>
 800e844:	0793      	lsls	r3, r2, #30
 800e846:	680e      	ldr	r6, [r1, #0]
 800e848:	bf08      	it	eq
 800e84a:	694b      	ldreq	r3, [r1, #20]
 800e84c:	600f      	str	r7, [r1, #0]
 800e84e:	bf18      	it	ne
 800e850:	2300      	movne	r3, #0
 800e852:	eba6 0807 	sub.w	r8, r6, r7
 800e856:	608b      	str	r3, [r1, #8]
 800e858:	f1b8 0f00 	cmp.w	r8, #0
 800e85c:	dde9      	ble.n	800e832 <__sflush_r+0xae>
 800e85e:	6a21      	ldr	r1, [r4, #32]
 800e860:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e862:	4643      	mov	r3, r8
 800e864:	463a      	mov	r2, r7
 800e866:	4628      	mov	r0, r5
 800e868:	47b0      	blx	r6
 800e86a:	2800      	cmp	r0, #0
 800e86c:	dc08      	bgt.n	800e880 <__sflush_r+0xfc>
 800e86e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e872:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e876:	81a3      	strh	r3, [r4, #12]
 800e878:	f04f 30ff 	mov.w	r0, #4294967295
 800e87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e880:	4407      	add	r7, r0
 800e882:	eba8 0800 	sub.w	r8, r8, r0
 800e886:	e7e7      	b.n	800e858 <__sflush_r+0xd4>
 800e888:	20400001 	.word	0x20400001

0800e88c <_fflush_r>:
 800e88c:	b538      	push	{r3, r4, r5, lr}
 800e88e:	690b      	ldr	r3, [r1, #16]
 800e890:	4605      	mov	r5, r0
 800e892:	460c      	mov	r4, r1
 800e894:	b913      	cbnz	r3, 800e89c <_fflush_r+0x10>
 800e896:	2500      	movs	r5, #0
 800e898:	4628      	mov	r0, r5
 800e89a:	bd38      	pop	{r3, r4, r5, pc}
 800e89c:	b118      	cbz	r0, 800e8a6 <_fflush_r+0x1a>
 800e89e:	6a03      	ldr	r3, [r0, #32]
 800e8a0:	b90b      	cbnz	r3, 800e8a6 <_fflush_r+0x1a>
 800e8a2:	f7fd f9ed 	bl	800bc80 <__sinit>
 800e8a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d0f3      	beq.n	800e896 <_fflush_r+0xa>
 800e8ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e8b0:	07d0      	lsls	r0, r2, #31
 800e8b2:	d404      	bmi.n	800e8be <_fflush_r+0x32>
 800e8b4:	0599      	lsls	r1, r3, #22
 800e8b6:	d402      	bmi.n	800e8be <_fflush_r+0x32>
 800e8b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e8ba:	f7fd fb6c 	bl	800bf96 <__retarget_lock_acquire_recursive>
 800e8be:	4628      	mov	r0, r5
 800e8c0:	4621      	mov	r1, r4
 800e8c2:	f7ff ff5f 	bl	800e784 <__sflush_r>
 800e8c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e8c8:	07da      	lsls	r2, r3, #31
 800e8ca:	4605      	mov	r5, r0
 800e8cc:	d4e4      	bmi.n	800e898 <_fflush_r+0xc>
 800e8ce:	89a3      	ldrh	r3, [r4, #12]
 800e8d0:	059b      	lsls	r3, r3, #22
 800e8d2:	d4e1      	bmi.n	800e898 <_fflush_r+0xc>
 800e8d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e8d6:	f7fd fb5f 	bl	800bf98 <__retarget_lock_release_recursive>
 800e8da:	e7dd      	b.n	800e898 <_fflush_r+0xc>

0800e8dc <memmove>:
 800e8dc:	4288      	cmp	r0, r1
 800e8de:	b510      	push	{r4, lr}
 800e8e0:	eb01 0402 	add.w	r4, r1, r2
 800e8e4:	d902      	bls.n	800e8ec <memmove+0x10>
 800e8e6:	4284      	cmp	r4, r0
 800e8e8:	4623      	mov	r3, r4
 800e8ea:	d807      	bhi.n	800e8fc <memmove+0x20>
 800e8ec:	1e43      	subs	r3, r0, #1
 800e8ee:	42a1      	cmp	r1, r4
 800e8f0:	d008      	beq.n	800e904 <memmove+0x28>
 800e8f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e8f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e8fa:	e7f8      	b.n	800e8ee <memmove+0x12>
 800e8fc:	4402      	add	r2, r0
 800e8fe:	4601      	mov	r1, r0
 800e900:	428a      	cmp	r2, r1
 800e902:	d100      	bne.n	800e906 <memmove+0x2a>
 800e904:	bd10      	pop	{r4, pc}
 800e906:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e90a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e90e:	e7f7      	b.n	800e900 <memmove+0x24>

0800e910 <strncmp>:
 800e910:	b510      	push	{r4, lr}
 800e912:	b16a      	cbz	r2, 800e930 <strncmp+0x20>
 800e914:	3901      	subs	r1, #1
 800e916:	1884      	adds	r4, r0, r2
 800e918:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e91c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e920:	429a      	cmp	r2, r3
 800e922:	d103      	bne.n	800e92c <strncmp+0x1c>
 800e924:	42a0      	cmp	r0, r4
 800e926:	d001      	beq.n	800e92c <strncmp+0x1c>
 800e928:	2a00      	cmp	r2, #0
 800e92a:	d1f5      	bne.n	800e918 <strncmp+0x8>
 800e92c:	1ad0      	subs	r0, r2, r3
 800e92e:	bd10      	pop	{r4, pc}
 800e930:	4610      	mov	r0, r2
 800e932:	e7fc      	b.n	800e92e <strncmp+0x1e>

0800e934 <_sbrk_r>:
 800e934:	b538      	push	{r3, r4, r5, lr}
 800e936:	4d06      	ldr	r5, [pc, #24]	@ (800e950 <_sbrk_r+0x1c>)
 800e938:	2300      	movs	r3, #0
 800e93a:	4604      	mov	r4, r0
 800e93c:	4608      	mov	r0, r1
 800e93e:	602b      	str	r3, [r5, #0]
 800e940:	f7f8 f94e 	bl	8006be0 <_sbrk>
 800e944:	1c43      	adds	r3, r0, #1
 800e946:	d102      	bne.n	800e94e <_sbrk_r+0x1a>
 800e948:	682b      	ldr	r3, [r5, #0]
 800e94a:	b103      	cbz	r3, 800e94e <_sbrk_r+0x1a>
 800e94c:	6023      	str	r3, [r4, #0]
 800e94e:	bd38      	pop	{r3, r4, r5, pc}
 800e950:	20000f2c 	.word	0x20000f2c
 800e954:	00000000 	.word	0x00000000

0800e958 <nan>:
 800e958:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e960 <nan+0x8>
 800e95c:	4770      	bx	lr
 800e95e:	bf00      	nop
 800e960:	00000000 	.word	0x00000000
 800e964:	7ff80000 	.word	0x7ff80000

0800e968 <__assert_func>:
 800e968:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e96a:	4614      	mov	r4, r2
 800e96c:	461a      	mov	r2, r3
 800e96e:	4b09      	ldr	r3, [pc, #36]	@ (800e994 <__assert_func+0x2c>)
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	4605      	mov	r5, r0
 800e974:	68d8      	ldr	r0, [r3, #12]
 800e976:	b14c      	cbz	r4, 800e98c <__assert_func+0x24>
 800e978:	4b07      	ldr	r3, [pc, #28]	@ (800e998 <__assert_func+0x30>)
 800e97a:	9100      	str	r1, [sp, #0]
 800e97c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e980:	4906      	ldr	r1, [pc, #24]	@ (800e99c <__assert_func+0x34>)
 800e982:	462b      	mov	r3, r5
 800e984:	f000 fba8 	bl	800f0d8 <fiprintf>
 800e988:	f000 fbb8 	bl	800f0fc <abort>
 800e98c:	4b04      	ldr	r3, [pc, #16]	@ (800e9a0 <__assert_func+0x38>)
 800e98e:	461c      	mov	r4, r3
 800e990:	e7f3      	b.n	800e97a <__assert_func+0x12>
 800e992:	bf00      	nop
 800e994:	20000024 	.word	0x20000024
 800e998:	0801103e 	.word	0x0801103e
 800e99c:	0801104b 	.word	0x0801104b
 800e9a0:	08011079 	.word	0x08011079

0800e9a4 <_calloc_r>:
 800e9a4:	b570      	push	{r4, r5, r6, lr}
 800e9a6:	fba1 5402 	umull	r5, r4, r1, r2
 800e9aa:	b934      	cbnz	r4, 800e9ba <_calloc_r+0x16>
 800e9ac:	4629      	mov	r1, r5
 800e9ae:	f7fe f9d7 	bl	800cd60 <_malloc_r>
 800e9b2:	4606      	mov	r6, r0
 800e9b4:	b928      	cbnz	r0, 800e9c2 <_calloc_r+0x1e>
 800e9b6:	4630      	mov	r0, r6
 800e9b8:	bd70      	pop	{r4, r5, r6, pc}
 800e9ba:	220c      	movs	r2, #12
 800e9bc:	6002      	str	r2, [r0, #0]
 800e9be:	2600      	movs	r6, #0
 800e9c0:	e7f9      	b.n	800e9b6 <_calloc_r+0x12>
 800e9c2:	462a      	mov	r2, r5
 800e9c4:	4621      	mov	r1, r4
 800e9c6:	f7fd fa69 	bl	800be9c <memset>
 800e9ca:	e7f4      	b.n	800e9b6 <_calloc_r+0x12>

0800e9cc <rshift>:
 800e9cc:	6903      	ldr	r3, [r0, #16]
 800e9ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e9d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e9d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e9da:	f100 0414 	add.w	r4, r0, #20
 800e9de:	dd45      	ble.n	800ea6c <rshift+0xa0>
 800e9e0:	f011 011f 	ands.w	r1, r1, #31
 800e9e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e9e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e9ec:	d10c      	bne.n	800ea08 <rshift+0x3c>
 800e9ee:	f100 0710 	add.w	r7, r0, #16
 800e9f2:	4629      	mov	r1, r5
 800e9f4:	42b1      	cmp	r1, r6
 800e9f6:	d334      	bcc.n	800ea62 <rshift+0x96>
 800e9f8:	1a9b      	subs	r3, r3, r2
 800e9fa:	009b      	lsls	r3, r3, #2
 800e9fc:	1eea      	subs	r2, r5, #3
 800e9fe:	4296      	cmp	r6, r2
 800ea00:	bf38      	it	cc
 800ea02:	2300      	movcc	r3, #0
 800ea04:	4423      	add	r3, r4
 800ea06:	e015      	b.n	800ea34 <rshift+0x68>
 800ea08:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ea0c:	f1c1 0820 	rsb	r8, r1, #32
 800ea10:	40cf      	lsrs	r7, r1
 800ea12:	f105 0e04 	add.w	lr, r5, #4
 800ea16:	46a1      	mov	r9, r4
 800ea18:	4576      	cmp	r6, lr
 800ea1a:	46f4      	mov	ip, lr
 800ea1c:	d815      	bhi.n	800ea4a <rshift+0x7e>
 800ea1e:	1a9a      	subs	r2, r3, r2
 800ea20:	0092      	lsls	r2, r2, #2
 800ea22:	3a04      	subs	r2, #4
 800ea24:	3501      	adds	r5, #1
 800ea26:	42ae      	cmp	r6, r5
 800ea28:	bf38      	it	cc
 800ea2a:	2200      	movcc	r2, #0
 800ea2c:	18a3      	adds	r3, r4, r2
 800ea2e:	50a7      	str	r7, [r4, r2]
 800ea30:	b107      	cbz	r7, 800ea34 <rshift+0x68>
 800ea32:	3304      	adds	r3, #4
 800ea34:	1b1a      	subs	r2, r3, r4
 800ea36:	42a3      	cmp	r3, r4
 800ea38:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ea3c:	bf08      	it	eq
 800ea3e:	2300      	moveq	r3, #0
 800ea40:	6102      	str	r2, [r0, #16]
 800ea42:	bf08      	it	eq
 800ea44:	6143      	streq	r3, [r0, #20]
 800ea46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea4a:	f8dc c000 	ldr.w	ip, [ip]
 800ea4e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ea52:	ea4c 0707 	orr.w	r7, ip, r7
 800ea56:	f849 7b04 	str.w	r7, [r9], #4
 800ea5a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ea5e:	40cf      	lsrs	r7, r1
 800ea60:	e7da      	b.n	800ea18 <rshift+0x4c>
 800ea62:	f851 cb04 	ldr.w	ip, [r1], #4
 800ea66:	f847 cf04 	str.w	ip, [r7, #4]!
 800ea6a:	e7c3      	b.n	800e9f4 <rshift+0x28>
 800ea6c:	4623      	mov	r3, r4
 800ea6e:	e7e1      	b.n	800ea34 <rshift+0x68>

0800ea70 <__hexdig_fun>:
 800ea70:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ea74:	2b09      	cmp	r3, #9
 800ea76:	d802      	bhi.n	800ea7e <__hexdig_fun+0xe>
 800ea78:	3820      	subs	r0, #32
 800ea7a:	b2c0      	uxtb	r0, r0
 800ea7c:	4770      	bx	lr
 800ea7e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ea82:	2b05      	cmp	r3, #5
 800ea84:	d801      	bhi.n	800ea8a <__hexdig_fun+0x1a>
 800ea86:	3847      	subs	r0, #71	@ 0x47
 800ea88:	e7f7      	b.n	800ea7a <__hexdig_fun+0xa>
 800ea8a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ea8e:	2b05      	cmp	r3, #5
 800ea90:	d801      	bhi.n	800ea96 <__hexdig_fun+0x26>
 800ea92:	3827      	subs	r0, #39	@ 0x27
 800ea94:	e7f1      	b.n	800ea7a <__hexdig_fun+0xa>
 800ea96:	2000      	movs	r0, #0
 800ea98:	4770      	bx	lr
	...

0800ea9c <__gethex>:
 800ea9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaa0:	b085      	sub	sp, #20
 800eaa2:	468a      	mov	sl, r1
 800eaa4:	9302      	str	r3, [sp, #8]
 800eaa6:	680b      	ldr	r3, [r1, #0]
 800eaa8:	9001      	str	r0, [sp, #4]
 800eaaa:	4690      	mov	r8, r2
 800eaac:	1c9c      	adds	r4, r3, #2
 800eaae:	46a1      	mov	r9, r4
 800eab0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800eab4:	2830      	cmp	r0, #48	@ 0x30
 800eab6:	d0fa      	beq.n	800eaae <__gethex+0x12>
 800eab8:	eba9 0303 	sub.w	r3, r9, r3
 800eabc:	f1a3 0b02 	sub.w	fp, r3, #2
 800eac0:	f7ff ffd6 	bl	800ea70 <__hexdig_fun>
 800eac4:	4605      	mov	r5, r0
 800eac6:	2800      	cmp	r0, #0
 800eac8:	d168      	bne.n	800eb9c <__gethex+0x100>
 800eaca:	49a0      	ldr	r1, [pc, #640]	@ (800ed4c <__gethex+0x2b0>)
 800eacc:	2201      	movs	r2, #1
 800eace:	4648      	mov	r0, r9
 800ead0:	f7ff ff1e 	bl	800e910 <strncmp>
 800ead4:	4607      	mov	r7, r0
 800ead6:	2800      	cmp	r0, #0
 800ead8:	d167      	bne.n	800ebaa <__gethex+0x10e>
 800eada:	f899 0001 	ldrb.w	r0, [r9, #1]
 800eade:	4626      	mov	r6, r4
 800eae0:	f7ff ffc6 	bl	800ea70 <__hexdig_fun>
 800eae4:	2800      	cmp	r0, #0
 800eae6:	d062      	beq.n	800ebae <__gethex+0x112>
 800eae8:	4623      	mov	r3, r4
 800eaea:	7818      	ldrb	r0, [r3, #0]
 800eaec:	2830      	cmp	r0, #48	@ 0x30
 800eaee:	4699      	mov	r9, r3
 800eaf0:	f103 0301 	add.w	r3, r3, #1
 800eaf4:	d0f9      	beq.n	800eaea <__gethex+0x4e>
 800eaf6:	f7ff ffbb 	bl	800ea70 <__hexdig_fun>
 800eafa:	fab0 f580 	clz	r5, r0
 800eafe:	096d      	lsrs	r5, r5, #5
 800eb00:	f04f 0b01 	mov.w	fp, #1
 800eb04:	464a      	mov	r2, r9
 800eb06:	4616      	mov	r6, r2
 800eb08:	3201      	adds	r2, #1
 800eb0a:	7830      	ldrb	r0, [r6, #0]
 800eb0c:	f7ff ffb0 	bl	800ea70 <__hexdig_fun>
 800eb10:	2800      	cmp	r0, #0
 800eb12:	d1f8      	bne.n	800eb06 <__gethex+0x6a>
 800eb14:	498d      	ldr	r1, [pc, #564]	@ (800ed4c <__gethex+0x2b0>)
 800eb16:	2201      	movs	r2, #1
 800eb18:	4630      	mov	r0, r6
 800eb1a:	f7ff fef9 	bl	800e910 <strncmp>
 800eb1e:	2800      	cmp	r0, #0
 800eb20:	d13f      	bne.n	800eba2 <__gethex+0x106>
 800eb22:	b944      	cbnz	r4, 800eb36 <__gethex+0x9a>
 800eb24:	1c74      	adds	r4, r6, #1
 800eb26:	4622      	mov	r2, r4
 800eb28:	4616      	mov	r6, r2
 800eb2a:	3201      	adds	r2, #1
 800eb2c:	7830      	ldrb	r0, [r6, #0]
 800eb2e:	f7ff ff9f 	bl	800ea70 <__hexdig_fun>
 800eb32:	2800      	cmp	r0, #0
 800eb34:	d1f8      	bne.n	800eb28 <__gethex+0x8c>
 800eb36:	1ba4      	subs	r4, r4, r6
 800eb38:	00a7      	lsls	r7, r4, #2
 800eb3a:	7833      	ldrb	r3, [r6, #0]
 800eb3c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800eb40:	2b50      	cmp	r3, #80	@ 0x50
 800eb42:	d13e      	bne.n	800ebc2 <__gethex+0x126>
 800eb44:	7873      	ldrb	r3, [r6, #1]
 800eb46:	2b2b      	cmp	r3, #43	@ 0x2b
 800eb48:	d033      	beq.n	800ebb2 <__gethex+0x116>
 800eb4a:	2b2d      	cmp	r3, #45	@ 0x2d
 800eb4c:	d034      	beq.n	800ebb8 <__gethex+0x11c>
 800eb4e:	1c71      	adds	r1, r6, #1
 800eb50:	2400      	movs	r4, #0
 800eb52:	7808      	ldrb	r0, [r1, #0]
 800eb54:	f7ff ff8c 	bl	800ea70 <__hexdig_fun>
 800eb58:	1e43      	subs	r3, r0, #1
 800eb5a:	b2db      	uxtb	r3, r3
 800eb5c:	2b18      	cmp	r3, #24
 800eb5e:	d830      	bhi.n	800ebc2 <__gethex+0x126>
 800eb60:	f1a0 0210 	sub.w	r2, r0, #16
 800eb64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800eb68:	f7ff ff82 	bl	800ea70 <__hexdig_fun>
 800eb6c:	f100 3cff 	add.w	ip, r0, #4294967295
 800eb70:	fa5f fc8c 	uxtb.w	ip, ip
 800eb74:	f1bc 0f18 	cmp.w	ip, #24
 800eb78:	f04f 030a 	mov.w	r3, #10
 800eb7c:	d91e      	bls.n	800ebbc <__gethex+0x120>
 800eb7e:	b104      	cbz	r4, 800eb82 <__gethex+0xe6>
 800eb80:	4252      	negs	r2, r2
 800eb82:	4417      	add	r7, r2
 800eb84:	f8ca 1000 	str.w	r1, [sl]
 800eb88:	b1ed      	cbz	r5, 800ebc6 <__gethex+0x12a>
 800eb8a:	f1bb 0f00 	cmp.w	fp, #0
 800eb8e:	bf0c      	ite	eq
 800eb90:	2506      	moveq	r5, #6
 800eb92:	2500      	movne	r5, #0
 800eb94:	4628      	mov	r0, r5
 800eb96:	b005      	add	sp, #20
 800eb98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb9c:	2500      	movs	r5, #0
 800eb9e:	462c      	mov	r4, r5
 800eba0:	e7b0      	b.n	800eb04 <__gethex+0x68>
 800eba2:	2c00      	cmp	r4, #0
 800eba4:	d1c7      	bne.n	800eb36 <__gethex+0x9a>
 800eba6:	4627      	mov	r7, r4
 800eba8:	e7c7      	b.n	800eb3a <__gethex+0x9e>
 800ebaa:	464e      	mov	r6, r9
 800ebac:	462f      	mov	r7, r5
 800ebae:	2501      	movs	r5, #1
 800ebb0:	e7c3      	b.n	800eb3a <__gethex+0x9e>
 800ebb2:	2400      	movs	r4, #0
 800ebb4:	1cb1      	adds	r1, r6, #2
 800ebb6:	e7cc      	b.n	800eb52 <__gethex+0xb6>
 800ebb8:	2401      	movs	r4, #1
 800ebba:	e7fb      	b.n	800ebb4 <__gethex+0x118>
 800ebbc:	fb03 0002 	mla	r0, r3, r2, r0
 800ebc0:	e7ce      	b.n	800eb60 <__gethex+0xc4>
 800ebc2:	4631      	mov	r1, r6
 800ebc4:	e7de      	b.n	800eb84 <__gethex+0xe8>
 800ebc6:	eba6 0309 	sub.w	r3, r6, r9
 800ebca:	3b01      	subs	r3, #1
 800ebcc:	4629      	mov	r1, r5
 800ebce:	2b07      	cmp	r3, #7
 800ebd0:	dc0a      	bgt.n	800ebe8 <__gethex+0x14c>
 800ebd2:	9801      	ldr	r0, [sp, #4]
 800ebd4:	f7fe f950 	bl	800ce78 <_Balloc>
 800ebd8:	4604      	mov	r4, r0
 800ebda:	b940      	cbnz	r0, 800ebee <__gethex+0x152>
 800ebdc:	4b5c      	ldr	r3, [pc, #368]	@ (800ed50 <__gethex+0x2b4>)
 800ebde:	4602      	mov	r2, r0
 800ebe0:	21e4      	movs	r1, #228	@ 0xe4
 800ebe2:	485c      	ldr	r0, [pc, #368]	@ (800ed54 <__gethex+0x2b8>)
 800ebe4:	f7ff fec0 	bl	800e968 <__assert_func>
 800ebe8:	3101      	adds	r1, #1
 800ebea:	105b      	asrs	r3, r3, #1
 800ebec:	e7ef      	b.n	800ebce <__gethex+0x132>
 800ebee:	f100 0a14 	add.w	sl, r0, #20
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	4655      	mov	r5, sl
 800ebf6:	469b      	mov	fp, r3
 800ebf8:	45b1      	cmp	r9, r6
 800ebfa:	d337      	bcc.n	800ec6c <__gethex+0x1d0>
 800ebfc:	f845 bb04 	str.w	fp, [r5], #4
 800ec00:	eba5 050a 	sub.w	r5, r5, sl
 800ec04:	10ad      	asrs	r5, r5, #2
 800ec06:	6125      	str	r5, [r4, #16]
 800ec08:	4658      	mov	r0, fp
 800ec0a:	f7fe fa27 	bl	800d05c <__hi0bits>
 800ec0e:	016d      	lsls	r5, r5, #5
 800ec10:	f8d8 6000 	ldr.w	r6, [r8]
 800ec14:	1a2d      	subs	r5, r5, r0
 800ec16:	42b5      	cmp	r5, r6
 800ec18:	dd54      	ble.n	800ecc4 <__gethex+0x228>
 800ec1a:	1bad      	subs	r5, r5, r6
 800ec1c:	4629      	mov	r1, r5
 800ec1e:	4620      	mov	r0, r4
 800ec20:	f7fe fdb3 	bl	800d78a <__any_on>
 800ec24:	4681      	mov	r9, r0
 800ec26:	b178      	cbz	r0, 800ec48 <__gethex+0x1ac>
 800ec28:	1e6b      	subs	r3, r5, #1
 800ec2a:	1159      	asrs	r1, r3, #5
 800ec2c:	f003 021f 	and.w	r2, r3, #31
 800ec30:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ec34:	f04f 0901 	mov.w	r9, #1
 800ec38:	fa09 f202 	lsl.w	r2, r9, r2
 800ec3c:	420a      	tst	r2, r1
 800ec3e:	d003      	beq.n	800ec48 <__gethex+0x1ac>
 800ec40:	454b      	cmp	r3, r9
 800ec42:	dc36      	bgt.n	800ecb2 <__gethex+0x216>
 800ec44:	f04f 0902 	mov.w	r9, #2
 800ec48:	4629      	mov	r1, r5
 800ec4a:	4620      	mov	r0, r4
 800ec4c:	f7ff febe 	bl	800e9cc <rshift>
 800ec50:	442f      	add	r7, r5
 800ec52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ec56:	42bb      	cmp	r3, r7
 800ec58:	da42      	bge.n	800ece0 <__gethex+0x244>
 800ec5a:	9801      	ldr	r0, [sp, #4]
 800ec5c:	4621      	mov	r1, r4
 800ec5e:	f7fe f94b 	bl	800cef8 <_Bfree>
 800ec62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec64:	2300      	movs	r3, #0
 800ec66:	6013      	str	r3, [r2, #0]
 800ec68:	25a3      	movs	r5, #163	@ 0xa3
 800ec6a:	e793      	b.n	800eb94 <__gethex+0xf8>
 800ec6c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ec70:	2a2e      	cmp	r2, #46	@ 0x2e
 800ec72:	d012      	beq.n	800ec9a <__gethex+0x1fe>
 800ec74:	2b20      	cmp	r3, #32
 800ec76:	d104      	bne.n	800ec82 <__gethex+0x1e6>
 800ec78:	f845 bb04 	str.w	fp, [r5], #4
 800ec7c:	f04f 0b00 	mov.w	fp, #0
 800ec80:	465b      	mov	r3, fp
 800ec82:	7830      	ldrb	r0, [r6, #0]
 800ec84:	9303      	str	r3, [sp, #12]
 800ec86:	f7ff fef3 	bl	800ea70 <__hexdig_fun>
 800ec8a:	9b03      	ldr	r3, [sp, #12]
 800ec8c:	f000 000f 	and.w	r0, r0, #15
 800ec90:	4098      	lsls	r0, r3
 800ec92:	ea4b 0b00 	orr.w	fp, fp, r0
 800ec96:	3304      	adds	r3, #4
 800ec98:	e7ae      	b.n	800ebf8 <__gethex+0x15c>
 800ec9a:	45b1      	cmp	r9, r6
 800ec9c:	d8ea      	bhi.n	800ec74 <__gethex+0x1d8>
 800ec9e:	492b      	ldr	r1, [pc, #172]	@ (800ed4c <__gethex+0x2b0>)
 800eca0:	9303      	str	r3, [sp, #12]
 800eca2:	2201      	movs	r2, #1
 800eca4:	4630      	mov	r0, r6
 800eca6:	f7ff fe33 	bl	800e910 <strncmp>
 800ecaa:	9b03      	ldr	r3, [sp, #12]
 800ecac:	2800      	cmp	r0, #0
 800ecae:	d1e1      	bne.n	800ec74 <__gethex+0x1d8>
 800ecb0:	e7a2      	b.n	800ebf8 <__gethex+0x15c>
 800ecb2:	1ea9      	subs	r1, r5, #2
 800ecb4:	4620      	mov	r0, r4
 800ecb6:	f7fe fd68 	bl	800d78a <__any_on>
 800ecba:	2800      	cmp	r0, #0
 800ecbc:	d0c2      	beq.n	800ec44 <__gethex+0x1a8>
 800ecbe:	f04f 0903 	mov.w	r9, #3
 800ecc2:	e7c1      	b.n	800ec48 <__gethex+0x1ac>
 800ecc4:	da09      	bge.n	800ecda <__gethex+0x23e>
 800ecc6:	1b75      	subs	r5, r6, r5
 800ecc8:	4621      	mov	r1, r4
 800ecca:	9801      	ldr	r0, [sp, #4]
 800eccc:	462a      	mov	r2, r5
 800ecce:	f7fe fb23 	bl	800d318 <__lshift>
 800ecd2:	1b7f      	subs	r7, r7, r5
 800ecd4:	4604      	mov	r4, r0
 800ecd6:	f100 0a14 	add.w	sl, r0, #20
 800ecda:	f04f 0900 	mov.w	r9, #0
 800ecde:	e7b8      	b.n	800ec52 <__gethex+0x1b6>
 800ece0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ece4:	42bd      	cmp	r5, r7
 800ece6:	dd6f      	ble.n	800edc8 <__gethex+0x32c>
 800ece8:	1bed      	subs	r5, r5, r7
 800ecea:	42ae      	cmp	r6, r5
 800ecec:	dc34      	bgt.n	800ed58 <__gethex+0x2bc>
 800ecee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ecf2:	2b02      	cmp	r3, #2
 800ecf4:	d022      	beq.n	800ed3c <__gethex+0x2a0>
 800ecf6:	2b03      	cmp	r3, #3
 800ecf8:	d024      	beq.n	800ed44 <__gethex+0x2a8>
 800ecfa:	2b01      	cmp	r3, #1
 800ecfc:	d115      	bne.n	800ed2a <__gethex+0x28e>
 800ecfe:	42ae      	cmp	r6, r5
 800ed00:	d113      	bne.n	800ed2a <__gethex+0x28e>
 800ed02:	2e01      	cmp	r6, #1
 800ed04:	d10b      	bne.n	800ed1e <__gethex+0x282>
 800ed06:	9a02      	ldr	r2, [sp, #8]
 800ed08:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ed0c:	6013      	str	r3, [r2, #0]
 800ed0e:	2301      	movs	r3, #1
 800ed10:	6123      	str	r3, [r4, #16]
 800ed12:	f8ca 3000 	str.w	r3, [sl]
 800ed16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed18:	2562      	movs	r5, #98	@ 0x62
 800ed1a:	601c      	str	r4, [r3, #0]
 800ed1c:	e73a      	b.n	800eb94 <__gethex+0xf8>
 800ed1e:	1e71      	subs	r1, r6, #1
 800ed20:	4620      	mov	r0, r4
 800ed22:	f7fe fd32 	bl	800d78a <__any_on>
 800ed26:	2800      	cmp	r0, #0
 800ed28:	d1ed      	bne.n	800ed06 <__gethex+0x26a>
 800ed2a:	9801      	ldr	r0, [sp, #4]
 800ed2c:	4621      	mov	r1, r4
 800ed2e:	f7fe f8e3 	bl	800cef8 <_Bfree>
 800ed32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ed34:	2300      	movs	r3, #0
 800ed36:	6013      	str	r3, [r2, #0]
 800ed38:	2550      	movs	r5, #80	@ 0x50
 800ed3a:	e72b      	b.n	800eb94 <__gethex+0xf8>
 800ed3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d1f3      	bne.n	800ed2a <__gethex+0x28e>
 800ed42:	e7e0      	b.n	800ed06 <__gethex+0x26a>
 800ed44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d1dd      	bne.n	800ed06 <__gethex+0x26a>
 800ed4a:	e7ee      	b.n	800ed2a <__gethex+0x28e>
 800ed4c:	08011023 	.word	0x08011023
 800ed50:	08010fb9 	.word	0x08010fb9
 800ed54:	0801107a 	.word	0x0801107a
 800ed58:	1e6f      	subs	r7, r5, #1
 800ed5a:	f1b9 0f00 	cmp.w	r9, #0
 800ed5e:	d130      	bne.n	800edc2 <__gethex+0x326>
 800ed60:	b127      	cbz	r7, 800ed6c <__gethex+0x2d0>
 800ed62:	4639      	mov	r1, r7
 800ed64:	4620      	mov	r0, r4
 800ed66:	f7fe fd10 	bl	800d78a <__any_on>
 800ed6a:	4681      	mov	r9, r0
 800ed6c:	117a      	asrs	r2, r7, #5
 800ed6e:	2301      	movs	r3, #1
 800ed70:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ed74:	f007 071f 	and.w	r7, r7, #31
 800ed78:	40bb      	lsls	r3, r7
 800ed7a:	4213      	tst	r3, r2
 800ed7c:	4629      	mov	r1, r5
 800ed7e:	4620      	mov	r0, r4
 800ed80:	bf18      	it	ne
 800ed82:	f049 0902 	orrne.w	r9, r9, #2
 800ed86:	f7ff fe21 	bl	800e9cc <rshift>
 800ed8a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ed8e:	1b76      	subs	r6, r6, r5
 800ed90:	2502      	movs	r5, #2
 800ed92:	f1b9 0f00 	cmp.w	r9, #0
 800ed96:	d047      	beq.n	800ee28 <__gethex+0x38c>
 800ed98:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ed9c:	2b02      	cmp	r3, #2
 800ed9e:	d015      	beq.n	800edcc <__gethex+0x330>
 800eda0:	2b03      	cmp	r3, #3
 800eda2:	d017      	beq.n	800edd4 <__gethex+0x338>
 800eda4:	2b01      	cmp	r3, #1
 800eda6:	d109      	bne.n	800edbc <__gethex+0x320>
 800eda8:	f019 0f02 	tst.w	r9, #2
 800edac:	d006      	beq.n	800edbc <__gethex+0x320>
 800edae:	f8da 3000 	ldr.w	r3, [sl]
 800edb2:	ea49 0903 	orr.w	r9, r9, r3
 800edb6:	f019 0f01 	tst.w	r9, #1
 800edba:	d10e      	bne.n	800edda <__gethex+0x33e>
 800edbc:	f045 0510 	orr.w	r5, r5, #16
 800edc0:	e032      	b.n	800ee28 <__gethex+0x38c>
 800edc2:	f04f 0901 	mov.w	r9, #1
 800edc6:	e7d1      	b.n	800ed6c <__gethex+0x2d0>
 800edc8:	2501      	movs	r5, #1
 800edca:	e7e2      	b.n	800ed92 <__gethex+0x2f6>
 800edcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edce:	f1c3 0301 	rsb	r3, r3, #1
 800edd2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800edd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d0f0      	beq.n	800edbc <__gethex+0x320>
 800edda:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800edde:	f104 0314 	add.w	r3, r4, #20
 800ede2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ede6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800edea:	f04f 0c00 	mov.w	ip, #0
 800edee:	4618      	mov	r0, r3
 800edf0:	f853 2b04 	ldr.w	r2, [r3], #4
 800edf4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800edf8:	d01b      	beq.n	800ee32 <__gethex+0x396>
 800edfa:	3201      	adds	r2, #1
 800edfc:	6002      	str	r2, [r0, #0]
 800edfe:	2d02      	cmp	r5, #2
 800ee00:	f104 0314 	add.w	r3, r4, #20
 800ee04:	d13c      	bne.n	800ee80 <__gethex+0x3e4>
 800ee06:	f8d8 2000 	ldr.w	r2, [r8]
 800ee0a:	3a01      	subs	r2, #1
 800ee0c:	42b2      	cmp	r2, r6
 800ee0e:	d109      	bne.n	800ee24 <__gethex+0x388>
 800ee10:	1171      	asrs	r1, r6, #5
 800ee12:	2201      	movs	r2, #1
 800ee14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ee18:	f006 061f 	and.w	r6, r6, #31
 800ee1c:	fa02 f606 	lsl.w	r6, r2, r6
 800ee20:	421e      	tst	r6, r3
 800ee22:	d13a      	bne.n	800ee9a <__gethex+0x3fe>
 800ee24:	f045 0520 	orr.w	r5, r5, #32
 800ee28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ee2a:	601c      	str	r4, [r3, #0]
 800ee2c:	9b02      	ldr	r3, [sp, #8]
 800ee2e:	601f      	str	r7, [r3, #0]
 800ee30:	e6b0      	b.n	800eb94 <__gethex+0xf8>
 800ee32:	4299      	cmp	r1, r3
 800ee34:	f843 cc04 	str.w	ip, [r3, #-4]
 800ee38:	d8d9      	bhi.n	800edee <__gethex+0x352>
 800ee3a:	68a3      	ldr	r3, [r4, #8]
 800ee3c:	459b      	cmp	fp, r3
 800ee3e:	db17      	blt.n	800ee70 <__gethex+0x3d4>
 800ee40:	6861      	ldr	r1, [r4, #4]
 800ee42:	9801      	ldr	r0, [sp, #4]
 800ee44:	3101      	adds	r1, #1
 800ee46:	f7fe f817 	bl	800ce78 <_Balloc>
 800ee4a:	4681      	mov	r9, r0
 800ee4c:	b918      	cbnz	r0, 800ee56 <__gethex+0x3ba>
 800ee4e:	4b1a      	ldr	r3, [pc, #104]	@ (800eeb8 <__gethex+0x41c>)
 800ee50:	4602      	mov	r2, r0
 800ee52:	2184      	movs	r1, #132	@ 0x84
 800ee54:	e6c5      	b.n	800ebe2 <__gethex+0x146>
 800ee56:	6922      	ldr	r2, [r4, #16]
 800ee58:	3202      	adds	r2, #2
 800ee5a:	f104 010c 	add.w	r1, r4, #12
 800ee5e:	0092      	lsls	r2, r2, #2
 800ee60:	300c      	adds	r0, #12
 800ee62:	f7fd f89a 	bl	800bf9a <memcpy>
 800ee66:	4621      	mov	r1, r4
 800ee68:	9801      	ldr	r0, [sp, #4]
 800ee6a:	f7fe f845 	bl	800cef8 <_Bfree>
 800ee6e:	464c      	mov	r4, r9
 800ee70:	6923      	ldr	r3, [r4, #16]
 800ee72:	1c5a      	adds	r2, r3, #1
 800ee74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ee78:	6122      	str	r2, [r4, #16]
 800ee7a:	2201      	movs	r2, #1
 800ee7c:	615a      	str	r2, [r3, #20]
 800ee7e:	e7be      	b.n	800edfe <__gethex+0x362>
 800ee80:	6922      	ldr	r2, [r4, #16]
 800ee82:	455a      	cmp	r2, fp
 800ee84:	dd0b      	ble.n	800ee9e <__gethex+0x402>
 800ee86:	2101      	movs	r1, #1
 800ee88:	4620      	mov	r0, r4
 800ee8a:	f7ff fd9f 	bl	800e9cc <rshift>
 800ee8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ee92:	3701      	adds	r7, #1
 800ee94:	42bb      	cmp	r3, r7
 800ee96:	f6ff aee0 	blt.w	800ec5a <__gethex+0x1be>
 800ee9a:	2501      	movs	r5, #1
 800ee9c:	e7c2      	b.n	800ee24 <__gethex+0x388>
 800ee9e:	f016 061f 	ands.w	r6, r6, #31
 800eea2:	d0fa      	beq.n	800ee9a <__gethex+0x3fe>
 800eea4:	4453      	add	r3, sl
 800eea6:	f1c6 0620 	rsb	r6, r6, #32
 800eeaa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800eeae:	f7fe f8d5 	bl	800d05c <__hi0bits>
 800eeb2:	42b0      	cmp	r0, r6
 800eeb4:	dbe7      	blt.n	800ee86 <__gethex+0x3ea>
 800eeb6:	e7f0      	b.n	800ee9a <__gethex+0x3fe>
 800eeb8:	08010fb9 	.word	0x08010fb9

0800eebc <L_shift>:
 800eebc:	f1c2 0208 	rsb	r2, r2, #8
 800eec0:	0092      	lsls	r2, r2, #2
 800eec2:	b570      	push	{r4, r5, r6, lr}
 800eec4:	f1c2 0620 	rsb	r6, r2, #32
 800eec8:	6843      	ldr	r3, [r0, #4]
 800eeca:	6804      	ldr	r4, [r0, #0]
 800eecc:	fa03 f506 	lsl.w	r5, r3, r6
 800eed0:	432c      	orrs	r4, r5
 800eed2:	40d3      	lsrs	r3, r2
 800eed4:	6004      	str	r4, [r0, #0]
 800eed6:	f840 3f04 	str.w	r3, [r0, #4]!
 800eeda:	4288      	cmp	r0, r1
 800eedc:	d3f4      	bcc.n	800eec8 <L_shift+0xc>
 800eede:	bd70      	pop	{r4, r5, r6, pc}

0800eee0 <__match>:
 800eee0:	b530      	push	{r4, r5, lr}
 800eee2:	6803      	ldr	r3, [r0, #0]
 800eee4:	3301      	adds	r3, #1
 800eee6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eeea:	b914      	cbnz	r4, 800eef2 <__match+0x12>
 800eeec:	6003      	str	r3, [r0, #0]
 800eeee:	2001      	movs	r0, #1
 800eef0:	bd30      	pop	{r4, r5, pc}
 800eef2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eef6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800eefa:	2d19      	cmp	r5, #25
 800eefc:	bf98      	it	ls
 800eefe:	3220      	addls	r2, #32
 800ef00:	42a2      	cmp	r2, r4
 800ef02:	d0f0      	beq.n	800eee6 <__match+0x6>
 800ef04:	2000      	movs	r0, #0
 800ef06:	e7f3      	b.n	800eef0 <__match+0x10>

0800ef08 <__hexnan>:
 800ef08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef0c:	680b      	ldr	r3, [r1, #0]
 800ef0e:	6801      	ldr	r1, [r0, #0]
 800ef10:	115e      	asrs	r6, r3, #5
 800ef12:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ef16:	f013 031f 	ands.w	r3, r3, #31
 800ef1a:	b087      	sub	sp, #28
 800ef1c:	bf18      	it	ne
 800ef1e:	3604      	addne	r6, #4
 800ef20:	2500      	movs	r5, #0
 800ef22:	1f37      	subs	r7, r6, #4
 800ef24:	4682      	mov	sl, r0
 800ef26:	4690      	mov	r8, r2
 800ef28:	9301      	str	r3, [sp, #4]
 800ef2a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ef2e:	46b9      	mov	r9, r7
 800ef30:	463c      	mov	r4, r7
 800ef32:	9502      	str	r5, [sp, #8]
 800ef34:	46ab      	mov	fp, r5
 800ef36:	784a      	ldrb	r2, [r1, #1]
 800ef38:	1c4b      	adds	r3, r1, #1
 800ef3a:	9303      	str	r3, [sp, #12]
 800ef3c:	b342      	cbz	r2, 800ef90 <__hexnan+0x88>
 800ef3e:	4610      	mov	r0, r2
 800ef40:	9105      	str	r1, [sp, #20]
 800ef42:	9204      	str	r2, [sp, #16]
 800ef44:	f7ff fd94 	bl	800ea70 <__hexdig_fun>
 800ef48:	2800      	cmp	r0, #0
 800ef4a:	d151      	bne.n	800eff0 <__hexnan+0xe8>
 800ef4c:	9a04      	ldr	r2, [sp, #16]
 800ef4e:	9905      	ldr	r1, [sp, #20]
 800ef50:	2a20      	cmp	r2, #32
 800ef52:	d818      	bhi.n	800ef86 <__hexnan+0x7e>
 800ef54:	9b02      	ldr	r3, [sp, #8]
 800ef56:	459b      	cmp	fp, r3
 800ef58:	dd13      	ble.n	800ef82 <__hexnan+0x7a>
 800ef5a:	454c      	cmp	r4, r9
 800ef5c:	d206      	bcs.n	800ef6c <__hexnan+0x64>
 800ef5e:	2d07      	cmp	r5, #7
 800ef60:	dc04      	bgt.n	800ef6c <__hexnan+0x64>
 800ef62:	462a      	mov	r2, r5
 800ef64:	4649      	mov	r1, r9
 800ef66:	4620      	mov	r0, r4
 800ef68:	f7ff ffa8 	bl	800eebc <L_shift>
 800ef6c:	4544      	cmp	r4, r8
 800ef6e:	d952      	bls.n	800f016 <__hexnan+0x10e>
 800ef70:	2300      	movs	r3, #0
 800ef72:	f1a4 0904 	sub.w	r9, r4, #4
 800ef76:	f844 3c04 	str.w	r3, [r4, #-4]
 800ef7a:	f8cd b008 	str.w	fp, [sp, #8]
 800ef7e:	464c      	mov	r4, r9
 800ef80:	461d      	mov	r5, r3
 800ef82:	9903      	ldr	r1, [sp, #12]
 800ef84:	e7d7      	b.n	800ef36 <__hexnan+0x2e>
 800ef86:	2a29      	cmp	r2, #41	@ 0x29
 800ef88:	d157      	bne.n	800f03a <__hexnan+0x132>
 800ef8a:	3102      	adds	r1, #2
 800ef8c:	f8ca 1000 	str.w	r1, [sl]
 800ef90:	f1bb 0f00 	cmp.w	fp, #0
 800ef94:	d051      	beq.n	800f03a <__hexnan+0x132>
 800ef96:	454c      	cmp	r4, r9
 800ef98:	d206      	bcs.n	800efa8 <__hexnan+0xa0>
 800ef9a:	2d07      	cmp	r5, #7
 800ef9c:	dc04      	bgt.n	800efa8 <__hexnan+0xa0>
 800ef9e:	462a      	mov	r2, r5
 800efa0:	4649      	mov	r1, r9
 800efa2:	4620      	mov	r0, r4
 800efa4:	f7ff ff8a 	bl	800eebc <L_shift>
 800efa8:	4544      	cmp	r4, r8
 800efaa:	d936      	bls.n	800f01a <__hexnan+0x112>
 800efac:	f1a8 0204 	sub.w	r2, r8, #4
 800efb0:	4623      	mov	r3, r4
 800efb2:	f853 1b04 	ldr.w	r1, [r3], #4
 800efb6:	f842 1f04 	str.w	r1, [r2, #4]!
 800efba:	429f      	cmp	r7, r3
 800efbc:	d2f9      	bcs.n	800efb2 <__hexnan+0xaa>
 800efbe:	1b3b      	subs	r3, r7, r4
 800efc0:	f023 0303 	bic.w	r3, r3, #3
 800efc4:	3304      	adds	r3, #4
 800efc6:	3401      	adds	r4, #1
 800efc8:	3e03      	subs	r6, #3
 800efca:	42b4      	cmp	r4, r6
 800efcc:	bf88      	it	hi
 800efce:	2304      	movhi	r3, #4
 800efd0:	4443      	add	r3, r8
 800efd2:	2200      	movs	r2, #0
 800efd4:	f843 2b04 	str.w	r2, [r3], #4
 800efd8:	429f      	cmp	r7, r3
 800efda:	d2fb      	bcs.n	800efd4 <__hexnan+0xcc>
 800efdc:	683b      	ldr	r3, [r7, #0]
 800efde:	b91b      	cbnz	r3, 800efe8 <__hexnan+0xe0>
 800efe0:	4547      	cmp	r7, r8
 800efe2:	d128      	bne.n	800f036 <__hexnan+0x12e>
 800efe4:	2301      	movs	r3, #1
 800efe6:	603b      	str	r3, [r7, #0]
 800efe8:	2005      	movs	r0, #5
 800efea:	b007      	add	sp, #28
 800efec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eff0:	3501      	adds	r5, #1
 800eff2:	2d08      	cmp	r5, #8
 800eff4:	f10b 0b01 	add.w	fp, fp, #1
 800eff8:	dd06      	ble.n	800f008 <__hexnan+0x100>
 800effa:	4544      	cmp	r4, r8
 800effc:	d9c1      	bls.n	800ef82 <__hexnan+0x7a>
 800effe:	2300      	movs	r3, #0
 800f000:	f844 3c04 	str.w	r3, [r4, #-4]
 800f004:	2501      	movs	r5, #1
 800f006:	3c04      	subs	r4, #4
 800f008:	6822      	ldr	r2, [r4, #0]
 800f00a:	f000 000f 	and.w	r0, r0, #15
 800f00e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f012:	6020      	str	r0, [r4, #0]
 800f014:	e7b5      	b.n	800ef82 <__hexnan+0x7a>
 800f016:	2508      	movs	r5, #8
 800f018:	e7b3      	b.n	800ef82 <__hexnan+0x7a>
 800f01a:	9b01      	ldr	r3, [sp, #4]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d0dd      	beq.n	800efdc <__hexnan+0xd4>
 800f020:	f1c3 0320 	rsb	r3, r3, #32
 800f024:	f04f 32ff 	mov.w	r2, #4294967295
 800f028:	40da      	lsrs	r2, r3
 800f02a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f02e:	4013      	ands	r3, r2
 800f030:	f846 3c04 	str.w	r3, [r6, #-4]
 800f034:	e7d2      	b.n	800efdc <__hexnan+0xd4>
 800f036:	3f04      	subs	r7, #4
 800f038:	e7d0      	b.n	800efdc <__hexnan+0xd4>
 800f03a:	2004      	movs	r0, #4
 800f03c:	e7d5      	b.n	800efea <__hexnan+0xe2>

0800f03e <__ascii_mbtowc>:
 800f03e:	b082      	sub	sp, #8
 800f040:	b901      	cbnz	r1, 800f044 <__ascii_mbtowc+0x6>
 800f042:	a901      	add	r1, sp, #4
 800f044:	b142      	cbz	r2, 800f058 <__ascii_mbtowc+0x1a>
 800f046:	b14b      	cbz	r3, 800f05c <__ascii_mbtowc+0x1e>
 800f048:	7813      	ldrb	r3, [r2, #0]
 800f04a:	600b      	str	r3, [r1, #0]
 800f04c:	7812      	ldrb	r2, [r2, #0]
 800f04e:	1e10      	subs	r0, r2, #0
 800f050:	bf18      	it	ne
 800f052:	2001      	movne	r0, #1
 800f054:	b002      	add	sp, #8
 800f056:	4770      	bx	lr
 800f058:	4610      	mov	r0, r2
 800f05a:	e7fb      	b.n	800f054 <__ascii_mbtowc+0x16>
 800f05c:	f06f 0001 	mvn.w	r0, #1
 800f060:	e7f8      	b.n	800f054 <__ascii_mbtowc+0x16>

0800f062 <_realloc_r>:
 800f062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f066:	4607      	mov	r7, r0
 800f068:	4614      	mov	r4, r2
 800f06a:	460d      	mov	r5, r1
 800f06c:	b921      	cbnz	r1, 800f078 <_realloc_r+0x16>
 800f06e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f072:	4611      	mov	r1, r2
 800f074:	f7fd be74 	b.w	800cd60 <_malloc_r>
 800f078:	b92a      	cbnz	r2, 800f086 <_realloc_r+0x24>
 800f07a:	f7fd fdfd 	bl	800cc78 <_free_r>
 800f07e:	4625      	mov	r5, r4
 800f080:	4628      	mov	r0, r5
 800f082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f086:	f000 f840 	bl	800f10a <_malloc_usable_size_r>
 800f08a:	4284      	cmp	r4, r0
 800f08c:	4606      	mov	r6, r0
 800f08e:	d802      	bhi.n	800f096 <_realloc_r+0x34>
 800f090:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f094:	d8f4      	bhi.n	800f080 <_realloc_r+0x1e>
 800f096:	4621      	mov	r1, r4
 800f098:	4638      	mov	r0, r7
 800f09a:	f7fd fe61 	bl	800cd60 <_malloc_r>
 800f09e:	4680      	mov	r8, r0
 800f0a0:	b908      	cbnz	r0, 800f0a6 <_realloc_r+0x44>
 800f0a2:	4645      	mov	r5, r8
 800f0a4:	e7ec      	b.n	800f080 <_realloc_r+0x1e>
 800f0a6:	42b4      	cmp	r4, r6
 800f0a8:	4622      	mov	r2, r4
 800f0aa:	4629      	mov	r1, r5
 800f0ac:	bf28      	it	cs
 800f0ae:	4632      	movcs	r2, r6
 800f0b0:	f7fc ff73 	bl	800bf9a <memcpy>
 800f0b4:	4629      	mov	r1, r5
 800f0b6:	4638      	mov	r0, r7
 800f0b8:	f7fd fdde 	bl	800cc78 <_free_r>
 800f0bc:	e7f1      	b.n	800f0a2 <_realloc_r+0x40>

0800f0be <__ascii_wctomb>:
 800f0be:	4603      	mov	r3, r0
 800f0c0:	4608      	mov	r0, r1
 800f0c2:	b141      	cbz	r1, 800f0d6 <__ascii_wctomb+0x18>
 800f0c4:	2aff      	cmp	r2, #255	@ 0xff
 800f0c6:	d904      	bls.n	800f0d2 <__ascii_wctomb+0x14>
 800f0c8:	228a      	movs	r2, #138	@ 0x8a
 800f0ca:	601a      	str	r2, [r3, #0]
 800f0cc:	f04f 30ff 	mov.w	r0, #4294967295
 800f0d0:	4770      	bx	lr
 800f0d2:	700a      	strb	r2, [r1, #0]
 800f0d4:	2001      	movs	r0, #1
 800f0d6:	4770      	bx	lr

0800f0d8 <fiprintf>:
 800f0d8:	b40e      	push	{r1, r2, r3}
 800f0da:	b503      	push	{r0, r1, lr}
 800f0dc:	4601      	mov	r1, r0
 800f0de:	ab03      	add	r3, sp, #12
 800f0e0:	4805      	ldr	r0, [pc, #20]	@ (800f0f8 <fiprintf+0x20>)
 800f0e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0e6:	6800      	ldr	r0, [r0, #0]
 800f0e8:	9301      	str	r3, [sp, #4]
 800f0ea:	f000 f83f 	bl	800f16c <_vfiprintf_r>
 800f0ee:	b002      	add	sp, #8
 800f0f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f0f4:	b003      	add	sp, #12
 800f0f6:	4770      	bx	lr
 800f0f8:	20000024 	.word	0x20000024

0800f0fc <abort>:
 800f0fc:	b508      	push	{r3, lr}
 800f0fe:	2006      	movs	r0, #6
 800f100:	f000 fa08 	bl	800f514 <raise>
 800f104:	2001      	movs	r0, #1
 800f106:	f7f7 fcf2 	bl	8006aee <_exit>

0800f10a <_malloc_usable_size_r>:
 800f10a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f10e:	1f18      	subs	r0, r3, #4
 800f110:	2b00      	cmp	r3, #0
 800f112:	bfbc      	itt	lt
 800f114:	580b      	ldrlt	r3, [r1, r0]
 800f116:	18c0      	addlt	r0, r0, r3
 800f118:	4770      	bx	lr

0800f11a <__sfputc_r>:
 800f11a:	6893      	ldr	r3, [r2, #8]
 800f11c:	3b01      	subs	r3, #1
 800f11e:	2b00      	cmp	r3, #0
 800f120:	b410      	push	{r4}
 800f122:	6093      	str	r3, [r2, #8]
 800f124:	da08      	bge.n	800f138 <__sfputc_r+0x1e>
 800f126:	6994      	ldr	r4, [r2, #24]
 800f128:	42a3      	cmp	r3, r4
 800f12a:	db01      	blt.n	800f130 <__sfputc_r+0x16>
 800f12c:	290a      	cmp	r1, #10
 800f12e:	d103      	bne.n	800f138 <__sfputc_r+0x1e>
 800f130:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f134:	f000 b932 	b.w	800f39c <__swbuf_r>
 800f138:	6813      	ldr	r3, [r2, #0]
 800f13a:	1c58      	adds	r0, r3, #1
 800f13c:	6010      	str	r0, [r2, #0]
 800f13e:	7019      	strb	r1, [r3, #0]
 800f140:	4608      	mov	r0, r1
 800f142:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f146:	4770      	bx	lr

0800f148 <__sfputs_r>:
 800f148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f14a:	4606      	mov	r6, r0
 800f14c:	460f      	mov	r7, r1
 800f14e:	4614      	mov	r4, r2
 800f150:	18d5      	adds	r5, r2, r3
 800f152:	42ac      	cmp	r4, r5
 800f154:	d101      	bne.n	800f15a <__sfputs_r+0x12>
 800f156:	2000      	movs	r0, #0
 800f158:	e007      	b.n	800f16a <__sfputs_r+0x22>
 800f15a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f15e:	463a      	mov	r2, r7
 800f160:	4630      	mov	r0, r6
 800f162:	f7ff ffda 	bl	800f11a <__sfputc_r>
 800f166:	1c43      	adds	r3, r0, #1
 800f168:	d1f3      	bne.n	800f152 <__sfputs_r+0xa>
 800f16a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f16c <_vfiprintf_r>:
 800f16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f170:	460d      	mov	r5, r1
 800f172:	b09d      	sub	sp, #116	@ 0x74
 800f174:	4614      	mov	r4, r2
 800f176:	4698      	mov	r8, r3
 800f178:	4606      	mov	r6, r0
 800f17a:	b118      	cbz	r0, 800f184 <_vfiprintf_r+0x18>
 800f17c:	6a03      	ldr	r3, [r0, #32]
 800f17e:	b90b      	cbnz	r3, 800f184 <_vfiprintf_r+0x18>
 800f180:	f7fc fd7e 	bl	800bc80 <__sinit>
 800f184:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f186:	07d9      	lsls	r1, r3, #31
 800f188:	d405      	bmi.n	800f196 <_vfiprintf_r+0x2a>
 800f18a:	89ab      	ldrh	r3, [r5, #12]
 800f18c:	059a      	lsls	r2, r3, #22
 800f18e:	d402      	bmi.n	800f196 <_vfiprintf_r+0x2a>
 800f190:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f192:	f7fc ff00 	bl	800bf96 <__retarget_lock_acquire_recursive>
 800f196:	89ab      	ldrh	r3, [r5, #12]
 800f198:	071b      	lsls	r3, r3, #28
 800f19a:	d501      	bpl.n	800f1a0 <_vfiprintf_r+0x34>
 800f19c:	692b      	ldr	r3, [r5, #16]
 800f19e:	b99b      	cbnz	r3, 800f1c8 <_vfiprintf_r+0x5c>
 800f1a0:	4629      	mov	r1, r5
 800f1a2:	4630      	mov	r0, r6
 800f1a4:	f000 f938 	bl	800f418 <__swsetup_r>
 800f1a8:	b170      	cbz	r0, 800f1c8 <_vfiprintf_r+0x5c>
 800f1aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f1ac:	07dc      	lsls	r4, r3, #31
 800f1ae:	d504      	bpl.n	800f1ba <_vfiprintf_r+0x4e>
 800f1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800f1b4:	b01d      	add	sp, #116	@ 0x74
 800f1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1ba:	89ab      	ldrh	r3, [r5, #12]
 800f1bc:	0598      	lsls	r0, r3, #22
 800f1be:	d4f7      	bmi.n	800f1b0 <_vfiprintf_r+0x44>
 800f1c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f1c2:	f7fc fee9 	bl	800bf98 <__retarget_lock_release_recursive>
 800f1c6:	e7f3      	b.n	800f1b0 <_vfiprintf_r+0x44>
 800f1c8:	2300      	movs	r3, #0
 800f1ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1cc:	2320      	movs	r3, #32
 800f1ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f1d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800f1d6:	2330      	movs	r3, #48	@ 0x30
 800f1d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f388 <_vfiprintf_r+0x21c>
 800f1dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f1e0:	f04f 0901 	mov.w	r9, #1
 800f1e4:	4623      	mov	r3, r4
 800f1e6:	469a      	mov	sl, r3
 800f1e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f1ec:	b10a      	cbz	r2, 800f1f2 <_vfiprintf_r+0x86>
 800f1ee:	2a25      	cmp	r2, #37	@ 0x25
 800f1f0:	d1f9      	bne.n	800f1e6 <_vfiprintf_r+0x7a>
 800f1f2:	ebba 0b04 	subs.w	fp, sl, r4
 800f1f6:	d00b      	beq.n	800f210 <_vfiprintf_r+0xa4>
 800f1f8:	465b      	mov	r3, fp
 800f1fa:	4622      	mov	r2, r4
 800f1fc:	4629      	mov	r1, r5
 800f1fe:	4630      	mov	r0, r6
 800f200:	f7ff ffa2 	bl	800f148 <__sfputs_r>
 800f204:	3001      	adds	r0, #1
 800f206:	f000 80a7 	beq.w	800f358 <_vfiprintf_r+0x1ec>
 800f20a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f20c:	445a      	add	r2, fp
 800f20e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f210:	f89a 3000 	ldrb.w	r3, [sl]
 800f214:	2b00      	cmp	r3, #0
 800f216:	f000 809f 	beq.w	800f358 <_vfiprintf_r+0x1ec>
 800f21a:	2300      	movs	r3, #0
 800f21c:	f04f 32ff 	mov.w	r2, #4294967295
 800f220:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f224:	f10a 0a01 	add.w	sl, sl, #1
 800f228:	9304      	str	r3, [sp, #16]
 800f22a:	9307      	str	r3, [sp, #28]
 800f22c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f230:	931a      	str	r3, [sp, #104]	@ 0x68
 800f232:	4654      	mov	r4, sl
 800f234:	2205      	movs	r2, #5
 800f236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f23a:	4853      	ldr	r0, [pc, #332]	@ (800f388 <_vfiprintf_r+0x21c>)
 800f23c:	f7f0 ffe8 	bl	8000210 <memchr>
 800f240:	9a04      	ldr	r2, [sp, #16]
 800f242:	b9d8      	cbnz	r0, 800f27c <_vfiprintf_r+0x110>
 800f244:	06d1      	lsls	r1, r2, #27
 800f246:	bf44      	itt	mi
 800f248:	2320      	movmi	r3, #32
 800f24a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f24e:	0713      	lsls	r3, r2, #28
 800f250:	bf44      	itt	mi
 800f252:	232b      	movmi	r3, #43	@ 0x2b
 800f254:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f258:	f89a 3000 	ldrb.w	r3, [sl]
 800f25c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f25e:	d015      	beq.n	800f28c <_vfiprintf_r+0x120>
 800f260:	9a07      	ldr	r2, [sp, #28]
 800f262:	4654      	mov	r4, sl
 800f264:	2000      	movs	r0, #0
 800f266:	f04f 0c0a 	mov.w	ip, #10
 800f26a:	4621      	mov	r1, r4
 800f26c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f270:	3b30      	subs	r3, #48	@ 0x30
 800f272:	2b09      	cmp	r3, #9
 800f274:	d94b      	bls.n	800f30e <_vfiprintf_r+0x1a2>
 800f276:	b1b0      	cbz	r0, 800f2a6 <_vfiprintf_r+0x13a>
 800f278:	9207      	str	r2, [sp, #28]
 800f27a:	e014      	b.n	800f2a6 <_vfiprintf_r+0x13a>
 800f27c:	eba0 0308 	sub.w	r3, r0, r8
 800f280:	fa09 f303 	lsl.w	r3, r9, r3
 800f284:	4313      	orrs	r3, r2
 800f286:	9304      	str	r3, [sp, #16]
 800f288:	46a2      	mov	sl, r4
 800f28a:	e7d2      	b.n	800f232 <_vfiprintf_r+0xc6>
 800f28c:	9b03      	ldr	r3, [sp, #12]
 800f28e:	1d19      	adds	r1, r3, #4
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	9103      	str	r1, [sp, #12]
 800f294:	2b00      	cmp	r3, #0
 800f296:	bfbb      	ittet	lt
 800f298:	425b      	neglt	r3, r3
 800f29a:	f042 0202 	orrlt.w	r2, r2, #2
 800f29e:	9307      	strge	r3, [sp, #28]
 800f2a0:	9307      	strlt	r3, [sp, #28]
 800f2a2:	bfb8      	it	lt
 800f2a4:	9204      	strlt	r2, [sp, #16]
 800f2a6:	7823      	ldrb	r3, [r4, #0]
 800f2a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800f2aa:	d10a      	bne.n	800f2c2 <_vfiprintf_r+0x156>
 800f2ac:	7863      	ldrb	r3, [r4, #1]
 800f2ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800f2b0:	d132      	bne.n	800f318 <_vfiprintf_r+0x1ac>
 800f2b2:	9b03      	ldr	r3, [sp, #12]
 800f2b4:	1d1a      	adds	r2, r3, #4
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	9203      	str	r2, [sp, #12]
 800f2ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f2be:	3402      	adds	r4, #2
 800f2c0:	9305      	str	r3, [sp, #20]
 800f2c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f398 <_vfiprintf_r+0x22c>
 800f2c6:	7821      	ldrb	r1, [r4, #0]
 800f2c8:	2203      	movs	r2, #3
 800f2ca:	4650      	mov	r0, sl
 800f2cc:	f7f0 ffa0 	bl	8000210 <memchr>
 800f2d0:	b138      	cbz	r0, 800f2e2 <_vfiprintf_r+0x176>
 800f2d2:	9b04      	ldr	r3, [sp, #16]
 800f2d4:	eba0 000a 	sub.w	r0, r0, sl
 800f2d8:	2240      	movs	r2, #64	@ 0x40
 800f2da:	4082      	lsls	r2, r0
 800f2dc:	4313      	orrs	r3, r2
 800f2de:	3401      	adds	r4, #1
 800f2e0:	9304      	str	r3, [sp, #16]
 800f2e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2e6:	4829      	ldr	r0, [pc, #164]	@ (800f38c <_vfiprintf_r+0x220>)
 800f2e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f2ec:	2206      	movs	r2, #6
 800f2ee:	f7f0 ff8f 	bl	8000210 <memchr>
 800f2f2:	2800      	cmp	r0, #0
 800f2f4:	d03f      	beq.n	800f376 <_vfiprintf_r+0x20a>
 800f2f6:	4b26      	ldr	r3, [pc, #152]	@ (800f390 <_vfiprintf_r+0x224>)
 800f2f8:	bb1b      	cbnz	r3, 800f342 <_vfiprintf_r+0x1d6>
 800f2fa:	9b03      	ldr	r3, [sp, #12]
 800f2fc:	3307      	adds	r3, #7
 800f2fe:	f023 0307 	bic.w	r3, r3, #7
 800f302:	3308      	adds	r3, #8
 800f304:	9303      	str	r3, [sp, #12]
 800f306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f308:	443b      	add	r3, r7
 800f30a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f30c:	e76a      	b.n	800f1e4 <_vfiprintf_r+0x78>
 800f30e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f312:	460c      	mov	r4, r1
 800f314:	2001      	movs	r0, #1
 800f316:	e7a8      	b.n	800f26a <_vfiprintf_r+0xfe>
 800f318:	2300      	movs	r3, #0
 800f31a:	3401      	adds	r4, #1
 800f31c:	9305      	str	r3, [sp, #20]
 800f31e:	4619      	mov	r1, r3
 800f320:	f04f 0c0a 	mov.w	ip, #10
 800f324:	4620      	mov	r0, r4
 800f326:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f32a:	3a30      	subs	r2, #48	@ 0x30
 800f32c:	2a09      	cmp	r2, #9
 800f32e:	d903      	bls.n	800f338 <_vfiprintf_r+0x1cc>
 800f330:	2b00      	cmp	r3, #0
 800f332:	d0c6      	beq.n	800f2c2 <_vfiprintf_r+0x156>
 800f334:	9105      	str	r1, [sp, #20]
 800f336:	e7c4      	b.n	800f2c2 <_vfiprintf_r+0x156>
 800f338:	fb0c 2101 	mla	r1, ip, r1, r2
 800f33c:	4604      	mov	r4, r0
 800f33e:	2301      	movs	r3, #1
 800f340:	e7f0      	b.n	800f324 <_vfiprintf_r+0x1b8>
 800f342:	ab03      	add	r3, sp, #12
 800f344:	9300      	str	r3, [sp, #0]
 800f346:	462a      	mov	r2, r5
 800f348:	4b12      	ldr	r3, [pc, #72]	@ (800f394 <_vfiprintf_r+0x228>)
 800f34a:	a904      	add	r1, sp, #16
 800f34c:	4630      	mov	r0, r6
 800f34e:	f7fb fe47 	bl	800afe0 <_printf_float>
 800f352:	4607      	mov	r7, r0
 800f354:	1c78      	adds	r0, r7, #1
 800f356:	d1d6      	bne.n	800f306 <_vfiprintf_r+0x19a>
 800f358:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f35a:	07d9      	lsls	r1, r3, #31
 800f35c:	d405      	bmi.n	800f36a <_vfiprintf_r+0x1fe>
 800f35e:	89ab      	ldrh	r3, [r5, #12]
 800f360:	059a      	lsls	r2, r3, #22
 800f362:	d402      	bmi.n	800f36a <_vfiprintf_r+0x1fe>
 800f364:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f366:	f7fc fe17 	bl	800bf98 <__retarget_lock_release_recursive>
 800f36a:	89ab      	ldrh	r3, [r5, #12]
 800f36c:	065b      	lsls	r3, r3, #25
 800f36e:	f53f af1f 	bmi.w	800f1b0 <_vfiprintf_r+0x44>
 800f372:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f374:	e71e      	b.n	800f1b4 <_vfiprintf_r+0x48>
 800f376:	ab03      	add	r3, sp, #12
 800f378:	9300      	str	r3, [sp, #0]
 800f37a:	462a      	mov	r2, r5
 800f37c:	4b05      	ldr	r3, [pc, #20]	@ (800f394 <_vfiprintf_r+0x228>)
 800f37e:	a904      	add	r1, sp, #16
 800f380:	4630      	mov	r0, r6
 800f382:	f7fc f8c5 	bl	800b510 <_printf_i>
 800f386:	e7e4      	b.n	800f352 <_vfiprintf_r+0x1e6>
 800f388:	08011025 	.word	0x08011025
 800f38c:	0801102f 	.word	0x0801102f
 800f390:	0800afe1 	.word	0x0800afe1
 800f394:	0800f149 	.word	0x0800f149
 800f398:	0801102b 	.word	0x0801102b

0800f39c <__swbuf_r>:
 800f39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f39e:	460e      	mov	r6, r1
 800f3a0:	4614      	mov	r4, r2
 800f3a2:	4605      	mov	r5, r0
 800f3a4:	b118      	cbz	r0, 800f3ae <__swbuf_r+0x12>
 800f3a6:	6a03      	ldr	r3, [r0, #32]
 800f3a8:	b90b      	cbnz	r3, 800f3ae <__swbuf_r+0x12>
 800f3aa:	f7fc fc69 	bl	800bc80 <__sinit>
 800f3ae:	69a3      	ldr	r3, [r4, #24]
 800f3b0:	60a3      	str	r3, [r4, #8]
 800f3b2:	89a3      	ldrh	r3, [r4, #12]
 800f3b4:	071a      	lsls	r2, r3, #28
 800f3b6:	d501      	bpl.n	800f3bc <__swbuf_r+0x20>
 800f3b8:	6923      	ldr	r3, [r4, #16]
 800f3ba:	b943      	cbnz	r3, 800f3ce <__swbuf_r+0x32>
 800f3bc:	4621      	mov	r1, r4
 800f3be:	4628      	mov	r0, r5
 800f3c0:	f000 f82a 	bl	800f418 <__swsetup_r>
 800f3c4:	b118      	cbz	r0, 800f3ce <__swbuf_r+0x32>
 800f3c6:	f04f 37ff 	mov.w	r7, #4294967295
 800f3ca:	4638      	mov	r0, r7
 800f3cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3ce:	6823      	ldr	r3, [r4, #0]
 800f3d0:	6922      	ldr	r2, [r4, #16]
 800f3d2:	1a98      	subs	r0, r3, r2
 800f3d4:	6963      	ldr	r3, [r4, #20]
 800f3d6:	b2f6      	uxtb	r6, r6
 800f3d8:	4283      	cmp	r3, r0
 800f3da:	4637      	mov	r7, r6
 800f3dc:	dc05      	bgt.n	800f3ea <__swbuf_r+0x4e>
 800f3de:	4621      	mov	r1, r4
 800f3e0:	4628      	mov	r0, r5
 800f3e2:	f7ff fa53 	bl	800e88c <_fflush_r>
 800f3e6:	2800      	cmp	r0, #0
 800f3e8:	d1ed      	bne.n	800f3c6 <__swbuf_r+0x2a>
 800f3ea:	68a3      	ldr	r3, [r4, #8]
 800f3ec:	3b01      	subs	r3, #1
 800f3ee:	60a3      	str	r3, [r4, #8]
 800f3f0:	6823      	ldr	r3, [r4, #0]
 800f3f2:	1c5a      	adds	r2, r3, #1
 800f3f4:	6022      	str	r2, [r4, #0]
 800f3f6:	701e      	strb	r6, [r3, #0]
 800f3f8:	6962      	ldr	r2, [r4, #20]
 800f3fa:	1c43      	adds	r3, r0, #1
 800f3fc:	429a      	cmp	r2, r3
 800f3fe:	d004      	beq.n	800f40a <__swbuf_r+0x6e>
 800f400:	89a3      	ldrh	r3, [r4, #12]
 800f402:	07db      	lsls	r3, r3, #31
 800f404:	d5e1      	bpl.n	800f3ca <__swbuf_r+0x2e>
 800f406:	2e0a      	cmp	r6, #10
 800f408:	d1df      	bne.n	800f3ca <__swbuf_r+0x2e>
 800f40a:	4621      	mov	r1, r4
 800f40c:	4628      	mov	r0, r5
 800f40e:	f7ff fa3d 	bl	800e88c <_fflush_r>
 800f412:	2800      	cmp	r0, #0
 800f414:	d0d9      	beq.n	800f3ca <__swbuf_r+0x2e>
 800f416:	e7d6      	b.n	800f3c6 <__swbuf_r+0x2a>

0800f418 <__swsetup_r>:
 800f418:	b538      	push	{r3, r4, r5, lr}
 800f41a:	4b29      	ldr	r3, [pc, #164]	@ (800f4c0 <__swsetup_r+0xa8>)
 800f41c:	4605      	mov	r5, r0
 800f41e:	6818      	ldr	r0, [r3, #0]
 800f420:	460c      	mov	r4, r1
 800f422:	b118      	cbz	r0, 800f42c <__swsetup_r+0x14>
 800f424:	6a03      	ldr	r3, [r0, #32]
 800f426:	b90b      	cbnz	r3, 800f42c <__swsetup_r+0x14>
 800f428:	f7fc fc2a 	bl	800bc80 <__sinit>
 800f42c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f430:	0719      	lsls	r1, r3, #28
 800f432:	d422      	bmi.n	800f47a <__swsetup_r+0x62>
 800f434:	06da      	lsls	r2, r3, #27
 800f436:	d407      	bmi.n	800f448 <__swsetup_r+0x30>
 800f438:	2209      	movs	r2, #9
 800f43a:	602a      	str	r2, [r5, #0]
 800f43c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f440:	81a3      	strh	r3, [r4, #12]
 800f442:	f04f 30ff 	mov.w	r0, #4294967295
 800f446:	e033      	b.n	800f4b0 <__swsetup_r+0x98>
 800f448:	0758      	lsls	r0, r3, #29
 800f44a:	d512      	bpl.n	800f472 <__swsetup_r+0x5a>
 800f44c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f44e:	b141      	cbz	r1, 800f462 <__swsetup_r+0x4a>
 800f450:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f454:	4299      	cmp	r1, r3
 800f456:	d002      	beq.n	800f45e <__swsetup_r+0x46>
 800f458:	4628      	mov	r0, r5
 800f45a:	f7fd fc0d 	bl	800cc78 <_free_r>
 800f45e:	2300      	movs	r3, #0
 800f460:	6363      	str	r3, [r4, #52]	@ 0x34
 800f462:	89a3      	ldrh	r3, [r4, #12]
 800f464:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f468:	81a3      	strh	r3, [r4, #12]
 800f46a:	2300      	movs	r3, #0
 800f46c:	6063      	str	r3, [r4, #4]
 800f46e:	6923      	ldr	r3, [r4, #16]
 800f470:	6023      	str	r3, [r4, #0]
 800f472:	89a3      	ldrh	r3, [r4, #12]
 800f474:	f043 0308 	orr.w	r3, r3, #8
 800f478:	81a3      	strh	r3, [r4, #12]
 800f47a:	6923      	ldr	r3, [r4, #16]
 800f47c:	b94b      	cbnz	r3, 800f492 <__swsetup_r+0x7a>
 800f47e:	89a3      	ldrh	r3, [r4, #12]
 800f480:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f488:	d003      	beq.n	800f492 <__swsetup_r+0x7a>
 800f48a:	4621      	mov	r1, r4
 800f48c:	4628      	mov	r0, r5
 800f48e:	f000 f883 	bl	800f598 <__smakebuf_r>
 800f492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f496:	f013 0201 	ands.w	r2, r3, #1
 800f49a:	d00a      	beq.n	800f4b2 <__swsetup_r+0x9a>
 800f49c:	2200      	movs	r2, #0
 800f49e:	60a2      	str	r2, [r4, #8]
 800f4a0:	6962      	ldr	r2, [r4, #20]
 800f4a2:	4252      	negs	r2, r2
 800f4a4:	61a2      	str	r2, [r4, #24]
 800f4a6:	6922      	ldr	r2, [r4, #16]
 800f4a8:	b942      	cbnz	r2, 800f4bc <__swsetup_r+0xa4>
 800f4aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f4ae:	d1c5      	bne.n	800f43c <__swsetup_r+0x24>
 800f4b0:	bd38      	pop	{r3, r4, r5, pc}
 800f4b2:	0799      	lsls	r1, r3, #30
 800f4b4:	bf58      	it	pl
 800f4b6:	6962      	ldrpl	r2, [r4, #20]
 800f4b8:	60a2      	str	r2, [r4, #8]
 800f4ba:	e7f4      	b.n	800f4a6 <__swsetup_r+0x8e>
 800f4bc:	2000      	movs	r0, #0
 800f4be:	e7f7      	b.n	800f4b0 <__swsetup_r+0x98>
 800f4c0:	20000024 	.word	0x20000024

0800f4c4 <_raise_r>:
 800f4c4:	291f      	cmp	r1, #31
 800f4c6:	b538      	push	{r3, r4, r5, lr}
 800f4c8:	4605      	mov	r5, r0
 800f4ca:	460c      	mov	r4, r1
 800f4cc:	d904      	bls.n	800f4d8 <_raise_r+0x14>
 800f4ce:	2316      	movs	r3, #22
 800f4d0:	6003      	str	r3, [r0, #0]
 800f4d2:	f04f 30ff 	mov.w	r0, #4294967295
 800f4d6:	bd38      	pop	{r3, r4, r5, pc}
 800f4d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f4da:	b112      	cbz	r2, 800f4e2 <_raise_r+0x1e>
 800f4dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f4e0:	b94b      	cbnz	r3, 800f4f6 <_raise_r+0x32>
 800f4e2:	4628      	mov	r0, r5
 800f4e4:	f000 f830 	bl	800f548 <_getpid_r>
 800f4e8:	4622      	mov	r2, r4
 800f4ea:	4601      	mov	r1, r0
 800f4ec:	4628      	mov	r0, r5
 800f4ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f4f2:	f000 b817 	b.w	800f524 <_kill_r>
 800f4f6:	2b01      	cmp	r3, #1
 800f4f8:	d00a      	beq.n	800f510 <_raise_r+0x4c>
 800f4fa:	1c59      	adds	r1, r3, #1
 800f4fc:	d103      	bne.n	800f506 <_raise_r+0x42>
 800f4fe:	2316      	movs	r3, #22
 800f500:	6003      	str	r3, [r0, #0]
 800f502:	2001      	movs	r0, #1
 800f504:	e7e7      	b.n	800f4d6 <_raise_r+0x12>
 800f506:	2100      	movs	r1, #0
 800f508:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f50c:	4620      	mov	r0, r4
 800f50e:	4798      	blx	r3
 800f510:	2000      	movs	r0, #0
 800f512:	e7e0      	b.n	800f4d6 <_raise_r+0x12>

0800f514 <raise>:
 800f514:	4b02      	ldr	r3, [pc, #8]	@ (800f520 <raise+0xc>)
 800f516:	4601      	mov	r1, r0
 800f518:	6818      	ldr	r0, [r3, #0]
 800f51a:	f7ff bfd3 	b.w	800f4c4 <_raise_r>
 800f51e:	bf00      	nop
 800f520:	20000024 	.word	0x20000024

0800f524 <_kill_r>:
 800f524:	b538      	push	{r3, r4, r5, lr}
 800f526:	4d07      	ldr	r5, [pc, #28]	@ (800f544 <_kill_r+0x20>)
 800f528:	2300      	movs	r3, #0
 800f52a:	4604      	mov	r4, r0
 800f52c:	4608      	mov	r0, r1
 800f52e:	4611      	mov	r1, r2
 800f530:	602b      	str	r3, [r5, #0]
 800f532:	f7f7 facc 	bl	8006ace <_kill>
 800f536:	1c43      	adds	r3, r0, #1
 800f538:	d102      	bne.n	800f540 <_kill_r+0x1c>
 800f53a:	682b      	ldr	r3, [r5, #0]
 800f53c:	b103      	cbz	r3, 800f540 <_kill_r+0x1c>
 800f53e:	6023      	str	r3, [r4, #0]
 800f540:	bd38      	pop	{r3, r4, r5, pc}
 800f542:	bf00      	nop
 800f544:	20000f2c 	.word	0x20000f2c

0800f548 <_getpid_r>:
 800f548:	f7f7 bab9 	b.w	8006abe <_getpid>

0800f54c <__swhatbuf_r>:
 800f54c:	b570      	push	{r4, r5, r6, lr}
 800f54e:	460c      	mov	r4, r1
 800f550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f554:	2900      	cmp	r1, #0
 800f556:	b096      	sub	sp, #88	@ 0x58
 800f558:	4615      	mov	r5, r2
 800f55a:	461e      	mov	r6, r3
 800f55c:	da0d      	bge.n	800f57a <__swhatbuf_r+0x2e>
 800f55e:	89a3      	ldrh	r3, [r4, #12]
 800f560:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f564:	f04f 0100 	mov.w	r1, #0
 800f568:	bf14      	ite	ne
 800f56a:	2340      	movne	r3, #64	@ 0x40
 800f56c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f570:	2000      	movs	r0, #0
 800f572:	6031      	str	r1, [r6, #0]
 800f574:	602b      	str	r3, [r5, #0]
 800f576:	b016      	add	sp, #88	@ 0x58
 800f578:	bd70      	pop	{r4, r5, r6, pc}
 800f57a:	466a      	mov	r2, sp
 800f57c:	f000 f848 	bl	800f610 <_fstat_r>
 800f580:	2800      	cmp	r0, #0
 800f582:	dbec      	blt.n	800f55e <__swhatbuf_r+0x12>
 800f584:	9901      	ldr	r1, [sp, #4]
 800f586:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f58a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f58e:	4259      	negs	r1, r3
 800f590:	4159      	adcs	r1, r3
 800f592:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f596:	e7eb      	b.n	800f570 <__swhatbuf_r+0x24>

0800f598 <__smakebuf_r>:
 800f598:	898b      	ldrh	r3, [r1, #12]
 800f59a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f59c:	079d      	lsls	r5, r3, #30
 800f59e:	4606      	mov	r6, r0
 800f5a0:	460c      	mov	r4, r1
 800f5a2:	d507      	bpl.n	800f5b4 <__smakebuf_r+0x1c>
 800f5a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f5a8:	6023      	str	r3, [r4, #0]
 800f5aa:	6123      	str	r3, [r4, #16]
 800f5ac:	2301      	movs	r3, #1
 800f5ae:	6163      	str	r3, [r4, #20]
 800f5b0:	b003      	add	sp, #12
 800f5b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f5b4:	ab01      	add	r3, sp, #4
 800f5b6:	466a      	mov	r2, sp
 800f5b8:	f7ff ffc8 	bl	800f54c <__swhatbuf_r>
 800f5bc:	9f00      	ldr	r7, [sp, #0]
 800f5be:	4605      	mov	r5, r0
 800f5c0:	4639      	mov	r1, r7
 800f5c2:	4630      	mov	r0, r6
 800f5c4:	f7fd fbcc 	bl	800cd60 <_malloc_r>
 800f5c8:	b948      	cbnz	r0, 800f5de <__smakebuf_r+0x46>
 800f5ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5ce:	059a      	lsls	r2, r3, #22
 800f5d0:	d4ee      	bmi.n	800f5b0 <__smakebuf_r+0x18>
 800f5d2:	f023 0303 	bic.w	r3, r3, #3
 800f5d6:	f043 0302 	orr.w	r3, r3, #2
 800f5da:	81a3      	strh	r3, [r4, #12]
 800f5dc:	e7e2      	b.n	800f5a4 <__smakebuf_r+0xc>
 800f5de:	89a3      	ldrh	r3, [r4, #12]
 800f5e0:	6020      	str	r0, [r4, #0]
 800f5e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5e6:	81a3      	strh	r3, [r4, #12]
 800f5e8:	9b01      	ldr	r3, [sp, #4]
 800f5ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f5ee:	b15b      	cbz	r3, 800f608 <__smakebuf_r+0x70>
 800f5f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f5f4:	4630      	mov	r0, r6
 800f5f6:	f000 f81d 	bl	800f634 <_isatty_r>
 800f5fa:	b128      	cbz	r0, 800f608 <__smakebuf_r+0x70>
 800f5fc:	89a3      	ldrh	r3, [r4, #12]
 800f5fe:	f023 0303 	bic.w	r3, r3, #3
 800f602:	f043 0301 	orr.w	r3, r3, #1
 800f606:	81a3      	strh	r3, [r4, #12]
 800f608:	89a3      	ldrh	r3, [r4, #12]
 800f60a:	431d      	orrs	r5, r3
 800f60c:	81a5      	strh	r5, [r4, #12]
 800f60e:	e7cf      	b.n	800f5b0 <__smakebuf_r+0x18>

0800f610 <_fstat_r>:
 800f610:	b538      	push	{r3, r4, r5, lr}
 800f612:	4d07      	ldr	r5, [pc, #28]	@ (800f630 <_fstat_r+0x20>)
 800f614:	2300      	movs	r3, #0
 800f616:	4604      	mov	r4, r0
 800f618:	4608      	mov	r0, r1
 800f61a:	4611      	mov	r1, r2
 800f61c:	602b      	str	r3, [r5, #0]
 800f61e:	f7f7 fab6 	bl	8006b8e <_fstat>
 800f622:	1c43      	adds	r3, r0, #1
 800f624:	d102      	bne.n	800f62c <_fstat_r+0x1c>
 800f626:	682b      	ldr	r3, [r5, #0]
 800f628:	b103      	cbz	r3, 800f62c <_fstat_r+0x1c>
 800f62a:	6023      	str	r3, [r4, #0]
 800f62c:	bd38      	pop	{r3, r4, r5, pc}
 800f62e:	bf00      	nop
 800f630:	20000f2c 	.word	0x20000f2c

0800f634 <_isatty_r>:
 800f634:	b538      	push	{r3, r4, r5, lr}
 800f636:	4d06      	ldr	r5, [pc, #24]	@ (800f650 <_isatty_r+0x1c>)
 800f638:	2300      	movs	r3, #0
 800f63a:	4604      	mov	r4, r0
 800f63c:	4608      	mov	r0, r1
 800f63e:	602b      	str	r3, [r5, #0]
 800f640:	f7f7 fab5 	bl	8006bae <_isatty>
 800f644:	1c43      	adds	r3, r0, #1
 800f646:	d102      	bne.n	800f64e <_isatty_r+0x1a>
 800f648:	682b      	ldr	r3, [r5, #0]
 800f64a:	b103      	cbz	r3, 800f64e <_isatty_r+0x1a>
 800f64c:	6023      	str	r3, [r4, #0]
 800f64e:	bd38      	pop	{r3, r4, r5, pc}
 800f650:	20000f2c 	.word	0x20000f2c

0800f654 <powf>:
 800f654:	b508      	push	{r3, lr}
 800f656:	ed2d 8b04 	vpush	{d8-d9}
 800f65a:	eeb0 8a60 	vmov.f32	s16, s1
 800f65e:	eeb0 9a40 	vmov.f32	s18, s0
 800f662:	f000 f881 	bl	800f768 <__ieee754_powf>
 800f666:	eeb4 8a48 	vcmp.f32	s16, s16
 800f66a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f66e:	eef0 8a40 	vmov.f32	s17, s0
 800f672:	d63e      	bvs.n	800f6f2 <powf+0x9e>
 800f674:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800f678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f67c:	d112      	bne.n	800f6a4 <powf+0x50>
 800f67e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f686:	d039      	beq.n	800f6fc <powf+0xa8>
 800f688:	eeb0 0a48 	vmov.f32	s0, s16
 800f68c:	f000 f85f 	bl	800f74e <finitef>
 800f690:	b378      	cbz	r0, 800f6f2 <powf+0x9e>
 800f692:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f69a:	d52a      	bpl.n	800f6f2 <powf+0x9e>
 800f69c:	f7fc fc50 	bl	800bf40 <__errno>
 800f6a0:	2322      	movs	r3, #34	@ 0x22
 800f6a2:	e014      	b.n	800f6ce <powf+0x7a>
 800f6a4:	f000 f853 	bl	800f74e <finitef>
 800f6a8:	b998      	cbnz	r0, 800f6d2 <powf+0x7e>
 800f6aa:	eeb0 0a49 	vmov.f32	s0, s18
 800f6ae:	f000 f84e 	bl	800f74e <finitef>
 800f6b2:	b170      	cbz	r0, 800f6d2 <powf+0x7e>
 800f6b4:	eeb0 0a48 	vmov.f32	s0, s16
 800f6b8:	f000 f849 	bl	800f74e <finitef>
 800f6bc:	b148      	cbz	r0, 800f6d2 <powf+0x7e>
 800f6be:	eef4 8a68 	vcmp.f32	s17, s17
 800f6c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6c6:	d7e9      	bvc.n	800f69c <powf+0x48>
 800f6c8:	f7fc fc3a 	bl	800bf40 <__errno>
 800f6cc:	2321      	movs	r3, #33	@ 0x21
 800f6ce:	6003      	str	r3, [r0, #0]
 800f6d0:	e00f      	b.n	800f6f2 <powf+0x9e>
 800f6d2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800f6d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6da:	d10a      	bne.n	800f6f2 <powf+0x9e>
 800f6dc:	eeb0 0a49 	vmov.f32	s0, s18
 800f6e0:	f000 f835 	bl	800f74e <finitef>
 800f6e4:	b128      	cbz	r0, 800f6f2 <powf+0x9e>
 800f6e6:	eeb0 0a48 	vmov.f32	s0, s16
 800f6ea:	f000 f830 	bl	800f74e <finitef>
 800f6ee:	2800      	cmp	r0, #0
 800f6f0:	d1d4      	bne.n	800f69c <powf+0x48>
 800f6f2:	eeb0 0a68 	vmov.f32	s0, s17
 800f6f6:	ecbd 8b04 	vpop	{d8-d9}
 800f6fa:	bd08      	pop	{r3, pc}
 800f6fc:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800f700:	e7f7      	b.n	800f6f2 <powf+0x9e>
	...

0800f704 <sqrtf>:
 800f704:	b508      	push	{r3, lr}
 800f706:	ed2d 8b02 	vpush	{d8}
 800f70a:	eeb0 8a40 	vmov.f32	s16, s0
 800f70e:	f000 f828 	bl	800f762 <__ieee754_sqrtf>
 800f712:	eeb4 8a48 	vcmp.f32	s16, s16
 800f716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f71a:	d60c      	bvs.n	800f736 <sqrtf+0x32>
 800f71c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f73c <sqrtf+0x38>
 800f720:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f728:	d505      	bpl.n	800f736 <sqrtf+0x32>
 800f72a:	f7fc fc09 	bl	800bf40 <__errno>
 800f72e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f732:	2321      	movs	r3, #33	@ 0x21
 800f734:	6003      	str	r3, [r0, #0]
 800f736:	ecbd 8b02 	vpop	{d8}
 800f73a:	bd08      	pop	{r3, pc}
 800f73c:	00000000 	.word	0x00000000

0800f740 <fabsf>:
 800f740:	ee10 3a10 	vmov	r3, s0
 800f744:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f748:	ee00 3a10 	vmov	s0, r3
 800f74c:	4770      	bx	lr

0800f74e <finitef>:
 800f74e:	ee10 3a10 	vmov	r3, s0
 800f752:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800f756:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800f75a:	bfac      	ite	ge
 800f75c:	2000      	movge	r0, #0
 800f75e:	2001      	movlt	r0, #1
 800f760:	4770      	bx	lr

0800f762 <__ieee754_sqrtf>:
 800f762:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f766:	4770      	bx	lr

0800f768 <__ieee754_powf>:
 800f768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f76c:	ee10 4a90 	vmov	r4, s1
 800f770:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800f774:	ed2d 8b02 	vpush	{d8}
 800f778:	ee10 6a10 	vmov	r6, s0
 800f77c:	eeb0 8a40 	vmov.f32	s16, s0
 800f780:	eef0 8a60 	vmov.f32	s17, s1
 800f784:	d10c      	bne.n	800f7a0 <__ieee754_powf+0x38>
 800f786:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800f78a:	0076      	lsls	r6, r6, #1
 800f78c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800f790:	f240 8274 	bls.w	800fc7c <__ieee754_powf+0x514>
 800f794:	ee38 0a28 	vadd.f32	s0, s16, s17
 800f798:	ecbd 8b02 	vpop	{d8}
 800f79c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7a0:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800f7a4:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800f7a8:	d802      	bhi.n	800f7b0 <__ieee754_powf+0x48>
 800f7aa:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f7ae:	d908      	bls.n	800f7c2 <__ieee754_powf+0x5a>
 800f7b0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800f7b4:	d1ee      	bne.n	800f794 <__ieee754_powf+0x2c>
 800f7b6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800f7ba:	0064      	lsls	r4, r4, #1
 800f7bc:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800f7c0:	e7e6      	b.n	800f790 <__ieee754_powf+0x28>
 800f7c2:	2e00      	cmp	r6, #0
 800f7c4:	da1f      	bge.n	800f806 <__ieee754_powf+0x9e>
 800f7c6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800f7ca:	f080 8260 	bcs.w	800fc8e <__ieee754_powf+0x526>
 800f7ce:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800f7d2:	d32f      	bcc.n	800f834 <__ieee754_powf+0xcc>
 800f7d4:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800f7d8:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800f7dc:	fa49 f503 	asr.w	r5, r9, r3
 800f7e0:	fa05 f303 	lsl.w	r3, r5, r3
 800f7e4:	454b      	cmp	r3, r9
 800f7e6:	d123      	bne.n	800f830 <__ieee754_powf+0xc8>
 800f7e8:	f005 0501 	and.w	r5, r5, #1
 800f7ec:	f1c5 0502 	rsb	r5, r5, #2
 800f7f0:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800f7f4:	d11f      	bne.n	800f836 <__ieee754_powf+0xce>
 800f7f6:	2c00      	cmp	r4, #0
 800f7f8:	f280 8246 	bge.w	800fc88 <__ieee754_powf+0x520>
 800f7fc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f800:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800f804:	e7c8      	b.n	800f798 <__ieee754_powf+0x30>
 800f806:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f80a:	d111      	bne.n	800f830 <__ieee754_powf+0xc8>
 800f80c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800f810:	f000 8234 	beq.w	800fc7c <__ieee754_powf+0x514>
 800f814:	d906      	bls.n	800f824 <__ieee754_powf+0xbc>
 800f816:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800fb2c <__ieee754_powf+0x3c4>
 800f81a:	2c00      	cmp	r4, #0
 800f81c:	bfa8      	it	ge
 800f81e:	eeb0 0a68 	vmovge.f32	s0, s17
 800f822:	e7b9      	b.n	800f798 <__ieee754_powf+0x30>
 800f824:	2c00      	cmp	r4, #0
 800f826:	f280 822c 	bge.w	800fc82 <__ieee754_powf+0x51a>
 800f82a:	eeb1 0a68 	vneg.f32	s0, s17
 800f82e:	e7b3      	b.n	800f798 <__ieee754_powf+0x30>
 800f830:	2500      	movs	r5, #0
 800f832:	e7dd      	b.n	800f7f0 <__ieee754_powf+0x88>
 800f834:	2500      	movs	r5, #0
 800f836:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800f83a:	d102      	bne.n	800f842 <__ieee754_powf+0xda>
 800f83c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800f840:	e7aa      	b.n	800f798 <__ieee754_powf+0x30>
 800f842:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800f846:	f040 8227 	bne.w	800fc98 <__ieee754_powf+0x530>
 800f84a:	2e00      	cmp	r6, #0
 800f84c:	f2c0 8224 	blt.w	800fc98 <__ieee754_powf+0x530>
 800f850:	eeb0 0a48 	vmov.f32	s0, s16
 800f854:	ecbd 8b02 	vpop	{d8}
 800f858:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f85c:	f7ff bf81 	b.w	800f762 <__ieee754_sqrtf>
 800f860:	2d01      	cmp	r5, #1
 800f862:	d199      	bne.n	800f798 <__ieee754_powf+0x30>
 800f864:	eeb1 0a40 	vneg.f32	s0, s0
 800f868:	e796      	b.n	800f798 <__ieee754_powf+0x30>
 800f86a:	0ff0      	lsrs	r0, r6, #31
 800f86c:	3801      	subs	r0, #1
 800f86e:	ea55 0300 	orrs.w	r3, r5, r0
 800f872:	d104      	bne.n	800f87e <__ieee754_powf+0x116>
 800f874:	ee38 8a48 	vsub.f32	s16, s16, s16
 800f878:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800f87c:	e78c      	b.n	800f798 <__ieee754_powf+0x30>
 800f87e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800f882:	d96d      	bls.n	800f960 <__ieee754_powf+0x1f8>
 800f884:	4baa      	ldr	r3, [pc, #680]	@ (800fb30 <__ieee754_powf+0x3c8>)
 800f886:	4598      	cmp	r8, r3
 800f888:	d808      	bhi.n	800f89c <__ieee754_powf+0x134>
 800f88a:	2c00      	cmp	r4, #0
 800f88c:	da0b      	bge.n	800f8a6 <__ieee754_powf+0x13e>
 800f88e:	2000      	movs	r0, #0
 800f890:	ecbd 8b02 	vpop	{d8}
 800f894:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f898:	f000 baba 	b.w	800fe10 <__math_oflowf>
 800f89c:	4ba5      	ldr	r3, [pc, #660]	@ (800fb34 <__ieee754_powf+0x3cc>)
 800f89e:	4598      	cmp	r8, r3
 800f8a0:	d908      	bls.n	800f8b4 <__ieee754_powf+0x14c>
 800f8a2:	2c00      	cmp	r4, #0
 800f8a4:	dcf3      	bgt.n	800f88e <__ieee754_powf+0x126>
 800f8a6:	2000      	movs	r0, #0
 800f8a8:	ecbd 8b02 	vpop	{d8}
 800f8ac:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8b0:	f000 baa8 	b.w	800fe04 <__math_uflowf>
 800f8b4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f8b8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f8bc:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800fb38 <__ieee754_powf+0x3d0>
 800f8c0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800f8c4:	eee0 6a67 	vfms.f32	s13, s0, s15
 800f8c8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f8cc:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800f8d0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f8d4:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800fb3c <__ieee754_powf+0x3d4>
 800f8d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f8dc:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800fb40 <__ieee754_powf+0x3d8>
 800f8e0:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800f8e4:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800fb44 <__ieee754_powf+0x3dc>
 800f8e8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f8ec:	eeb0 7a67 	vmov.f32	s14, s15
 800f8f0:	eea0 7a26 	vfma.f32	s14, s0, s13
 800f8f4:	ee17 3a10 	vmov	r3, s14
 800f8f8:	f36f 030b 	bfc	r3, #0, #12
 800f8fc:	ee07 3a10 	vmov	s14, r3
 800f900:	eeb0 6a47 	vmov.f32	s12, s14
 800f904:	eea0 6a66 	vfms.f32	s12, s0, s13
 800f908:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f90c:	3d01      	subs	r5, #1
 800f90e:	4305      	orrs	r5, r0
 800f910:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f914:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800f918:	f36f 040b 	bfc	r4, #0, #12
 800f91c:	bf18      	it	ne
 800f91e:	eeb0 8a66 	vmovne.f32	s16, s13
 800f922:	ee06 4a90 	vmov	s13, r4
 800f926:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800f92a:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800f92e:	ee67 7a26 	vmul.f32	s15, s14, s13
 800f932:	eee6 0a07 	vfma.f32	s1, s12, s14
 800f936:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800f93a:	ee17 1a10 	vmov	r1, s14
 800f93e:	2900      	cmp	r1, #0
 800f940:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f944:	f340 80dd 	ble.w	800fb02 <__ieee754_powf+0x39a>
 800f948:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800f94c:	f240 80ca 	bls.w	800fae4 <__ieee754_powf+0x37c>
 800f950:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f958:	bf4c      	ite	mi
 800f95a:	2001      	movmi	r0, #1
 800f95c:	2000      	movpl	r0, #0
 800f95e:	e797      	b.n	800f890 <__ieee754_powf+0x128>
 800f960:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800f964:	bf01      	itttt	eq
 800f966:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800fb48 <__ieee754_powf+0x3e0>
 800f96a:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800f96e:	f06f 0317 	mvneq.w	r3, #23
 800f972:	ee17 7a90 	vmoveq	r7, s15
 800f976:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800f97a:	bf18      	it	ne
 800f97c:	2300      	movne	r3, #0
 800f97e:	3a7f      	subs	r2, #127	@ 0x7f
 800f980:	441a      	add	r2, r3
 800f982:	4b72      	ldr	r3, [pc, #456]	@ (800fb4c <__ieee754_powf+0x3e4>)
 800f984:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800f988:	429f      	cmp	r7, r3
 800f98a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800f98e:	dd06      	ble.n	800f99e <__ieee754_powf+0x236>
 800f990:	4b6f      	ldr	r3, [pc, #444]	@ (800fb50 <__ieee754_powf+0x3e8>)
 800f992:	429f      	cmp	r7, r3
 800f994:	f340 80a4 	ble.w	800fae0 <__ieee754_powf+0x378>
 800f998:	3201      	adds	r2, #1
 800f99a:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800f99e:	2600      	movs	r6, #0
 800f9a0:	4b6c      	ldr	r3, [pc, #432]	@ (800fb54 <__ieee754_powf+0x3ec>)
 800f9a2:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800f9a6:	ee07 1a10 	vmov	s14, r1
 800f9aa:	edd3 5a00 	vldr	s11, [r3]
 800f9ae:	4b6a      	ldr	r3, [pc, #424]	@ (800fb58 <__ieee754_powf+0x3f0>)
 800f9b0:	ee75 7a87 	vadd.f32	s15, s11, s14
 800f9b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f9b8:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800f9bc:	1049      	asrs	r1, r1, #1
 800f9be:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800f9c2:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800f9c6:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800f9ca:	ee37 6a65 	vsub.f32	s12, s14, s11
 800f9ce:	ee07 1a90 	vmov	s15, r1
 800f9d2:	ee26 5a24 	vmul.f32	s10, s12, s9
 800f9d6:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800f9da:	ee15 7a10 	vmov	r7, s10
 800f9de:	401f      	ands	r7, r3
 800f9e0:	ee06 7a90 	vmov	s13, r7
 800f9e4:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800f9e8:	ee37 7a65 	vsub.f32	s14, s14, s11
 800f9ec:	ee65 7a05 	vmul.f32	s15, s10, s10
 800f9f0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800f9f4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800fb5c <__ieee754_powf+0x3f4>
 800f9f8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800fb60 <__ieee754_powf+0x3f8>
 800f9fc:	eee7 5a87 	vfma.f32	s11, s15, s14
 800fa00:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800fb64 <__ieee754_powf+0x3fc>
 800fa04:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800fa08:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800fb38 <__ieee754_powf+0x3d0>
 800fa0c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800fa10:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800fb68 <__ieee754_powf+0x400>
 800fa14:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800fa18:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800fb6c <__ieee754_powf+0x404>
 800fa1c:	ee26 6a24 	vmul.f32	s12, s12, s9
 800fa20:	eee7 5a27 	vfma.f32	s11, s14, s15
 800fa24:	ee35 7a26 	vadd.f32	s14, s10, s13
 800fa28:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800fa2c:	ee27 7a06 	vmul.f32	s14, s14, s12
 800fa30:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800fa34:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800fa38:	eef0 5a67 	vmov.f32	s11, s15
 800fa3c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800fa40:	ee75 5a87 	vadd.f32	s11, s11, s14
 800fa44:	ee15 1a90 	vmov	r1, s11
 800fa48:	4019      	ands	r1, r3
 800fa4a:	ee05 1a90 	vmov	s11, r1
 800fa4e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800fa52:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800fa56:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fa5a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800fa5e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800fa62:	eeb0 6a67 	vmov.f32	s12, s15
 800fa66:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800fa6a:	ee16 1a10 	vmov	r1, s12
 800fa6e:	4019      	ands	r1, r3
 800fa70:	ee06 1a10 	vmov	s12, r1
 800fa74:	eeb0 7a46 	vmov.f32	s14, s12
 800fa78:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800fa7c:	493c      	ldr	r1, [pc, #240]	@ (800fb70 <__ieee754_powf+0x408>)
 800fa7e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800fa82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fa86:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800fb74 <__ieee754_powf+0x40c>
 800fa8a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800fb78 <__ieee754_powf+0x410>
 800fa8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fa92:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800fb7c <__ieee754_powf+0x414>
 800fa96:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fa9a:	ed91 7a00 	vldr	s14, [r1]
 800fa9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800faa2:	ee07 2a10 	vmov	s14, r2
 800faa6:	4a36      	ldr	r2, [pc, #216]	@ (800fb80 <__ieee754_powf+0x418>)
 800faa8:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800faac:	eeb0 7a67 	vmov.f32	s14, s15
 800fab0:	eea6 7a25 	vfma.f32	s14, s12, s11
 800fab4:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800fab8:	ed92 5a00 	vldr	s10, [r2]
 800fabc:	ee37 7a05 	vadd.f32	s14, s14, s10
 800fac0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800fac4:	ee17 2a10 	vmov	r2, s14
 800fac8:	401a      	ands	r2, r3
 800faca:	ee07 2a10 	vmov	s14, r2
 800face:	ee77 6a66 	vsub.f32	s13, s14, s13
 800fad2:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800fad6:	eee6 6a65 	vfms.f32	s13, s12, s11
 800fada:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fade:	e715      	b.n	800f90c <__ieee754_powf+0x1a4>
 800fae0:	2601      	movs	r6, #1
 800fae2:	e75d      	b.n	800f9a0 <__ieee754_powf+0x238>
 800fae4:	d152      	bne.n	800fb8c <__ieee754_powf+0x424>
 800fae6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800fb84 <__ieee754_powf+0x41c>
 800faea:	ee37 7a67 	vsub.f32	s14, s14, s15
 800faee:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800faf2:	eef4 6ac7 	vcmpe.f32	s13, s14
 800faf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fafa:	f73f af29 	bgt.w	800f950 <__ieee754_powf+0x1e8>
 800fafe:	2386      	movs	r3, #134	@ 0x86
 800fb00:	e048      	b.n	800fb94 <__ieee754_powf+0x42c>
 800fb02:	4a21      	ldr	r2, [pc, #132]	@ (800fb88 <__ieee754_powf+0x420>)
 800fb04:	4293      	cmp	r3, r2
 800fb06:	d907      	bls.n	800fb18 <__ieee754_powf+0x3b0>
 800fb08:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800fb0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb10:	bf4c      	ite	mi
 800fb12:	2001      	movmi	r0, #1
 800fb14:	2000      	movpl	r0, #0
 800fb16:	e6c7      	b.n	800f8a8 <__ieee754_powf+0x140>
 800fb18:	d138      	bne.n	800fb8c <__ieee754_powf+0x424>
 800fb1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fb1e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800fb22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb26:	dbea      	blt.n	800fafe <__ieee754_powf+0x396>
 800fb28:	e7ee      	b.n	800fb08 <__ieee754_powf+0x3a0>
 800fb2a:	bf00      	nop
 800fb2c:	00000000 	.word	0x00000000
 800fb30:	3f7ffff3 	.word	0x3f7ffff3
 800fb34:	3f800007 	.word	0x3f800007
 800fb38:	3eaaaaab 	.word	0x3eaaaaab
 800fb3c:	3fb8aa00 	.word	0x3fb8aa00
 800fb40:	3fb8aa3b 	.word	0x3fb8aa3b
 800fb44:	36eca570 	.word	0x36eca570
 800fb48:	4b800000 	.word	0x4b800000
 800fb4c:	001cc471 	.word	0x001cc471
 800fb50:	005db3d6 	.word	0x005db3d6
 800fb54:	0801133c 	.word	0x0801133c
 800fb58:	fffff000 	.word	0xfffff000
 800fb5c:	3e6c3255 	.word	0x3e6c3255
 800fb60:	3e53f142 	.word	0x3e53f142
 800fb64:	3e8ba305 	.word	0x3e8ba305
 800fb68:	3edb6db7 	.word	0x3edb6db7
 800fb6c:	3f19999a 	.word	0x3f19999a
 800fb70:	0801132c 	.word	0x0801132c
 800fb74:	3f76384f 	.word	0x3f76384f
 800fb78:	3f763800 	.word	0x3f763800
 800fb7c:	369dc3a0 	.word	0x369dc3a0
 800fb80:	08011334 	.word	0x08011334
 800fb84:	3338aa3c 	.word	0x3338aa3c
 800fb88:	43160000 	.word	0x43160000
 800fb8c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800fb90:	d96f      	bls.n	800fc72 <__ieee754_powf+0x50a>
 800fb92:	15db      	asrs	r3, r3, #23
 800fb94:	3b7e      	subs	r3, #126	@ 0x7e
 800fb96:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800fb9a:	4118      	asrs	r0, r3
 800fb9c:	4408      	add	r0, r1
 800fb9e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800fba2:	4a4e      	ldr	r2, [pc, #312]	@ (800fcdc <__ieee754_powf+0x574>)
 800fba4:	3b7f      	subs	r3, #127	@ 0x7f
 800fba6:	411a      	asrs	r2, r3
 800fba8:	4002      	ands	r2, r0
 800fbaa:	ee07 2a10 	vmov	s14, r2
 800fbae:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800fbb2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800fbb6:	f1c3 0317 	rsb	r3, r3, #23
 800fbba:	4118      	asrs	r0, r3
 800fbbc:	2900      	cmp	r1, #0
 800fbbe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fbc2:	bfb8      	it	lt
 800fbc4:	4240      	neglt	r0, r0
 800fbc6:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800fbca:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800fce0 <__ieee754_powf+0x578>
 800fbce:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800fce4 <__ieee754_powf+0x57c>
 800fbd2:	ee16 3a90 	vmov	r3, s13
 800fbd6:	f36f 030b 	bfc	r3, #0, #12
 800fbda:	ee06 3a90 	vmov	s13, r3
 800fbde:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800fbe2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800fbe6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800fbea:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800fce8 <__ieee754_powf+0x580>
 800fbee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fbf2:	eee0 7a87 	vfma.f32	s15, s1, s14
 800fbf6:	eeb0 7a67 	vmov.f32	s14, s15
 800fbfa:	eea6 7a86 	vfma.f32	s14, s13, s12
 800fbfe:	eef0 5a47 	vmov.f32	s11, s14
 800fc02:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800fc06:	ee67 6a07 	vmul.f32	s13, s14, s14
 800fc0a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800fc0e:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800fcec <__ieee754_powf+0x584>
 800fc12:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800fcf0 <__ieee754_powf+0x588>
 800fc16:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800fc1a:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800fcf4 <__ieee754_powf+0x58c>
 800fc1e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800fc22:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800fcf8 <__ieee754_powf+0x590>
 800fc26:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800fc2a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800fcfc <__ieee754_powf+0x594>
 800fc2e:	eee6 5a26 	vfma.f32	s11, s12, s13
 800fc32:	eeb0 6a47 	vmov.f32	s12, s14
 800fc36:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800fc3a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800fc3e:	ee67 5a06 	vmul.f32	s11, s14, s12
 800fc42:	ee36 6a66 	vsub.f32	s12, s12, s13
 800fc46:	eee7 7a27 	vfma.f32	s15, s14, s15
 800fc4a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800fc4e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800fc52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fc56:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fc5a:	ee10 3a10 	vmov	r3, s0
 800fc5e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800fc62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800fc66:	da06      	bge.n	800fc76 <__ieee754_powf+0x50e>
 800fc68:	f000 f84c 	bl	800fd04 <scalbnf>
 800fc6c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800fc70:	e592      	b.n	800f798 <__ieee754_powf+0x30>
 800fc72:	2000      	movs	r0, #0
 800fc74:	e7a7      	b.n	800fbc6 <__ieee754_powf+0x45e>
 800fc76:	ee00 3a10 	vmov	s0, r3
 800fc7a:	e7f7      	b.n	800fc6c <__ieee754_powf+0x504>
 800fc7c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800fc80:	e58a      	b.n	800f798 <__ieee754_powf+0x30>
 800fc82:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800fd00 <__ieee754_powf+0x598>
 800fc86:	e587      	b.n	800f798 <__ieee754_powf+0x30>
 800fc88:	eeb0 0a48 	vmov.f32	s0, s16
 800fc8c:	e584      	b.n	800f798 <__ieee754_powf+0x30>
 800fc8e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800fc92:	f43f adbb 	beq.w	800f80c <__ieee754_powf+0xa4>
 800fc96:	2502      	movs	r5, #2
 800fc98:	eeb0 0a48 	vmov.f32	s0, s16
 800fc9c:	f7ff fd50 	bl	800f740 <fabsf>
 800fca0:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800fca4:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800fca8:	4647      	mov	r7, r8
 800fcaa:	d003      	beq.n	800fcb4 <__ieee754_powf+0x54c>
 800fcac:	f1b8 0f00 	cmp.w	r8, #0
 800fcb0:	f47f addb 	bne.w	800f86a <__ieee754_powf+0x102>
 800fcb4:	2c00      	cmp	r4, #0
 800fcb6:	bfbc      	itt	lt
 800fcb8:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800fcbc:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800fcc0:	2e00      	cmp	r6, #0
 800fcc2:	f6bf ad69 	bge.w	800f798 <__ieee754_powf+0x30>
 800fcc6:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800fcca:	ea58 0805 	orrs.w	r8, r8, r5
 800fcce:	f47f adc7 	bne.w	800f860 <__ieee754_powf+0xf8>
 800fcd2:	ee70 7a40 	vsub.f32	s15, s0, s0
 800fcd6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800fcda:	e55d      	b.n	800f798 <__ieee754_powf+0x30>
 800fcdc:	ff800000 	.word	0xff800000
 800fce0:	3f317218 	.word	0x3f317218
 800fce4:	3f317200 	.word	0x3f317200
 800fce8:	35bfbe8c 	.word	0x35bfbe8c
 800fcec:	b5ddea0e 	.word	0xb5ddea0e
 800fcf0:	3331bb4c 	.word	0x3331bb4c
 800fcf4:	388ab355 	.word	0x388ab355
 800fcf8:	bb360b61 	.word	0xbb360b61
 800fcfc:	3e2aaaab 	.word	0x3e2aaaab
 800fd00:	00000000 	.word	0x00000000

0800fd04 <scalbnf>:
 800fd04:	ee10 3a10 	vmov	r3, s0
 800fd08:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800fd0c:	d02b      	beq.n	800fd66 <scalbnf+0x62>
 800fd0e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800fd12:	d302      	bcc.n	800fd1a <scalbnf+0x16>
 800fd14:	ee30 0a00 	vadd.f32	s0, s0, s0
 800fd18:	4770      	bx	lr
 800fd1a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800fd1e:	d123      	bne.n	800fd68 <scalbnf+0x64>
 800fd20:	4b24      	ldr	r3, [pc, #144]	@ (800fdb4 <scalbnf+0xb0>)
 800fd22:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800fdb8 <scalbnf+0xb4>
 800fd26:	4298      	cmp	r0, r3
 800fd28:	ee20 0a27 	vmul.f32	s0, s0, s15
 800fd2c:	db17      	blt.n	800fd5e <scalbnf+0x5a>
 800fd2e:	ee10 3a10 	vmov	r3, s0
 800fd32:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800fd36:	3a19      	subs	r2, #25
 800fd38:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800fd3c:	4288      	cmp	r0, r1
 800fd3e:	dd15      	ble.n	800fd6c <scalbnf+0x68>
 800fd40:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800fdbc <scalbnf+0xb8>
 800fd44:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800fdc0 <scalbnf+0xbc>
 800fd48:	ee10 3a10 	vmov	r3, s0
 800fd4c:	eeb0 7a67 	vmov.f32	s14, s15
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	bfb8      	it	lt
 800fd54:	eef0 7a66 	vmovlt.f32	s15, s13
 800fd58:	ee27 0a87 	vmul.f32	s0, s15, s14
 800fd5c:	4770      	bx	lr
 800fd5e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800fdc4 <scalbnf+0xc0>
 800fd62:	ee27 0a80 	vmul.f32	s0, s15, s0
 800fd66:	4770      	bx	lr
 800fd68:	0dd2      	lsrs	r2, r2, #23
 800fd6a:	e7e5      	b.n	800fd38 <scalbnf+0x34>
 800fd6c:	4410      	add	r0, r2
 800fd6e:	28fe      	cmp	r0, #254	@ 0xfe
 800fd70:	dce6      	bgt.n	800fd40 <scalbnf+0x3c>
 800fd72:	2800      	cmp	r0, #0
 800fd74:	dd06      	ble.n	800fd84 <scalbnf+0x80>
 800fd76:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800fd7a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800fd7e:	ee00 3a10 	vmov	s0, r3
 800fd82:	4770      	bx	lr
 800fd84:	f110 0f16 	cmn.w	r0, #22
 800fd88:	da09      	bge.n	800fd9e <scalbnf+0x9a>
 800fd8a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800fdc4 <scalbnf+0xc0>
 800fd8e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800fdc8 <scalbnf+0xc4>
 800fd92:	ee10 3a10 	vmov	r3, s0
 800fd96:	eeb0 7a67 	vmov.f32	s14, s15
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	e7d9      	b.n	800fd52 <scalbnf+0x4e>
 800fd9e:	3019      	adds	r0, #25
 800fda0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800fda4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800fda8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800fdcc <scalbnf+0xc8>
 800fdac:	ee07 3a90 	vmov	s15, r3
 800fdb0:	e7d7      	b.n	800fd62 <scalbnf+0x5e>
 800fdb2:	bf00      	nop
 800fdb4:	ffff3cb0 	.word	0xffff3cb0
 800fdb8:	4c000000 	.word	0x4c000000
 800fdbc:	7149f2ca 	.word	0x7149f2ca
 800fdc0:	f149f2ca 	.word	0xf149f2ca
 800fdc4:	0da24260 	.word	0x0da24260
 800fdc8:	8da24260 	.word	0x8da24260
 800fdcc:	33000000 	.word	0x33000000

0800fdd0 <with_errnof>:
 800fdd0:	b510      	push	{r4, lr}
 800fdd2:	ed2d 8b02 	vpush	{d8}
 800fdd6:	eeb0 8a40 	vmov.f32	s16, s0
 800fdda:	4604      	mov	r4, r0
 800fddc:	f7fc f8b0 	bl	800bf40 <__errno>
 800fde0:	eeb0 0a48 	vmov.f32	s0, s16
 800fde4:	ecbd 8b02 	vpop	{d8}
 800fde8:	6004      	str	r4, [r0, #0]
 800fdea:	bd10      	pop	{r4, pc}

0800fdec <xflowf>:
 800fdec:	b130      	cbz	r0, 800fdfc <xflowf+0x10>
 800fdee:	eef1 7a40 	vneg.f32	s15, s0
 800fdf2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800fdf6:	2022      	movs	r0, #34	@ 0x22
 800fdf8:	f7ff bfea 	b.w	800fdd0 <with_errnof>
 800fdfc:	eef0 7a40 	vmov.f32	s15, s0
 800fe00:	e7f7      	b.n	800fdf2 <xflowf+0x6>
	...

0800fe04 <__math_uflowf>:
 800fe04:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fe0c <__math_uflowf+0x8>
 800fe08:	f7ff bff0 	b.w	800fdec <xflowf>
 800fe0c:	10000000 	.word	0x10000000

0800fe10 <__math_oflowf>:
 800fe10:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fe18 <__math_oflowf+0x8>
 800fe14:	f7ff bfea 	b.w	800fdec <xflowf>
 800fe18:	70000000 	.word	0x70000000

0800fe1c <_init>:
 800fe1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe1e:	bf00      	nop
 800fe20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe22:	bc08      	pop	{r3}
 800fe24:	469e      	mov	lr, r3
 800fe26:	4770      	bx	lr

0800fe28 <_fini>:
 800fe28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe2a:	bf00      	nop
 800fe2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe2e:	bc08      	pop	{r3}
 800fe30:	469e      	mov	lr, r3
 800fe32:	4770      	bx	lr
