// Seed: 3302605707
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    input logic id_5
);
  logic id_6;
  logic id_7;
  assign id_0 = 1'b0;
endmodule
