#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  6 13:58:08 2020
# Process ID: 20104
# Current directory: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19920 C:\GitHub\ReconHardware\PynqSoftware\Projects\dynamicXBarMulti\dynamicXBarMulti.xpr
# Log file: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/vivado.log
# Journal file: C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/PynqSoftware/Projects/dynamicXBarMulti/dynamicXBarMulti.xpr
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd}
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v]
set_property is_enabled true [get_files  C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v]
update_compile_order -fileset sources_1
open_bd_design {C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/PYNQ_wrap.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_hwicap_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_hwicap_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells axi_hwicap_2]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells axi_hwicap_3]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_cells axi_hwicap_4]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells rst_ps7_0_100M]
set_property location {1 100 -859} [get_bd_cells xlconcat_0]
startgroup
set_property location {-462 -867} [get_bd_ports mReady_out]
set_property location {-462 -847} [get_bd_ports mReady_in]
set_property location {-462 -887} [get_bd_ports dataOut]
endgroup
set_property location {-434 -842} [get_bd_ports mReady_out]
set_property location {-435 -869} [get_bd_ports dataOut]
set_property location {-433 -896} [get_bd_ports dataOut]
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports uart_rtl]
save_bd_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_wrap [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1 -68 -431} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_LOCKED {false} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets Clk_Dout] [get_bd_cells Clk]
delete_bd_objs [get_bd_ports Clk]
set_property location {2 905 -829} [get_bd_cells clk_wiz_0]
set_property location {1053 -831} [get_bd_ports clk_out1_0]
save_bd_design
reset_run PYNQ_wrap_processing_system7_0_0_synth_1
launch_runs synth_1 -jobs 4
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins clk_wiz_0/resetn]
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
