\hypertarget{stm32f4xx__it_8c}{}\doxysection{Core/\+Src/stm32f4xx\+\_\+it.c File Reference}
\label{stm32f4xx__it_8c}\index{Core/Src/stm32f4xx\_it.c@{Core/Src/stm32f4xx\_it.c}}


Interrupt Service Routines.  


{\ttfamily \#include \char`\"{}main.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+it.\+h\char`\"{}}\newline
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}{N\+M\+I\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Non maskable interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}{Hard\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Hard fault interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_a3150f74512510287a942624aa9b44cc5}{Mem\+Manage\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Memory management fault. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}{Bus\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Pre-\/fetch fault, memory access fault. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}{Usage\+Fault\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Undefined instruction or illegal state. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}{Debug\+Mon\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles Debug monitor. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_a17e9789a29a87d2df54f12b94dd1a0b6}{E\+X\+T\+I0\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles E\+X\+TI line0 interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_ad1fd361bc5ad89facee67c76d1ff8dc0}{T\+I\+M1\+\_\+\+U\+P\+\_\+\+T\+I\+M10\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles T\+I\+M1 update interrupt and T\+I\+M10 global interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_aaf6ce196dde98712e1223b99766e06c0}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles D\+M\+A2 stream0 global interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_abc8a61d83a243d1d571a628a10f55733}{C\+A\+N2\+\_\+\+T\+X\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles C\+A\+N2 TX interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_abf0ada95bd65ea0a24a25606a59a319d}{C\+A\+N2\+\_\+\+R\+X0\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles C\+A\+N2 R\+X0 interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{stm32f4xx__it_8c_ac67a8abbbb2e08b8c48726f65716295f}{C\+A\+N2\+\_\+\+R\+X1\+\_\+\+I\+R\+Q\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function handles C\+A\+N2 R\+X1 interrupt. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
D\+M\+A\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32f4xx__it_8c_a1c126854bb1813d31ab4776b21dcc51f}{hdma\+\_\+adc1}}
\item 
C\+A\+N\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32f4xx__it_8c_ab77168d14df04ccca5d48612ee21ced8}{hcan2}}
\item 
T\+I\+M\+\_\+\+Handle\+Type\+Def \mbox{\hyperlink{stm32f4xx__it_8c_a25fc663547539bc49fecc0011bd76ab5}{htim1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Interrupt Service Routines. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2023 S\+T\+Microelectronics. All rights reserved.

This software is licensed under terms that can be found in the L\+I\+C\+E\+N\+SE file in the root directory of this software component. If no L\+I\+C\+E\+N\+SE file comes with this software, it is provided A\+S-\/\+IS. 

\doxysubsection{Function Documentation}
\mbox{\Hypertarget{stm32f4xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}\label{stm32f4xx__it_8c_a850cefb17a977292ae5eb4cafa9976c3}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!BusFault\_Handler@{BusFault\_Handler}}
\index{BusFault\_Handler@{BusFault\_Handler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{BusFault\_Handler()}{BusFault\_Handler()}}
{\footnotesize\ttfamily void Bus\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Pre-\/fetch fault, memory access fault. 



Definition at line 117 of file stm32f4xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f4xx__it_8c_abf0ada95bd65ea0a24a25606a59a319d}\label{stm32f4xx__it_8c_abf0ada95bd65ea0a24a25606a59a319d}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!CAN2\_RX0\_IRQHandler@{CAN2\_RX0\_IRQHandler}}
\index{CAN2\_RX0\_IRQHandler@{CAN2\_RX0\_IRQHandler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{CAN2\_RX0\_IRQHandler()}{CAN2\_RX0\_IRQHandler()}}
{\footnotesize\ttfamily void C\+A\+N2\+\_\+\+R\+X0\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles C\+A\+N2 R\+X0 interrupts. 



Definition at line 223 of file stm32f4xx\+\_\+it.\+c.



References hcan2.

\mbox{\Hypertarget{stm32f4xx__it_8c_ac67a8abbbb2e08b8c48726f65716295f}\label{stm32f4xx__it_8c_ac67a8abbbb2e08b8c48726f65716295f}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!CAN2\_RX1\_IRQHandler@{CAN2\_RX1\_IRQHandler}}
\index{CAN2\_RX1\_IRQHandler@{CAN2\_RX1\_IRQHandler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{CAN2\_RX1\_IRQHandler()}{CAN2\_RX1\_IRQHandler()}}
{\footnotesize\ttfamily void C\+A\+N2\+\_\+\+R\+X1\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles C\+A\+N2 R\+X1 interrupt. 



Definition at line 237 of file stm32f4xx\+\_\+it.\+c.



References hcan2.

\mbox{\Hypertarget{stm32f4xx__it_8c_abc8a61d83a243d1d571a628a10f55733}\label{stm32f4xx__it_8c_abc8a61d83a243d1d571a628a10f55733}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!CAN2\_TX\_IRQHandler@{CAN2\_TX\_IRQHandler}}
\index{CAN2\_TX\_IRQHandler@{CAN2\_TX\_IRQHandler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{CAN2\_TX\_IRQHandler()}{CAN2\_TX\_IRQHandler()}}
{\footnotesize\ttfamily void C\+A\+N2\+\_\+\+T\+X\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles C\+A\+N2 TX interrupts. 



Definition at line 209 of file stm32f4xx\+\_\+it.\+c.



References hcan2.

\mbox{\Hypertarget{stm32f4xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}\label{stm32f4xx__it_8c_adbdfb05858cc36fc520974df37ec3cb0}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!DebugMon\_Handler@{DebugMon\_Handler}}
\index{DebugMon\_Handler@{DebugMon\_Handler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{DebugMon\_Handler()}{DebugMon\_Handler()}}
{\footnotesize\ttfamily void Debug\+Mon\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Debug monitor. 



Definition at line 147 of file stm32f4xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f4xx__it_8c_aaf6ce196dde98712e1223b99766e06c0}\label{stm32f4xx__it_8c_aaf6ce196dde98712e1223b99766e06c0}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!DMA2\_Stream0\_IRQHandler@{DMA2\_Stream0\_IRQHandler}}
\index{DMA2\_Stream0\_IRQHandler@{DMA2\_Stream0\_IRQHandler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream0\_IRQHandler()}{DMA2\_Stream0\_IRQHandler()}}
{\footnotesize\ttfamily void D\+M\+A2\+\_\+\+Stream0\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles D\+M\+A2 stream0 global interrupt. 



Definition at line 195 of file stm32f4xx\+\_\+it.\+c.



References hdma\+\_\+adc1.

\mbox{\Hypertarget{stm32f4xx__it_8c_a17e9789a29a87d2df54f12b94dd1a0b6}\label{stm32f4xx__it_8c_a17e9789a29a87d2df54f12b94dd1a0b6}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!EXTI0\_IRQHandler@{EXTI0\_IRQHandler}}
\index{EXTI0\_IRQHandler@{EXTI0\_IRQHandler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{EXTI0\_IRQHandler()}{EXTI0\_IRQHandler()}}
{\footnotesize\ttfamily void E\+X\+T\+I0\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles E\+X\+TI line0 interrupt. 



Definition at line 167 of file stm32f4xx\+\_\+it.\+c.



References Start\+\_\+\+Button\+\_\+\+Input\+\_\+\+Pin.

\mbox{\Hypertarget{stm32f4xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}\label{stm32f4xx__it_8c_a2bffc10d5bd4106753b7c30e86903bea}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!HardFault\_Handler@{HardFault\_Handler}}
\index{HardFault\_Handler@{HardFault\_Handler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{HardFault\_Handler()}{HardFault\_Handler()}}
{\footnotesize\ttfamily void Hard\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Hard fault interrupt. 



Definition at line 87 of file stm32f4xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f4xx__it_8c_a3150f74512510287a942624aa9b44cc5}\label{stm32f4xx__it_8c_a3150f74512510287a942624aa9b44cc5}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!MemManage\_Handler@{MemManage\_Handler}}
\index{MemManage\_Handler@{MemManage\_Handler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{MemManage\_Handler()}{MemManage\_Handler()}}
{\footnotesize\ttfamily void Mem\+Manage\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Memory management fault. 



Definition at line 102 of file stm32f4xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f4xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}\label{stm32f4xx__it_8c_a6ad7a5e3ee69cb6db6a6b9111ba898bc}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!NMI\_Handler@{NMI\_Handler}}
\index{NMI\_Handler@{NMI\_Handler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{NMI\_Handler()}{NMI\_Handler()}}
{\footnotesize\ttfamily void N\+M\+I\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Non maskable interrupt. 



Definition at line 72 of file stm32f4xx\+\_\+it.\+c.

\mbox{\Hypertarget{stm32f4xx__it_8c_ad1fd361bc5ad89facee67c76d1ff8dc0}\label{stm32f4xx__it_8c_ad1fd361bc5ad89facee67c76d1ff8dc0}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!TIM1\_UP\_TIM10\_IRQHandler@{TIM1\_UP\_TIM10\_IRQHandler}}
\index{TIM1\_UP\_TIM10\_IRQHandler@{TIM1\_UP\_TIM10\_IRQHandler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{TIM1\_UP\_TIM10\_IRQHandler()}{TIM1\_UP\_TIM10\_IRQHandler()}}
{\footnotesize\ttfamily void T\+I\+M1\+\_\+\+U\+P\+\_\+\+T\+I\+M10\+\_\+\+I\+R\+Q\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles T\+I\+M1 update interrupt and T\+I\+M10 global interrupt. 



Definition at line 181 of file stm32f4xx\+\_\+it.\+c.



References htim1.

\mbox{\Hypertarget{stm32f4xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}\label{stm32f4xx__it_8c_a1d98923de2ed6b7309b66f9ba2971647}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!UsageFault\_Handler@{UsageFault\_Handler}}
\index{UsageFault\_Handler@{UsageFault\_Handler}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{UsageFault\_Handler()}{UsageFault\_Handler()}}
{\footnotesize\ttfamily void Usage\+Fault\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function handles Undefined instruction or illegal state. 



Definition at line 132 of file stm32f4xx\+\_\+it.\+c.



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{stm32f4xx__it_8c_ab77168d14df04ccca5d48612ee21ced8}\label{stm32f4xx__it_8c_ab77168d14df04ccca5d48612ee21ced8}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!hcan2@{hcan2}}
\index{hcan2@{hcan2}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{hcan2}{hcan2}}
{\footnotesize\ttfamily C\+A\+N\+\_\+\+Handle\+Type\+Def hcan2}



Definition at line 147 of file can.\+c.



Referenced by \+\_\+\+\_\+uv\+C\+A\+Ntx\+Crit\+Section(), C\+A\+N2\+\_\+\+R\+X0\+\_\+\+I\+R\+Q\+Handler(), C\+A\+N2\+\_\+\+R\+X1\+\_\+\+I\+R\+Q\+Handler(), C\+A\+N2\+\_\+\+T\+X\+\_\+\+I\+R\+Q\+Handler(), C\+A\+Nbus\+Tx\+Svc\+Daemon(), H\+A\+L\+\_\+\+C\+A\+N\+\_\+\+Rx\+Fifo0\+Msg\+Pending\+Callback(), and M\+X\+\_\+\+C\+A\+N2\+\_\+\+Init().

\mbox{\Hypertarget{stm32f4xx__it_8c_a1c126854bb1813d31ab4776b21dcc51f}\label{stm32f4xx__it_8c_a1c126854bb1813d31ab4776b21dcc51f}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!hdma\_adc1@{hdma\_adc1}}
\index{hdma\_adc1@{hdma\_adc1}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{hdma\_adc1}{hdma\_adc1}}
{\footnotesize\ttfamily D\+M\+A\+\_\+\+Handle\+Type\+Def hdma\+\_\+adc1}



Definition at line 29 of file adc.\+c.



Referenced by D\+M\+A2\+\_\+\+Stream0\+\_\+\+I\+R\+Q\+Handler(), and H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Msp\+Init().

\mbox{\Hypertarget{stm32f4xx__it_8c_a25fc663547539bc49fecc0011bd76ab5}\label{stm32f4xx__it_8c_a25fc663547539bc49fecc0011bd76ab5}} 
\index{stm32f4xx\_it.c@{stm32f4xx\_it.c}!htim1@{htim1}}
\index{htim1@{htim1}!stm32f4xx\_it.c@{stm32f4xx\_it.c}}
\doxysubsubsection{\texorpdfstring{htim1}{htim1}}
{\footnotesize\ttfamily T\+I\+M\+\_\+\+Handle\+Type\+Def htim1}



Definition at line 28 of file stm32f4xx\+\_\+hal\+\_\+timebase\+\_\+tim.\+c.



Referenced by H\+A\+L\+\_\+\+Init\+Tick(), H\+A\+L\+\_\+\+Resume\+Tick(), H\+A\+L\+\_\+\+Suspend\+Tick(), and T\+I\+M1\+\_\+\+U\+P\+\_\+\+T\+I\+M10\+\_\+\+I\+R\+Q\+Handler().

