---
schema-version: v1.2.3
id: IEEE1076.4-1995
title:
- content: IEEE Standard VITAL Application-Specific Integrated Circuit (ASIC) Modeling
    Specification
  format: text/plain
  type: main
link:
- content: https://ieeexplore.ieee.org/document/499105
  type: src
type: standard
docid:
- id: IEEE 1076.4-1995
  type: IEEE
  primary: true
- id: IEEE 1076.4â„¢-1995
  type: IEEE
  scope: trademark
  primary: true
- id: 978-0-7381-3063-7
  type: ISBN
- id: 10.1109/IEEESTD.1996.80811
  type: DOI
docnumber: IEEE 1076.4-1995
date:
- type: created
  value: '1996-05-17'
- type: published
  value: '2019-04-05'
- type: issued
  value: '1995-12-12'
contributor:
- organization:
    name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
    contact:
    - address:
        city: New York
        country: USA
  role:
  - type: publisher
revdate: '2019-04-05'
language:
- en
script:
- Latn
abstract:
- content: Superseded by 1076.4-2000. The VITAL (VHDL Initiative Towards ASIC Libraries)
    ASIC Modeling Specification is defined. It creates a methodology that promotes
    the development of highly accurate, efficient simulation models for ASIC (Application-Specific
    Integrated Circuit) components in VHDL.
  language:
  - en
  script:
  - Latn
  format: text/plain
copyright:
- owner:
  - name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
  from: '1996'
relation:
- type: obsoletedBy
  bibitem:
    id: IEEE1076.4-2000
    docid:
    - id: IEEE 1076.4-2000
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1076.4-2000
      format: text/plain
keyword:
- content: IEEE standards
- content: Application specific integrated circuits
- content: Hardware design languages
- content: Integrated circuit modeling
- content: Circuit simulation
- content: Simulation software
- content: ASIC
- content: computer languages
- content: constraints
- content: delay calculation
- content: HDL
- content: modeling
- content: SDF
- content: timing
- content: verilog
- content: VHDL
doctype: standard
editorialgroup:
  committee:
  - Design Automation of the IEEE Computer Society
ics:
- code: '35.060'
  text: Languages used in information technology
ext:
  schema-version: v1.0.0
  standard_status: Superseded
  pubstatus: Active
  holdstatus: Publish
