{
  "DESIGN_NAME": "top",
  "VERILOG_FILES": "dir::top.v",
  "VERILOG_FILES_BLACKBOX": [
    "dir::../TopLevel_oscillator.v",
    "dir::../OTA_2stage.v"
  ],
  "EXTRA_LEFS": [
    "dir::../TopLevel_oscillator.lef",
    "dir::../OTA_2stage.lef"
  ],
  "EXTRA_GDS_FILES": [
    "dir::../TopLevel_oscillator.gds",
    "dir::../OTA_2stage.gds"
  ],
  "CLOCK_TREE_SYNTH": false,
  "CLOCK_PORT": null,
  "DESIGN_IS_CORE": false,
  "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
  "FP_PDN_ENABLE_MACROS_GRID": true,
  "FP_PDN_MACRO_HOOKS": "osc0 VDD VSS VP GND, amp1 VDD VSS vdd vss",
  "VDD_NETS": "VDD",
  "GND_NETS": "VSS",
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 4500 4500",
  "PL_TARGET_DENSITY": 0.50,
  "SYNTH_BUFFERING": false,
  "PL_MACRO_CHANNEL": "100 100",
  "PL_MACRO_HALO": "50 50",
  "RSZ_DONT_TOUCH_RX": "osc_out, vout_opamp, vin1_opamp, vin2_opamp"
}
