{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757427736468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757427736468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  9 11:22:16 2025 " "Processing started: Tue Sep  9 11:22:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757427736468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427736468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zoom -c zoom " "Command: quartus_map --read_settings_files=on --write_settings_files=off zoom -c zoom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427736468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757427736618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757427736618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Found entity 1: vga_module" {  } { { "vga_module.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/vga_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757427740287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757427740287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_nova.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_nova.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_nova " "Found entity 1: ram_nova" {  } { { "ram_nova.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/ram_nova.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757427740288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757427740312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 control.v(55) " "Verilog HDL assignment warning at control.v(55): truncated value with size 32 to match size of target (17)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757427740313 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endereco_pixel control.v(53) " "Verilog HDL Always Construct warning at control.v(53): inferring latch(es) for variable \"endereco_pixel\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1757427740313 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[0\] control.v(53) " "Inferred latch for \"endereco_pixel\[0\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740313 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[1\] control.v(53) " "Inferred latch for \"endereco_pixel\[1\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740313 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[2\] control.v(53) " "Inferred latch for \"endereco_pixel\[2\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740313 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[3\] control.v(53) " "Inferred latch for \"endereco_pixel\[3\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740313 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[4\] control.v(53) " "Inferred latch for \"endereco_pixel\[4\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740313 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[5\] control.v(53) " "Inferred latch for \"endereco_pixel\[5\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740313 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[6\] control.v(53) " "Inferred latch for \"endereco_pixel\[6\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740313 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[7\] control.v(53) " "Inferred latch for \"endereco_pixel\[7\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740313 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[8\] control.v(53) " "Inferred latch for \"endereco_pixel\[8\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740314 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[9\] control.v(53) " "Inferred latch for \"endereco_pixel\[9\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740314 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[10\] control.v(53) " "Inferred latch for \"endereco_pixel\[10\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740314 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[11\] control.v(53) " "Inferred latch for \"endereco_pixel\[11\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740314 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[12\] control.v(53) " "Inferred latch for \"endereco_pixel\[12\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740314 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[13\] control.v(53) " "Inferred latch for \"endereco_pixel\[13\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740314 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[14\] control.v(53) " "Inferred latch for \"endereco_pixel\[14\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740314 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[15\] control.v(53) " "Inferred latch for \"endereco_pixel\[15\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740314 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_pixel\[16\] control.v(53) " "Inferred latch for \"endereco_pixel\[16\]\" at control.v(53)" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740314 "|control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_nova ram_nova:ram_instancia " "Elaborating entity \"ram_nova\" for hierarchy \"ram_nova:ram_instancia\"" {  } { { "control.v" "ram_instancia" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757427740320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_nova:ram_instancia\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_nova:ram_instancia\|altsyncram:altsyncram_component\"" {  } { { "ram_nova.v" "altsyncram_component" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/ram_nova.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757427740338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_nova:ram_instancia\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_nova:ram_instancia\|altsyncram:altsyncram_component\"" {  } { { "ram_nova.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/ram_nova.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757427740339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_nova:ram_instancia\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_nova:ram_instancia\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../memoria_davi.mif " "Parameter \"init_file\" = \"../memoria_davi.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757427740339 ""}  } { { "ram_nova.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/ram_nova.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757427740339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u4r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u4r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4r1 " "Found entity 1: altsyncram_u4r1" {  } { { "db/altsyncram_u4r1.tdf" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/db/altsyncram_u4r1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757427740367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u4r1 ram_nova:ram_instancia\|altsyncram:altsyncram_component\|altsyncram_u4r1:auto_generated " "Elaborating entity \"altsyncram_u4r1\" for hierarchy \"ram_nova:ram_instancia\|altsyncram:altsyncram_component\|altsyncram_u4r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757427740367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757427740388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma ram_nova:ram_instancia\|altsyncram:altsyncram_component\|altsyncram_u4r1:auto_generated\|decode_nma:decode3 " "Elaborating entity \"decode_nma\" for hierarchy \"ram_nova:ram_instancia\|altsyncram:altsyncram_component\|altsyncram_u4r1:auto_generated\|decode_nma:decode3\"" {  } { { "db/altsyncram_u4r1.tdf" "decode3" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/db/altsyncram_u4r1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757427740388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757427740408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427740408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ram_nova:ram_instancia\|altsyncram:altsyncram_component\|altsyncram_u4r1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"ram_nova:ram_instancia\|altsyncram:altsyncram_component\|altsyncram_u4r1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_u4r1.tdf" "mux2" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/db/altsyncram_u4r1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757427740408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_module vga_module:vga_module_inst " "Elaborating entity \"vga_module\" for hierarchy \"vga_module:vga_module_inst\"" {  } { { "control.v" "vga_module_inst" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757427740411 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endereco_pixel\[0\] " "Latch endereco_pixel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_module:vga_module_inst\|h_counter\[0\] " "Ports D and ENA on the latch are fed by the same signal vga_module:vga_module_inst\|h_counter\[0\]" {  } { { "vga_module.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/vga_module.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1757427740736 ""}  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1757427740736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endereco_pixel\[1\] " "Latch endereco_pixel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_module:vga_module_inst\|h_counter\[1\] " "Ports D and ENA on the latch are fed by the same signal vga_module:vga_module_inst\|h_counter\[1\]" {  } { { "vga_module.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/vga_module.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1757427740736 ""}  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1757427740736 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "control.v" "" { Text "/home/aluno/Downloads/Zoom-FPGA-imagemNaMemoria/control.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757427740776 "|control|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1757427740776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757427740832 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757427740994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757427741084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757427741084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "307 " "Implemented 307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757427741115 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757427741115 ""} { "Info" "ICUT_CUT_TM_LCELLS" "197 " "Implemented 197 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757427741115 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1757427741115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757427741115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757427741119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  9 11:22:21 2025 " "Processing ended: Tue Sep  9 11:22:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757427741119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757427741119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757427741119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757427741119 ""}
