[04/20 14:37:06      0s] 
[04/20 14:37:06      0s] Cadence Innovus(TM) Implementation System.
[04/20 14:37:06      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/20 14:37:06      0s] 
[04/20 14:37:06      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[04/20 14:37:06      0s] Options:	-files inv.tcl 
[04/20 14:37:06      0s] Date:		Sun Apr 20 14:37:06 2025
[04/20 14:37:06      0s] Host:		linux10.cse.cuhk.edu.hk (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2630 v2 @ 2.60GHz 15360KB)
[04/20 14:37:06      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/20 14:37:06      0s] 
[04/20 14:37:06      0s] License:
[04/20 14:37:06      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[04/20 14:37:06      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/20 14:39:47     28s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/20 14:39:47     28s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[04/20 14:39:47     28s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/20 14:39:47     28s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[04/20 14:39:47     28s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[04/20 14:39:47     28s] @(#)CDS: CPE v20.14-s080
[04/20 14:39:47     28s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/20 14:39:47     28s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[04/20 14:39:47     28s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/20 14:39:47     28s] @(#)CDS: RCDB 11.15.0
[04/20 14:39:47     28s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[04/20 14:39:48     28s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6990_linux10.cse.cuhk.edu.hk_chyu2_HT6sQc.

[04/20 14:39:48     28s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[04/20 14:40:19     33s] 
[04/20 14:40:19     33s] **INFO:  MMMC transition support version v31-84 
[04/20 14:40:19     33s] 
[04/20 14:40:19     33s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/20 14:40:20     33s] <CMD> suppressMessage ENCEXT-2799
[04/20 14:40:23     33s] Sourcing file "inv.tcl" ...
[04/20 14:40:23     33s] <CMD> setMultiCpuUsage -localCpu 8
[04/20 14:40:23     33s] <CMD> set init_verilog cla4_synth.v
[04/20 14:40:23     33s] <CMD> set init_top_cell cla4
[04/20 14:40:23     33s] <CMD> set init_lef_file FreePDK45/gscl45nm.lef
[04/20 14:40:23     33s] <CMD> set init_pwr_net vdd
[04/20 14:40:23     33s] <CMD> set init_gnd_net gnd
[04/20 14:40:23     33s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:40:23     33s] <CMD> floorPlan -r 1.0 1.00 4.0 4.0 4.0 4.0
[04/20 14:40:23     33s] **ERROR: Design must be in memory before running "floorPlan"
[04/20 14:40:24     33s] **ERROR: (IMPSYT-6692):	Invalid return code while executing 'inv.tcl' was returned and script processing was stopped. Review the following error in 'inv.tcl' then restart.
[04/20 14:40:24     33s] **ERROR: (IMPSYT-6693):	Error message: inv.tcl: Design must be in memory before running "floorPlan".
[04/20 14:40:25     33s] <CMD> win
[04/20 14:41:19     39s] <CMD> set init_verilog cla4_synth.v
[04/20 14:41:19     39s] <CMD> set init_top_cell cla4
[04/20 14:41:19     39s] <CMD> set init_lef_file FreePDK45/gscl45nm.lef
[04/20 14:41:19     39s] <CMD> set init_pwr_net vdd
[04/20 14:41:19     39s] <CMD> set init_gnd_net gnd
[04/20 14:41:19     39s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:43:39     63s] invalid command name "init_designs"
[04/20 14:43:45     64s] <CMD> init_design
[04/20 14:43:47     65s] #% Begin Load MMMC data ... (date=04/20 14:43:47, mem=177.9M)
[04/20 14:43:48     65s] #% End Load MMMC data ... (date=04/20 14:43:48, total cpu=0:00:00.1, real=0:00:01.0, peak res=185.6M, current mem=185.6M)
[04/20 14:43:48     65s] 
[04/20 14:43:48     65s] Loading LEF file FreePDK45/gscl45nm.lef ...
[04/20 14:43:49     65s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
[04/20 14:43:49     65s] Set DBUPerIGU to M2 pitch 380.
[04/20 14:43:49     65s] 
[04/20 14:43:49     65s] viaInitial starts at Sun Apr 20 14:43:49 2025
viaInitial ends at Sun Apr 20 14:43:49 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/20 14:43:49     65s] Loading view definition file from mmmc.tcl
[04/20 14:43:50     65s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[04/20 14:43:52     65s] Reading libs_typical timing library /data/d0/y22/chyu2/ceng4120/25hw3/FreePDK45/gscl45nm.lib.
[04/20 14:43:52     65s] Read 31 cells in library gscl45nm.
[04/20 14:43:52     65s] Library reading multithread flow ended.
[04/20 14:43:54     66s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:05.0, peak res=185.6M, current mem=159.3M)
[04/20 14:43:54     66s] *** End library_loading (cpu=0.01min, real=0.08min, mem=42.5M, fe_cpu=1.10min, fe_real=6.80min, fe_mem=933.7M) ***
[04/20 14:43:54     66s] #% Begin Load netlist data ... (date=04/20 14:43:54, mem=159.5M)
[04/20 14:43:54     66s] *** Begin netlist parsing (mem=933.7M) ***
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
[04/20 14:43:54     66s] Type 'man IMPVL-159' for more detail.
[04/20 14:43:54     66s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/20 14:43:54     66s] To increase the message display limit, refer to the product command reference manual.
[04/20 14:43:54     66s] Created 31 new cells from 1 timing libraries.
[04/20 14:43:54     66s] Reading netlist ...
[04/20 14:43:54     66s] Backslashed names will retain backslash and a trailing blank character.
[04/20 14:43:54     66s] Reading verilog netlist 'cla4_synth.v'
[04/20 14:43:54     66s] 
[04/20 14:43:54     66s] *** Memory Usage v#1 (Current mem = 933.652M, initial mem = 284.219M) ***
[04/20 14:43:54     66s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=933.7M) ***
[04/20 14:43:54     66s] #% End Load netlist data ... (date=04/20 14:43:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=161.2M, current mem=161.2M)
[04/20 14:43:54     66s] Set top cell to cla4.
[04/20 14:44:02     66s] Hooked 31 DB cells to tlib cells.
[04/20 14:44:02     66s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=166.0M, current mem=166.0M)
[04/20 14:44:02     66s] Starting recursive module instantiation check.
[04/20 14:44:02     66s] No recursion found.
[04/20 14:44:02     66s] Building hierarchical netlist for Cell cla4 ...
[04/20 14:44:03     66s] *** Netlist is unique.
[04/20 14:44:03     66s] Set DBUPerIGU to techSite CoreSite width 760.
[04/20 14:44:03     66s] Setting Std. cell height to 4940 DBU (smallest netlist inst).
[04/20 14:44:03     66s] ** info: there are 46 modules.
[04/20 14:44:03     66s] ** info: there are 49 stdCell insts.
[04/20 14:44:04     66s] 
[04/20 14:44:04     66s] *** Memory Usage v#1 (Current mem = 951.066M, initial mem = 284.219M) ***
[04/20 14:44:05     66s] Horizontal Layer M1 offset = 190 (guessed)
[04/20 14:44:05     66s] Vertical Layer M2 offset = 190 (guessed)
[04/20 14:44:05     66s] Suggestion: specify LAYER OFFSET in LEF file
[04/20 14:44:05     66s] Reason: hard to extract LAYER OFFSET from standard cells
[04/20 14:44:05     66s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[04/20 14:44:05     66s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[04/20 14:44:05     66s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[04/20 14:44:05     66s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[04/20 14:44:05     66s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[04/20 14:44:05     66s] Set Default Net Delay as 1000 ps.
[04/20 14:44:05     66s] Set Default Net Load as 0.5 pF. 
[04/20 14:44:05     66s] Set Default Input Pin Transition as 0.1 ps.
[04/20 14:44:25     69s] Extraction setup Started 
[04/20 14:44:26     69s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/20 14:44:26     69s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:44:26     69s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:44:26     69s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:44:26     69s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:44:26     69s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:44:26     69s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:44:26     69s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:44:26     69s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:44:26     69s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:44:26     69s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/20 14:44:26     69s] Type 'man IMPEXT-2773' for more detail.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:44:26     69s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/20 14:44:26     69s] Summary of Active RC-Corners : 
[04/20 14:44:26     69s]  
[04/20 14:44:26     69s]  Analysis View: analysis_default
[04/20 14:44:26     69s]     RC-Corner Name        : default_rc_corner
[04/20 14:44:26     69s]     RC-Corner Index       : 0
[04/20 14:44:26     69s]     RC-Corner Temperature : 25 Celsius
[04/20 14:44:26     69s]     RC-Corner Cap Table   : ''
[04/20 14:44:26     69s]     RC-Corner PreRoute Res Factor         : 1
[04/20 14:44:26     69s]     RC-Corner PreRoute Cap Factor         : 1
[04/20 14:44:26     69s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/20 14:44:26     69s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/20 14:44:26     69s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/20 14:44:26     69s]     RC-Corner PreRoute Clock Res Factor   : 1
[04/20 14:44:26     69s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/20 14:44:26     69s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/20 14:44:26     69s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/20 14:44:26     69s] LayerId::1 widthSet size::1
[04/20 14:44:26     69s] LayerId::2 widthSet size::1
[04/20 14:44:26     69s] LayerId::3 widthSet size::1
[04/20 14:44:26     69s] LayerId::4 widthSet size::1
[04/20 14:44:26     69s] LayerId::5 widthSet size::1
[04/20 14:44:26     69s] LayerId::6 widthSet size::1
[04/20 14:44:26     69s] LayerId::7 widthSet size::1
[04/20 14:44:26     69s] LayerId::8 widthSet size::1
[04/20 14:44:26     69s] LayerId::9 widthSet size::1
[04/20 14:44:26     69s] LayerId::10 widthSet size::1
[04/20 14:44:26     69s] Updating RC grid for preRoute extraction ...
[04/20 14:44:26     69s] eee: pegSigSF::1.070000
[04/20 14:44:26     69s] Initializing multi-corner resistance tables ...
[04/20 14:44:27     69s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:44:27     69s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:44:27     69s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:44:27     69s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:44:27     69s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:44:27     69s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:44:27     69s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:44:27     69s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:44:27     69s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:44:27     69s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/20 14:44:28     69s] **Info: Trial Route has Max Route Layer 15/10.
[04/20 14:44:28     69s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/20 14:44:28     69s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[04/20 14:44:28     69s] *Info: initialize multi-corner CTS.
[04/20 14:44:31     70s] Ending "SetAnalysisView" (total cpu=0:00:00.4, real=0:00:03.0, peak res=255.2M, current mem=135.9M)
[04/20 14:44:37     70s] Reading timing constraints file 'cla4_synth.sdc' ...
[04/20 14:44:41     70s] Current (total cpu=0:01:11, real=0:07:35, peak res=255.2M, current mem=229.0M)
[04/20 14:44:47     71s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File cla4_synth.sdc, Line 8).
[04/20 14:44:47     71s] 
[04/20 14:44:47     71s] INFO (CTE): Reading of timing constraints file cla4_synth.sdc completed, with 1 WARNING
[04/20 14:44:54     71s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:13.0, peak res=229.5M, current mem=229.5M)
[04/20 14:44:54     71s] Current (total cpu=0:01:11, real=0:07:48, peak res=255.2M, current mem=229.5M)
[04/20 14:44:55     71s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/20 14:44:55     71s] 
[04/20 14:44:55     71s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/20 14:44:55     71s] Summary for sequential cells identification: 
[04/20 14:44:55     71s]   Identified SBFF number: 3
[04/20 14:44:55     71s]   Identified MBFF number: 0
[04/20 14:44:55     71s]   Identified SB Latch number: 0
[04/20 14:44:55     71s]   Identified MB Latch number: 0
[04/20 14:44:55     71s]   Not identified SBFF number: 0
[04/20 14:44:55     71s]   Not identified MBFF number: 0
[04/20 14:44:55     71s]   Not identified SB Latch number: 0
[04/20 14:44:55     71s]   Not identified MB Latch number: 0
[04/20 14:44:55     71s]   Number of sequential cells which are not FFs: 1
[04/20 14:44:55     71s] Total number of combinational cells: 25
[04/20 14:44:55     71s] Total number of sequential cells: 4
[04/20 14:44:55     71s] Total number of tristate cells: 2
[04/20 14:44:55     71s] Total number of level shifter cells: 0
[04/20 14:44:55     71s] Total number of power gating cells: 0
[04/20 14:44:55     71s] Total number of isolation cells: 0
[04/20 14:44:55     71s] Total number of power switch cells: 0
[04/20 14:44:55     71s] Total number of pulse generator cells: 0
[04/20 14:44:55     71s] Total number of always on buffers: 0
[04/20 14:44:55     71s] Total number of retention cells: 0
[04/20 14:44:55     71s] List of usable buffers: BUFX2 BUFX4
[04/20 14:44:55     71s] Total number of usable buffers: 2
[04/20 14:44:55     71s] List of unusable buffers:
[04/20 14:44:55     71s] Total number of unusable buffers: 0
[04/20 14:44:55     71s] List of usable inverters: INVX2 INVX1 INVX4 INVX8
[04/20 14:44:55     71s] Total number of usable inverters: 4
[04/20 14:44:55     71s] List of unusable inverters:
[04/20 14:44:55     71s] Total number of unusable inverters: 0
[04/20 14:44:55     71s] List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
[04/20 14:44:55     71s] Total number of identified usable delay cells: 3
[04/20 14:44:55     71s] List of identified unusable delay cells:
[04/20 14:44:55     71s] Total number of identified unusable delay cells: 0
[04/20 14:44:55     71s] 
[04/20 14:44:55     71s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/20 14:44:55     71s] 
[04/20 14:44:55     71s] TimeStamp Deleting Cell Server Begin ...
[04/20 14:44:55     71s] 
[04/20 14:44:55     71s] TimeStamp Deleting Cell Server End ...
[04/20 14:44:56     71s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=229.5M, current mem=208.5M)
[04/20 14:44:56     71s] 
[04/20 14:44:56     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/20 14:44:56     71s] Summary for sequential cells identification: 
[04/20 14:44:56     71s]   Identified SBFF number: 3
[04/20 14:44:56     71s]   Identified MBFF number: 0
[04/20 14:44:56     71s]   Identified SB Latch number: 0
[04/20 14:44:56     71s]   Identified MB Latch number: 0
[04/20 14:44:56     71s]   Not identified SBFF number: 0
[04/20 14:44:56     71s]   Not identified MBFF number: 0
[04/20 14:44:56     71s]   Not identified SB Latch number: 0
[04/20 14:44:56     71s]   Not identified MB Latch number: 0
[04/20 14:44:56     71s]   Number of sequential cells which are not FFs: 1
[04/20 14:44:56     71s]  Visiting view : analysis_default
[04/20 14:44:56     71s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = 0
[04/20 14:44:56     71s]    : PowerDomain = none : Weighted F : unweighted  = 2.30 (1.000) with rcCorner = -1
[04/20 14:44:56     71s]  Visiting view : analysis_default
[04/20 14:44:56     71s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = 0
[04/20 14:44:56     71s]    : PowerDomain = none : Weighted F : unweighted  = 2.30 (1.000) with rcCorner = -1
[04/20 14:44:56     71s] TLC MultiMap info (StdDelay):
[04/20 14:44:56     71s]   : delay_default + libs_typical + 1 + no RcCorner := 2.3ps
[04/20 14:44:56     71s]   : delay_default + libs_typical + 1 + default_rc_corner := 46.1ps
[04/20 14:44:56     71s]  Setting StdDelay to: 46.1ps
[04/20 14:44:56     71s] 
[04/20 14:44:56     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/20 14:45:00     71s] 
[04/20 14:45:00     71s] *** Summary of all messages that are not suppressed in this session:
[04/20 14:45:00     71s] Severity  ID               Count  Summary                                  
[04/20 14:45:00     71s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[04/20 14:45:00     71s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/20 14:45:00     71s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/20 14:45:00     71s] WARNING   IMPVL-159           62  Pin '%s' of cell '%s' is defined in LEF ...
[04/20 14:45:00     71s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/20 14:45:00     71s] *** Message Summary: 84 warning(s), 0 error(s)
[04/20 14:45:00     71s] 
[04/20 14:46:15     79s] <CMD> setMultiCpuUsage -localCpu 8
[04/20 14:46:15     79s] <CMD> set init_verilog cla4_synth.v
[04/20 14:46:15     79s] <CMD> set init_top_cell cla4
[04/20 14:46:15     79s] <CMD> set init_lef_file FreePDK45/gscl45nm.lef
[04/20 14:46:15     79s] <CMD> set init_pwr_net vdd
[04/20 14:46:15     79s] <CMD> set init_gnd_net gnd
[04/20 14:46:15     79s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:46:15     79s] <CMD> init_design
[04/20 14:46:16     79s] **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

[04/20 14:46:51     81s] <CMD> setMultiCpuUsage -localCpu 8
[04/20 14:46:51     81s] <CMD> set init_verilog cla4_synth.v
[04/20 14:46:51     81s] <CMD> set init_top_cell cla4
[04/20 14:46:51     81s] <CMD> set init_lef_file FreePDK45/gscl45nm.lef
[04/20 14:46:51     81s] <CMD> set init_pwr_net vdd
[04/20 14:46:51     81s] <CMD> set init_gnd_net gnd
[04/20 14:46:51     81s] <CMD> set init_mmmc_file mmmc.tcl
[04/20 14:46:52     81s] <CMD> floorPlan -r 1.0 1.00 4.0 4.0 4.0 4.0
[04/20 14:46:54     81s] Horizontal Layer M1 offset = 190 (guessed)
[04/20 14:46:54     81s] Vertical Layer M2 offset = 190 (guessed)
[04/20 14:46:54     81s] Suggestion: specify LAYER OFFSET in LEF file
[04/20 14:46:54     81s] Reason: hard to extract LAYER OFFSET from standard cells
[04/20 14:46:54     81s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[04/20 14:46:54     81s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[04/20 14:46:54     81s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[04/20 14:46:54     81s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[04/20 14:46:54     81s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[04/20 14:46:54     81s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/20 14:46:56     81s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -inst *
[04/20 14:46:56     81s] <CMD> globalNetConnect gnd -type pgpin -pin gnd -inst *
[04/20 14:46:56     81s] <CMD> sroute -nets {vdd gnd}
[04/20 14:46:56     81s] #% Begin sroute (date=04/20 14:46:56, mem=136.6M)
[04/20 14:46:58     82s] *** Begin SPECIAL ROUTE on Sun Apr 20 14:46:58 2025 ***
[04/20 14:46:58     82s] SPECIAL ROUTE ran on directory: /data/d0/y22/chyu2/ceng4120/25hw3
[04/20 14:46:58     82s] SPECIAL ROUTE ran on machine: linux10.cse.cuhk.edu.hk (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 1.73Ghz)
[04/20 14:46:58     82s] 
[04/20 14:46:58     82s] Begin option processing ...
[04/20 14:46:58     82s] srouteConnectPowerBump set to false
[04/20 14:46:58     82s] routeSelectNet set to "vdd gnd"
[04/20 14:46:58     82s] routeSpecial set to true
[04/20 14:46:58     82s] srouteConnectConverterPin set to false
[04/20 14:46:58     82s] srouteFollowCorePinEnd set to 3
[04/20 14:46:58     82s] srouteJogControl set to "preferWithChanges differentLayer"
[04/20 14:46:58     82s] sroutePadPinAllPorts set to true
[04/20 14:46:58     82s] sroutePreserveExistingRoutes set to true
[04/20 14:46:58     82s] srouteRoutePowerBarPortOnBothDir set to true
[04/20 14:46:58     82s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2444.00 megs.
[04/20 14:46:58     82s] 
[04/20 14:46:58     82s] Reading DB technology information...
[04/20 14:46:58     82s] Finished reading DB technology information.
[04/20 14:46:58     82s] Reading floorplan and netlist information...
[04/20 14:46:58     82s] Finished reading floorplan and netlist information.
[04/20 14:46:58     82s] Read in 21 layers, 10 routing layers, 1 overlap layer
[04/20 14:46:58     82s] Read in 33 macros, 4 used
[04/20 14:46:58     82s] Read in 4 components
[04/20 14:46:58     82s]   4 core components: 4 unplaced, 0 placed, 0 fixed
[04/20 14:46:58     82s] Read in 15 logical pins
[04/20 14:46:58     82s] Read in 15 nets
[04/20 14:46:58     82s] Read in 2 special nets
[04/20 14:46:58     82s] Read in 8 terminals
[04/20 14:46:58     82s] 2 nets selected.
[04/20 14:46:58     82s] 
[04/20 14:46:58     82s] Begin power routing ...
[04/20 14:46:59     82s] #create default rule from bind_ndr_rule rule=0x7f2082ba0ed0 0x7f20811b4018
[04/20 14:47:00     82s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[04/20 14:47:01     82s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/20 14:47:01     82s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/20 14:47:01     82s] Type 'man IMPSR-1256' for more detail.
[04/20 14:47:01     82s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/20 14:47:01     82s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/20 14:47:01     82s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/20 14:47:01     82s] Type 'man IMPSR-1256' for more detail.
[04/20 14:47:01     82s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/20 14:47:02     82s] CPU time for FollowPin 0 seconds
[04/20 14:47:02     82s] CPU time for FollowPin 0 seconds
[04/20 14:47:02     82s]   Number of IO ports routed: 0
[04/20 14:47:02     82s]   Number of Block ports routed: 0
[04/20 14:47:02     82s]   Number of Stripe ports routed: 0
[04/20 14:47:02     82s]   Number of Core ports routed: 0  open: 14
[04/20 14:47:02     82s]   Number of Pad ports routed: 0
[04/20 14:47:02     82s]   Number of Power Bump ports routed: 0
[04/20 14:47:02     82s]   Number of Followpin connections: 7
[04/20 14:47:02     82s] End power routing: cpu: 0:00:00, real: 0:00:04, peak: 2492.00 megs.
[04/20 14:47:02     82s] 
[04/20 14:47:02     82s] 
[04/20 14:47:02     82s] 
[04/20 14:47:02     82s]  Begin updating DB with routing results ...
[04/20 14:47:02     82s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/20 14:47:02     82s] Pin and blockage extraction finished
[04/20 14:47:02     82s] 
[04/20 14:47:02     82s] sroute created 7 wires.
[04/20 14:47:02     82s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/20 14:47:02     82s] +--------+----------------+----------------+
[04/20 14:47:02     82s] |  Layer |     Created    |     Deleted    |
[04/20 14:47:02     82s] +--------+----------------+----------------+
[04/20 14:47:02     82s] | metal1 |        7       |       NA       |
[04/20 14:47:02     82s] +--------+----------------+----------------+
[04/20 14:47:02     82s] #% End sroute (date=04/20 14:47:02, total cpu=0:00:00.5, real=0:00:06.0, peak res=151.4M, current mem=151.4M)
[04/20 14:47:02     82s] <CMD> addRing -center 1 -spacing 0.5 -width 0.5 -layer {top 3 bottom 3 left 4 right 4} -nets {gnd vdd}
[04/20 14:47:02     82s] #% Begin addRing (date=04/20 14:47:02, mem=151.4M)
[04/20 14:47:02     82s] 
[04/20 14:47:02     82s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1264.8M)
[04/20 14:47:02     82s] Ring generation is complete.
[04/20 14:47:02     82s] vias are now being generated.
[04/20 14:47:02     82s] addRing created 8 wires.
[04/20 14:47:02     82s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/20 14:47:02     82s] +--------+----------------+----------------+
[04/20 14:47:02     82s] |  Layer |     Created    |     Deleted    |
[04/20 14:47:02     82s] +--------+----------------+----------------+
[04/20 14:47:02     82s] | metal3 |        4       |       NA       |
[04/20 14:47:02     82s] |  via3  |        8       |        0       |
[04/20 14:47:02     82s] | metal4 |        4       |       NA       |
[04/20 14:47:02     82s] +--------+----------------+----------------+
[04/20 14:47:02     82s] #% End addRing (date=04/20 14:47:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=154.0M, current mem=154.0M)
[04/20 14:47:02     82s] <CMD> addStripe -nets {vdd gnd} -layer 4 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[04/20 14:47:03     82s] #% Begin addStripe (date=04/20 14:47:02, mem=154.0M)
[04/20 14:47:03     82s] 
[04/20 14:47:03     82s] Initialize fgc environment(mem: 1264.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1264.8M)
[04/20 14:47:03     82s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1264.8M)
[04/20 14:47:03     82s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1264.8M)
[04/20 14:47:03     82s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1264.8M)
[04/20 14:47:03     82s] Starting stripe generation ...
[04/20 14:47:03     82s] Non-Default Mode Option Settings :
[04/20 14:47:03     82s]   NONE
[04/20 14:47:03     82s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:47:06     82s] Stripe generation is complete.
[04/20 14:47:06     82s] vias are now being generated.
[04/20 14:47:06     82s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:47:12     83s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:47:16     83s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:47:23     83s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:47:28     84s] addStripe created 7 wires.
[04/20 14:47:28     84s] ViaGen created 89 vias, deleted 0 via to avoid violation.
[04/20 14:47:28     84s] +--------+----------------+----------------+
[04/20 14:47:28     84s] |  Layer |     Created    |     Deleted    |
[04/20 14:47:28     84s] +--------+----------------+----------------+
[04/20 14:47:28     84s] |  via1  |       25       |        0       |
[04/20 14:47:28     84s] |  via2  |       25       |        0       |
[04/20 14:47:28     84s] |  via3  |       39       |        0       |
[04/20 14:47:28     84s] | metal4 |        7       |       NA       |
[04/20 14:47:28     84s] +--------+----------------+----------------+
[04/20 14:47:28     84s] #% End addStripe (date=04/20 14:47:28, total cpu=0:00:01.7, real=0:00:26.0, peak res=154.0M, current mem=151.0M)
[04/20 14:47:28     84s] <CMD> addStripe -nets {vdd gnd} -layer 3 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[04/20 14:47:28     84s] #% Begin addStripe (date=04/20 14:47:28, mem=151.0M)
[04/20 14:47:28     84s] 
[04/20 14:47:28     84s] Initialize fgc environment(mem: 1264.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1264.8M)
[04/20 14:47:28     84s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1264.8M)
[04/20 14:47:28     84s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1264.8M)
[04/20 14:47:28     84s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1264.8M)
[04/20 14:47:28     84s] Starting stripe generation ...
[04/20 14:47:28     84s] Non-Default Mode Option Settings :
[04/20 14:47:28     84s]   NONE
[04/20 14:47:28     84s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:47:30     84s] Stripe generation is complete.
[04/20 14:47:30     84s] vias are now being generated.
[04/20 14:47:30     84s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:47:35     84s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:47:35     84s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 6.59) (21.66, 6.72).
[04/20 14:47:35     84s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 6.59) (21.66, 6.72).
[04/20 14:47:40     85s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:47:40     85s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 11.52) (21.66, 11.65).
[04/20 14:47:40     85s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 11.52) (21.66, 11.65).
[04/20 14:47:44     85s] Multi-CPU acceleration using 8 CPU(s).
[04/20 14:47:44     85s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 16.47) (21.66, 16.59).
[04/20 14:47:44     85s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal3 & metal1 at (4.18, 16.47) (21.66, 16.59).
[04/20 14:47:48     85s] addStripe created 6 wires.
[04/20 14:47:48     85s] ViaGen created 33 vias, deleted 9 vias to avoid violation.
[04/20 14:47:48     85s] +--------+----------------+----------------+
[04/20 14:47:48     85s] |  Layer |     Created    |     Deleted    |
[04/20 14:47:48     85s] +--------+----------------+----------------+
[04/20 14:47:48     85s] | metal3 |        6       |       NA       |
[04/20 14:47:48     85s] |  via3  |       33       |        9       |
[04/20 14:47:48     85s] +--------+----------------+----------------+
[04/20 14:47:48     85s] #% End addStripe (date=04/20 14:47:48, total cpu=0:00:01.4, real=0:00:20.0, peak res=151.0M, current mem=149.8M)
[04/20 14:47:48     85s] <CMD> place_design
[04/20 14:47:50     85s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 29, percentage of missing scan cell = 0.00% (0 / 29)
[04/20 14:47:59     86s] ### Time Record (colorize_geometry) is installed.
[04/20 14:47:59     86s] #Start colorize_geometry on Sun Apr 20 14:47:59 2025
[04/20 14:47:59     86s] #
[04/20 14:47:59     86s] ### Time Record (Pre Callback) is installed.
[04/20 14:48:00     86s] ### Time Record (Pre Callback) is uninstalled.
[04/20 14:48:00     86s] ### Time Record (DB Import) is installed.
[04/20 14:48:00     86s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[04/20 14:48:00     86s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[04/20 14:48:00     86s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[04/20 14:48:00     86s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[04/20 14:48:00     86s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1080326978 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[04/20 14:48:00     86s] ### Time Record (DB Import) is uninstalled.
[04/20 14:48:00     86s] ### Time Record (DB Export) is installed.
[04/20 14:48:01     86s] Extracting standard cell pins and blockage ...... 
[04/20 14:48:01     86s] Pin and blockage extraction finished
[04/20 14:48:01     86s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1080326978 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[04/20 14:48:01     86s] ### Time Record (DB Export) is uninstalled.
[04/20 14:48:01     86s] ### Time Record (Post Callback) is installed.
[04/20 14:48:01     86s] ### Time Record (Post Callback) is uninstalled.
[04/20 14:48:01     86s] #
[04/20 14:48:01     86s] #colorize_geometry statistics:
[04/20 14:48:01     86s] #Cpu time = 00:00:00
[04/20 14:48:01     86s] #Elapsed time = 00:00:02
[04/20 14:48:01     86s] #Increased memory = 0.69 (MB)
[04/20 14:48:01     86s] #Total memory = 226.61 (MB)
[04/20 14:48:01     86s] #Peak memory = 257.34 (MB)
[04/20 14:48:01     86s] #Number of warnings = 4
[04/20 14:48:01     86s] #Total number of warnings = 4
[04/20 14:48:01     86s] #Number of fails = 0
[04/20 14:48:01     86s] #Total number of fails = 0
[04/20 14:48:01     86s] #Complete colorize_geometry on Sun Apr 20 14:48:01 2025
[04/20 14:48:01     86s] #
[04/20 14:48:01     86s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[04/20 14:48:01     86s] ### Time Record (colorize_geometry) is uninstalled.
[04/20 14:48:01     86s] ### 
[04/20 14:48:01     86s] ###   Scalability Statistics
[04/20 14:48:01     86s] ### 
[04/20 14:48:01     86s] ### ------------------------+----------------+----------------+----------------+
[04/20 14:48:01     86s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/20 14:48:01     86s] ### ------------------------+----------------+----------------+----------------+
[04/20 14:48:01     86s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/20 14:48:01     86s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/20 14:48:01     86s] ###   DB Import             |        00:00:00|        00:00:01|             1.0|
[04/20 14:48:01     86s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/20 14:48:01     86s] ###   Entire Command        |        00:00:00|        00:00:02|             0.0|
[04/20 14:48:01     86s] ### ------------------------+----------------+----------------+----------------+
[04/20 14:48:01     86s] ### 
[04/20 14:48:02     86s] *** Starting placeDesign default flow ***
[04/20 14:48:04     86s] **Info: Trial Route has Max Route Layer 15/10.
[04/20 14:48:04     86s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=1232.8M
[04/20 14:48:04     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=1232.8M
[04/20 14:48:04     86s] *** Start deleteBufferTree ***
[04/20 14:48:08     87s] Multithreaded Timing Analysis is initialized with 8 threads
[04/20 14:48:08     87s] 
[04/20 14:48:09     87s] Info: Detect buffers to remove automatically.
[04/20 14:48:09     87s] Analyzing netlist ...
[04/20 14:48:09     87s] Updating netlist
[04/20 14:48:09     87s] 
[04/20 14:48:10     87s] *summary: 0 instances (buffers/inverters) removed
[04/20 14:48:10     87s] *** Finish deleteBufferTree (0:00:00.7) ***
[04/20 14:48:10     87s] 
[04/20 14:48:10     87s] TimeStamp Deleting Cell Server Begin ...
[04/20 14:48:10     87s] 
[04/20 14:48:10     87s] TimeStamp Deleting Cell Server End ...
[04/20 14:48:13     87s] **INFO: Enable pre-place timing setting for timing analysis
[04/20 14:48:13     87s] Set Using Default Delay Limit as 101.
[04/20 14:48:13     87s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/20 14:48:14     87s] Set Default Net Delay as 0 ps.
[04/20 14:48:14     87s] Set Default Net Load as 0 pF. 
[04/20 14:48:16     87s] **INFO: Analyzing IO path groups for slack adjustment
[04/20 14:48:20     88s] Effort level <high> specified for reg2reg_tmp.6990 path_group
[04/20 14:48:27     88s] AAE DB initialization (MEM=1282.12 CPU=0:00:00.1 REAL=0:00:01.0) 
[04/20 14:48:27     88s] #################################################################################
[04/20 14:48:27     88s] # Design Stage: PreRoute
[04/20 14:48:27     88s] # Design Name: cla4
[04/20 14:48:27     88s] # Design Mode: 90nm
[04/20 14:48:27     88s] # Analysis Mode: MMMC Non-OCV 
[04/20 14:48:27     88s] # Parasitics Mode: No SPEF/RCDB 
[04/20 14:48:27     88s] # Signoff Settings: SI Off 
[04/20 14:48:27     88s] #################################################################################
[04/20 14:48:28     88s] Topological Sorting (REAL = 0:00:00.0, MEM = 1290.1M, InitMEM = 1290.1M)
[04/20 14:48:29     88s] Calculate delays in Single mode...
[04/20 14:48:29     88s] Start delay calculation (fullDC) (8 T). (MEM=1290.12)
[04/20 14:48:31     88s] siFlow : Timing analysis mode is single, using late cdB files
[04/20 14:48:31     88s] Start AAE Lib Loading. (MEM=1301.64)
[04/20 14:48:31     88s] End AAE Lib Loading. (MEM=1320.71 CPU=0:00:00.0 Real=0:00:00.0)
[04/20 14:48:32     88s] End AAE Lib Interpolated Model. (MEM=1320.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:48:34     89s] First Iteration Infinite Tw... 
[04/20 14:48:37     89s] Total number of fetched objects 59
[04/20 14:48:38     90s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[04/20 14:48:38     90s] End delay calculation. (MEM=1714.74 CPU=0:00:00.3 REAL=0:00:02.0)
[04/20 14:48:41     90s] End delay calculation (fullDC). (MEM=1652.59 CPU=0:00:01.6 REAL=0:00:12.0)
[04/20 14:48:41     90s] *** CDM Built up (cpu=0:00:01.7  real=0:00:14.0  mem= 1652.6M) ***
[04/20 14:48:44     90s] **INFO: Disable pre-place timing setting for timing analysis
[04/20 14:48:45     90s] Set Using Default Delay Limit as 1000.
[04/20 14:48:45     90s] Set Default Net Delay as 1000 ps.
[04/20 14:48:45     90s] Set Default Net Load as 0.5 pF. 
[04/20 14:48:45     90s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/20 14:48:46     90s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1643.1M
[04/20 14:48:46     90s] Deleted 0 physical inst  (cell - / prefix -).
[04/20 14:48:46     90s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.015, MEM:1643.1M
[04/20 14:48:47     90s] INFO: #ExclusiveGroups=0
[04/20 14:48:47     90s] INFO: There are no Exclusive Groups.
[04/20 14:48:47     90s] *** Starting "NanoPlace(TM) placement v#9 (mem=1643.1M)" ...
[04/20 14:48:47     90s] Wait...
[04/20 14:48:47     90s] *** Build Buffered Sizing Timing Model
[04/20 14:48:47     90s] (cpu=0:00:00.0 mem=1707.1M) ***
[04/20 14:48:47     90s] *** Build Virtual Sizing Timing Model
[04/20 14:48:47     90s] (cpu=0:00:00.1 mem=1707.1M) ***
[04/20 14:48:47     90s] No user-set net weight.
[04/20 14:48:47     90s] Net fanout histogram:
[04/20 14:48:47     90s] 2		: 42 (71.2%) nets
[04/20 14:48:47     90s] 3		: 16 (27.1%) nets
[04/20 14:48:47     90s] 4     -	14	: 0 (0.0%) nets
[04/20 14:48:47     90s] 15    -	39	: 1 (1.7%) nets
[04/20 14:48:47     90s] 40    -	79	: 0 (0.0%) nets
[04/20 14:48:47     90s] 80    -	159	: 0 (0.0%) nets
[04/20 14:48:47     90s] 160   -	319	: 0 (0.0%) nets
[04/20 14:48:47     90s] 320   -	639	: 0 (0.0%) nets
[04/20 14:48:47     90s] 640   -	1279	: 0 (0.0%) nets
[04/20 14:48:47     90s] 1280  -	2559	: 0 (0.0%) nets
[04/20 14:48:47     90s] 2560  -	5119	: 0 (0.0%) nets
[04/20 14:48:47     90s] 5120+		: 0 (0.0%) nets
[04/20 14:48:47     90s] no activity file in design. spp won't run.
[04/20 14:48:47     90s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/20 14:48:48     90s] Scan chains were not defined.
[04/20 14:48:48     90s] z: 2, totalTracks: 1
[04/20 14:48:48     90s] z: 4, totalTracks: 1
[04/20 14:48:48     90s] z: 6, totalTracks: 1
[04/20 14:48:48     90s] z: 8, totalTracks: 1
[04/20 14:48:49     91s] # Building cla4 llgBox search-tree.
[04/20 14:48:49     91s] #std cell=49 (0 fixed + 49 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[04/20 14:48:49     91s] #ioInst=0 #net=59 #term=162 #term/net=2.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=15
[04/20 14:48:49     91s] stdCell: 49 single + 0 double + 0 multi
[04/20 14:48:49     91s] Total standard cell length = 0.1045 (mm), area = 0.0003 (mm^2)
[04/20 14:48:49     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1707.1M
[04/20 14:48:49     91s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1707.1M
[04/20 14:48:49     91s] Core basic site is CoreSite
[04/20 14:48:50     91s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/20 14:48:50     91s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1707.1M
[04/20 14:48:55     91s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.680, REAL:4.273, MEM:1433.1M
[04/20 14:48:55     91s] Use non-trimmed site array because memory saving is not enough.
[04/20 14:48:55     91s] SiteArray: non-trimmed site array dimensions = 6 x 46
[04/20 14:48:55     91s] SiteArray: use 8,192 bytes
[04/20 14:48:55     91s] SiteArray: current memory after site array memory allocation 1433.1M
[04/20 14:48:55     91s] SiteArray: FP blocked sites are writable
[04/20 14:48:55     91s] Estimated cell power/ground rail width = 0.193 um
[04/20 14:48:55     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 14:48:55     91s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1433.1M
[04/20 14:48:55     91s] Process 107 wires and vias for routing blockage analysis
[04/20 14:48:55     91s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.155, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.740, REAL:5.743, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.740, REAL:5.800, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF: Starting pre-place ADS at level 1, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.049, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.051, MEM:1433.1M
[04/20 14:48:55     91s] ADSU 0.996 -> 0.996. GS 19.760
[04/20 14:48:55     91s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.055, MEM:1433.1M
[04/20 14:48:55     91s] Average module density = 0.996.
[04/20 14:48:55     91s] Density for the design = 0.996.
[04/20 14:48:55     91s]        = stdcell_area 275 sites (258 um^2) / alloc_area 276 sites (259 um^2).
[04/20 14:48:55     91s] Pin Density = 0.5870.
[04/20 14:48:55     91s]             = total # of pins 162 / total area 276.
[04/20 14:48:55     91s] OPERPROF: Starting spMPad at level 1, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:   Starting spContextMPad at level 2, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1433.1M
[04/20 14:48:55     91s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[04/20 14:48:55     91s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1433.1M
[04/20 14:48:55     91s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1433.1M
[04/20 14:48:55     91s] === lastAutoLevel = 4 
[04/20 14:48:55     91s] OPERPROF: Starting spInitNetWt at level 1, MEM:1433.1M
[04/20 14:48:55     91s] no activity file in design. spp won't run.
[04/20 14:48:55     91s] [spp] 0
[04/20 14:48:55     91s] [adp] 0:1:1:3
[04/20 14:49:00     92s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.570, REAL:4.829, MEM:1491.2M
[04/20 14:49:00     92s] Clock gating cells determined by native netlist tracing.
[04/20 14:49:00     92s] no activity file in design. spp won't run.
[04/20 14:49:00     92s] no activity file in design. spp won't run.
[04/20 14:49:07     92s] Effort level <high> specified for reg2reg path_group
[04/20 14:49:09     93s] OPERPROF: Starting npMain at level 1, MEM:1571.3M
[04/20 14:49:11     93s] OPERPROF:   Starting npPlace at level 2, MEM:1635.3M
[04/20 14:49:12     93s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/20 14:49:12     93s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/20 14:49:12     93s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1667.3M
[04/20 14:49:12     93s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/20 14:49:12     93s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/20 14:49:12     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1667.3M
[04/20 14:49:12     93s] exp_mt_sequential is set from setPlaceMode option to 1
[04/20 14:49:12     93s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[04/20 14:49:12     93s] place_exp_mt_interval set to default 32
[04/20 14:49:12     93s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/20 14:49:12     93s] Iteration  3: Total net bbox = 3.173e-01 (1.20e-01 1.97e-01)
[04/20 14:49:12     93s]               Est.  stn bbox = 3.749e-01 (1.40e-01 2.35e-01)
[04/20 14:49:12     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1667.3M
[04/20 14:49:12     93s] Total number of setup views is 1.
[04/20 14:49:12     93s] Total number of active setup views is 1.
[04/20 14:49:12     93s] Active setup views:
[04/20 14:49:12     93s]     analysis_default
[04/20 14:49:12     93s] Iteration  4: Total net bbox = 5.995e+01 (3.73e+01 2.27e+01)
[04/20 14:49:12     93s]               Est.  stn bbox = 7.698e+01 (4.65e+01 3.04e+01)
[04/20 14:49:12     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1667.3M
[04/20 14:49:12     93s] Iteration  5: Total net bbox = 1.368e+02 (7.22e+01 6.45e+01)
[04/20 14:49:12     93s]               Est.  stn bbox = 1.621e+02 (8.63e+01 7.57e+01)
[04/20 14:49:12     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1667.3M
[04/20 14:49:12     93s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.836, MEM:1667.3M
[04/20 14:49:12     93s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:2.981, MEM:1667.3M
[04/20 14:49:12     93s] [adp] clock
[04/20 14:49:12     93s] [adp] weight, nr nets, wire length
[04/20 14:49:12     93s] [adp]      0        1  37.246000
[04/20 14:49:12     93s] [adp] data
[04/20 14:49:12     93s] [adp] weight, nr nets, wire length
[04/20 14:49:12     93s] [adp]      0       58  472.123500
[04/20 14:49:12     93s] [adp] 0.000000|0.000000|0.000000
[04/20 14:49:12     93s] Iteration  6: Total net bbox = 5.094e+02 (2.72e+02 2.37e+02)
[04/20 14:49:12     93s]               Est.  stn bbox = 5.457e+02 (2.92e+02 2.54e+02)
[04/20 14:49:12     93s]               cpu = 0:00:01.0 real = 0:00:12.0 mem = 1667.3M
[04/20 14:49:12     93s] *** cost = 5.094e+02 (2.72e+02 2.37e+02) (cpu for global=0:00:01.0) real=0:00:12.0***
[04/20 14:49:12     93s] Placement multithread real runtime: 0:00:12.0 with 8 threads.
[04/20 14:49:12     93s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[04/20 14:49:15     93s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1667.3M
[04/20 14:49:15     93s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.156, MEM:1667.3M
[04/20 14:49:15     93s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.1
[04/20 14:49:15     93s] Core Placement runtime cpu: 0:00:00.3 real: 0:00:03.0
[04/20 14:49:15     93s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/20 14:49:15     93s] Type 'man IMPSP-9025' for more detail.
[04/20 14:49:15     93s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1667.3M
[04/20 14:49:15     93s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1667.3M
[04/20 14:49:16     93s] z: 2, totalTracks: 1
[04/20 14:49:16     93s] z: 4, totalTracks: 1
[04/20 14:49:16     93s] z: 6, totalTracks: 1
[04/20 14:49:16     93s] z: 8, totalTracks: 1
[04/20 14:49:16     93s] #spOpts: mergeVia=F 
[04/20 14:49:16     93s] All LLGs are deleted
[04/20 14:49:16     93s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1667.3M
[04/20 14:49:16     93s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1667.3M
[04/20 14:49:16     93s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1667.3M
[04/20 14:49:16     93s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1667.3M
[04/20 14:49:16     93s] Core basic site is CoreSite
[04/20 14:49:16     93s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/20 14:49:16     93s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1667.3M
[04/20 14:49:16     93s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.158, MEM:1667.3M
[04/20 14:49:16     93s] Fast DP-INIT is on for default
[04/20 14:49:16     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 14:49:16     93s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.445, MEM:1667.3M
[04/20 14:49:16     93s] OPERPROF:       Starting CMU at level 4, MEM:1667.3M
[04/20 14:49:16     93s] OPERPROF:       Finished CMU at level 4, CPU:0.040, REAL:0.165, MEM:1667.3M
[04/20 14:49:16     93s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.619, MEM:1667.3M
[04/20 14:49:17     93s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:02.0, mem=1667.3MB).
[04/20 14:49:17     93s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:1.041, MEM:1667.3M
[04/20 14:49:17     93s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:1.042, MEM:1667.3M
[04/20 14:49:17     93s] TDRefine: refinePlace mode is spiral
[04/20 14:49:17     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6990.1
[04/20 14:49:17     93s] OPERPROF: Starting RefinePlace at level 1, MEM:1667.3M
[04/20 14:49:17     93s] *** Starting refinePlace (0:01:34 mem=1667.3M) ***
[04/20 14:49:17     93s] Total net bbox length = 5.094e+02 (2.723e+02 2.370e+02) (ext = 3.381e+02)
[04/20 14:49:17     93s] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[04/20 14:49:17     93s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/20 14:49:18     93s] Total net bbox length = 5.094e+02 (2.723e+02 2.370e+02) (ext = 3.381e+02)
[04/20 14:49:18     93s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1667.3MB
[04/20 14:49:18     93s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1667.3MB) @(0:01:34 - 0:01:34).
[04/20 14:49:18     93s] *** Finished refinePlace (0:01:34 mem=1667.3M) ***
[04/20 14:49:18     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6990.1
[04/20 14:49:18     93s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:1.158, MEM:1667.3M
[04/20 14:49:18     93s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1667.3M
[04/20 14:49:18     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1667.3M
[04/20 14:49:18     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1667.3M
[04/20 14:49:18     93s] All LLGs are deleted
[04/20 14:49:18     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1667.3M
[04/20 14:49:18     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1667.3M
[04/20 14:49:18     93s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1663.3M
[04/20 14:49:18     93s] *** End of Placement (cpu=0:00:02.8, real=0:00:31.0, mem=1663.3M) ***
[04/20 14:49:18     93s] z: 2, totalTracks: 1
[04/20 14:49:18     93s] z: 4, totalTracks: 1
[04/20 14:49:18     93s] z: 6, totalTracks: 1
[04/20 14:49:18     93s] z: 8, totalTracks: 1
[04/20 14:49:18     93s] #spOpts: mergeVia=F 
[04/20 14:49:18     93s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1663.3M
[04/20 14:49:18     93s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1663.3M
[04/20 14:49:18     93s] Core basic site is CoreSite
[04/20 14:49:18     93s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/20 14:49:18     93s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1663.3M
[04/20 14:49:18     93s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:1663.3M
[04/20 14:49:18     93s] Fast DP-INIT is on for default
[04/20 14:49:18     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 14:49:18     93s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.096, MEM:1663.3M
[04/20 14:49:18     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.097, MEM:1663.3M
[04/20 14:49:18     93s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1663.3M
[04/20 14:49:18     93s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1663.3M
[04/20 14:49:18     93s] default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
[04/20 14:49:18     93s] Density distribution unevenness ratio = 56.897%
[04/20 14:49:18     93s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1663.3M
[04/20 14:49:18     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1663.3M
[04/20 14:49:18     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1663.3M
[04/20 14:49:18     93s] All LLGs are deleted
[04/20 14:49:18     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1663.3M
[04/20 14:49:18     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1663.3M
[04/20 14:49:18     93s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1663.3M
[04/20 14:49:18     93s] *** Free Virtual Timing Model ...(mem=1663.3M)
[04/20 14:49:27     93s] **INFO: Enable pre-place timing setting for timing analysis
[04/20 14:49:27     93s] Set Using Default Delay Limit as 101.
[04/20 14:49:27     93s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/20 14:49:28     93s] Set Default Net Delay as 0 ps.
[04/20 14:49:28     93s] Set Default Net Load as 0 pF. 
[04/20 14:49:28     93s] **INFO: Analyzing IO path groups for slack adjustment
[04/20 14:49:29     93s] Effort level <high> specified for reg2reg_tmp.6990 path_group
[04/20 14:49:33     94s] #################################################################################
[04/20 14:49:33     94s] # Design Stage: PreRoute
[04/20 14:49:33     94s] # Design Name: cla4
[04/20 14:49:33     94s] # Design Mode: 90nm
[04/20 14:49:33     94s] # Analysis Mode: MMMC Non-OCV 
[04/20 14:49:33     94s] # Parasitics Mode: No SPEF/RCDB 
[04/20 14:49:33     94s] # Signoff Settings: SI Off 
[04/20 14:49:33     94s] #################################################################################
[04/20 14:49:33     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 1651.8M, InitMEM = 1651.8M)
[04/20 14:49:33     94s] Calculate delays in Single mode...
[04/20 14:49:34     94s] Start delay calculation (fullDC) (8 T). (MEM=1651.78)
[04/20 14:49:35     94s] End AAE Lib Interpolated Model. (MEM=1663.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:49:37     94s] Total number of fetched objects 59
[04/20 14:49:37     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:49:37     94s] End delay calculation. (MEM=1922 CPU=0:00:00.2 REAL=0:00:01.0)
[04/20 14:49:37     94s] End delay calculation (fullDC). (MEM=1922 CPU=0:00:00.3 REAL=0:00:03.0)
[04/20 14:49:37     94s] *** CDM Built up (cpu=0:00:00.4  real=0:00:04.0  mem= 1922.0M) ***
[04/20 14:49:37     94s] **INFO: Disable pre-place timing setting for timing analysis
[04/20 14:49:38     94s] Set Using Default Delay Limit as 1000.
[04/20 14:49:38     94s] Set Default Net Delay as 1000 ps.
[04/20 14:49:38     94s] Set Default Net Load as 0.5 pF. 
[04/20 14:49:39     94s] Info: Disable timing driven in postCTS congRepair.
[04/20 14:49:39     94s] 
[04/20 14:49:39     94s] Starting congRepair ...
[04/20 14:49:39     94s] User Input Parameters:
[04/20 14:49:39     94s] - Congestion Driven    : On
[04/20 14:49:39     94s] - Timing Driven        : Off
[04/20 14:49:39     94s] - Area-Violation Based : On
[04/20 14:49:39     94s] - Start Rollback Level : -5
[04/20 14:49:39     94s] - Legalized            : On
[04/20 14:49:39     94s] - Window Based         : Off
[04/20 14:49:39     94s] - eDen incr mode       : Off
[04/20 14:49:39     94s] - Small incr mode      : Off
[04/20 14:49:39     94s] 
[04/20 14:49:39     94s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1912.5M
[04/20 14:49:43     94s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.140, REAL:4.055, MEM:1912.5M
[04/20 14:49:43     94s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1912.5M
[04/20 14:49:43     94s] Starting Early Global Route congestion estimation: mem = 1912.5M
[04/20 14:49:43     94s] (I)       Started Import and model ( Curr Mem: 1912.48 MB )
[04/20 14:49:43     94s] (I)       Started Create place DB ( Curr Mem: 1912.48 MB )
[04/20 14:49:43     94s] (I)       Started Import place data ( Curr Mem: 1912.48 MB )
[04/20 14:49:43     94s] (I)       Started Read instances and placement ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Read instances and placement ( CPU: 0.02 sec, Real: 0.35 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Read nets ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.11 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Import place data ( CPU: 0.04 sec, Real: 0.52 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Create place DB ( CPU: 0.04 sec, Real: 0.52 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Create route DB ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       == Non-default Options ==
[04/20 14:49:44     94s] (I)       Maximum routing layer                              : 10
[04/20 14:49:44     94s] (I)       Number of threads                                  : 8
[04/20 14:49:44     94s] (I)       Use non-blocking free Dbs wires                    : false
[04/20 14:49:44     94s] (I)       Method to set GCell size                           : row
[04/20 14:49:44     94s] (I)       Counted 149 PG shapes. We will not process PG shapes layer by layer.
[04/20 14:49:44     94s] (I)       Started Import route data (8T) ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Use row-based GCell size
[04/20 14:49:44     94s] (I)       Use row-based GCell align
[04/20 14:49:44     94s] (I)       GCell unit size   : 4940
[04/20 14:49:44     94s] (I)       GCell multiplier  : 1
[04/20 14:49:44     94s] (I)       GCell row height  : 4940
[04/20 14:49:44     94s] (I)       Actual row height : 4940
[04/20 14:49:44     94s] (I)       GCell align ref   : 8360 8360
[04/20 14:49:44     94s] [NR-eGR] Track table information for default rule: 
[04/20 14:49:44     94s] [NR-eGR] metal1 has no routable track
[04/20 14:49:44     94s] [NR-eGR] metal2 has single uniform track structure
[04/20 14:49:44     94s] [NR-eGR] metal3 has single uniform track structure
[04/20 14:49:44     94s] [NR-eGR] metal4 has single uniform track structure
[04/20 14:49:44     94s] [NR-eGR] metal5 has single uniform track structure
[04/20 14:49:44     94s] [NR-eGR] metal6 has single uniform track structure
[04/20 14:49:44     94s] [NR-eGR] metal7 has single uniform track structure
[04/20 14:49:44     94s] [NR-eGR] metal8 has single uniform track structure
[04/20 14:49:44     94s] [NR-eGR] metal9 has single uniform track structure
[04/20 14:49:44     94s] [NR-eGR] metal10 has single uniform track structure
[04/20 14:49:44     94s] (I)       =============== Default via ===============
[04/20 14:49:44     94s] (I)       +---+------------------+------------------+
[04/20 14:49:44     94s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut  |
[04/20 14:49:44     94s] (I)       +---+------------------+------------------+
[04/20 14:49:44     94s] (I)       | 1 |   10  M2_M1_viaB |   10  M2_M1_viaB |
[04/20 14:49:44     94s] (I)       | 2 |   12  M3_M2_viaB |    2  M3_M2_via  |
[04/20 14:49:44     94s] (I)       | 3 |   14  M4_M3_viaB |   14  M4_M3_viaB |
[04/20 14:49:44     94s] (I)       | 4 |    4  M5_M4_via  |    4  M5_M4_via  |
[04/20 14:49:44     94s] (I)       | 5 |    5  M6_M5_via  |    5  M6_M5_via  |
[04/20 14:49:44     94s] (I)       | 6 |    6  M7_M6_via  |    6  M7_M6_via  |
[04/20 14:49:44     94s] (I)       | 7 |    7  M8_M7_via  |    7  M8_M7_via  |
[04/20 14:49:44     94s] (I)       | 8 |    8  M9_M8_via  |    8  M9_M8_via  |
[04/20 14:49:44     94s] (I)       | 9 |    9  M10_M9_via |    9  M10_M9_via |
[04/20 14:49:44     94s] (I)       +---+------------------+------------------+
[04/20 14:49:44     94s] (I)       Started Read blockages ( Layer 2-10 ) ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Read routing blockages ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Read instance blockages ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Read PG blockages ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] [NR-eGR] Read 238 PG shapes
[04/20 14:49:44     94s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Read boundary cut boxes ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] [NR-eGR] #Routing Blockages  : 0
[04/20 14:49:44     94s] [NR-eGR] #Instance Blockages : 203
[04/20 14:49:44     94s] [NR-eGR] #PG Blockages       : 238
[04/20 14:49:44     94s] [NR-eGR] #Halo Blockages     : 0
[04/20 14:49:44     94s] [NR-eGR] #Boundary Blockages : 0
[04/20 14:49:44     94s] (I)       Finished Read blockages ( Layer 2-10 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Read blackboxes ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/20 14:49:44     94s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Read prerouted ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/20 14:49:44     94s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Read unlegalized nets ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Read nets ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] [NR-eGR] Read numTotalNets=54  numIgnoredNets=0
[04/20 14:49:44     94s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.10 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Set up via pillars ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       early_global_route_priority property id does not exist.
[04/20 14:49:44     94s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Model blockages into capacity
[04/20 14:49:44     94s] (I)       Read Num Blocks=441  Num Prerouted Wires=0  Num CS=0
[04/20 14:49:44     94s] (I)       Started Initialize 3D capacity ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Layer 1 (V) : #blockages 253 : #preroutes 0
[04/20 14:49:44     94s] (I)       Layer 2 (H) : #blockages 106 : #preroutes 0
[04/20 14:49:44     94s] (I)       Layer 3 (V) : #blockages 82 : #preroutes 0
[04/20 14:49:44     94s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[04/20 14:49:44     94s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/20 14:49:44     94s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/20 14:49:44     94s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/20 14:49:44     94s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[04/20 14:49:44     94s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[04/20 14:49:44     94s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       -- layer congestion ratio --
[04/20 14:49:44     94s] (I)       Layer 1 : 0.100000
[04/20 14:49:44     94s] (I)       Layer 2 : 0.700000
[04/20 14:49:44     94s] (I)       Layer 3 : 0.700000
[04/20 14:49:44     94s] (I)       Layer 4 : 0.700000
[04/20 14:49:44     94s] (I)       Layer 5 : 0.700000
[04/20 14:49:44     94s] (I)       Layer 6 : 0.700000
[04/20 14:49:44     94s] (I)       Layer 7 : 0.700000
[04/20 14:49:44     94s] (I)       Layer 8 : 0.700000
[04/20 14:49:44     94s] (I)       Layer 9 : 0.700000
[04/20 14:49:44     94s] (I)       Layer 10 : 0.700000
[04/20 14:49:44     94s] (I)       ----------------------------
[04/20 14:49:44     94s] (I)       Number of ignored nets                =      0
[04/20 14:49:44     94s] (I)       Number of connected nets              =      0
[04/20 14:49:44     94s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/20 14:49:44     94s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/20 14:49:44     94s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/20 14:49:44     94s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/20 14:49:44     94s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/20 14:49:44     94s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/20 14:49:44     94s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/20 14:49:44     94s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/20 14:49:44     94s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/20 14:49:44     94s] (I)       Finished Import route data (8T) ( CPU: 0.04 sec, Real: 0.21 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.49 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Read aux data ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Others data preparation ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/20 14:49:44     94s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Create route kernel ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Ndr track 0 does not exist
[04/20 14:49:44     94s] (I)       ---------------------Grid Graph Info--------------------
[04/20 14:49:44     94s] (I)       Routing area        : (0, 0) - (51680, 46360)
[04/20 14:49:44     94s] (I)       Core area           : (8360, 8360) - (43320, 38000)
[04/20 14:49:44     94s] (I)       Site width          :   760  (dbu)
[04/20 14:49:44     94s] (I)       Row height          :  4940  (dbu)
[04/20 14:49:44     94s] (I)       GCell row height    :  4940  (dbu)
[04/20 14:49:44     94s] (I)       GCell width         :  4940  (dbu)
[04/20 14:49:44     94s] (I)       GCell height        :  4940  (dbu)
[04/20 14:49:44     94s] (I)       Grid                :    10     9    10
[04/20 14:49:44     94s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/20 14:49:44     94s] (I)       Vertical capacity   :     0  4940     0  4940     0  4940     0  4940     0  4940
[04/20 14:49:44     94s] (I)       Horizontal capacity :     0     0  4940     0  4940     0  4940     0  4940     0
[04/20 14:49:44     94s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[04/20 14:49:44     94s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[04/20 14:49:44     94s] (I)       Default wire pitch  :   260   290   280   560   560   560  1600  1600  3200  3200
[04/20 14:49:44     94s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[04/20 14:49:44     94s] (I)       First track coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[04/20 14:49:44     94s] (I)       Num tracks per GCell: 19.00 13.00 13.00  8.82  8.67  8.82  2.60  2.94  1.44  1.47
[04/20 14:49:44     94s] (I)       Total num of tracks :     0   136   122    91    80    91    24    30    13    15
[04/20 14:49:44     94s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/20 14:49:44     94s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/20 14:49:44     94s] (I)       --------------------------------------------------------
[04/20 14:49:44     94s] 
[04/20 14:49:44     94s] [NR-eGR] ============ Routing rule table ============
[04/20 14:49:44     94s] [NR-eGR] Rule id: 0  Nets: 54 
[04/20 14:49:44     94s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/20 14:49:44     94s] (I)       Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[04/20 14:49:44     94s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 14:49:44     94s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/20 14:49:44     94s] [NR-eGR] ========================================
[04/20 14:49:44     94s] [NR-eGR] 
[04/20 14:49:44     94s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/20 14:49:44     94s] (I)       blocked tracks on layer2 : = 386 / 1224 (31.54%)
[04/20 14:49:44     94s] (I)       blocked tracks on layer3 : = 336 / 1220 (27.54%)
[04/20 14:49:44     94s] (I)       blocked tracks on layer4 : = 282 / 819 (34.43%)
[04/20 14:49:44     94s] (I)       blocked tracks on layer5 : = 0 / 800 (0.00%)
[04/20 14:49:44     94s] (I)       blocked tracks on layer6 : = 0 / 819 (0.00%)
[04/20 14:49:44     94s] (I)       blocked tracks on layer7 : = 0 / 240 (0.00%)
[04/20 14:49:44     94s] (I)       blocked tracks on layer8 : = 0 / 270 (0.00%)
[04/20 14:49:44     94s] (I)       blocked tracks on layer9 : = 0 / 130 (0.00%)
[04/20 14:49:44     94s] (I)       blocked tracks on layer10 : = 0 / 135 (0.00%)
[04/20 14:49:44     94s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Finished Import and model ( CPU: 0.09 sec, Real: 1.04 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Reset routing kernel
[04/20 14:49:44     94s] (I)       Started Global Routing ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Initialization ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       totalPins=142  totalGlobalPin=98 (69.01%)
[04/20 14:49:44     94s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Net group 1 ( Curr Mem: 1912.48 MB )
[04/20 14:49:44     94s] (I)       Started Generate topology (8T) ( Curr Mem: 1912.48 MB )
[04/20 14:49:46     95s] (I)       Finished Generate topology (8T) ( CPU: 0.35 sec, Real: 1.80 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       total 2D Cap : 4770 = (2058 H, 2712 V)
[04/20 14:49:46     95s] [NR-eGR] Layer group 1: route 54 net(s) in layer range [2, 10]
[04/20 14:49:46     95s] (I)       
[04/20 14:49:46     95s] (I)       ============  Phase 1a Route ============
[04/20 14:49:46     95s] (I)       Started Phase 1a ( Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Started Pattern routing (8T) ( Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Finished Pattern routing (8T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Usage: 84 = (49 H, 35 V) = (2.38% H, 1.29% V) = (1.210e+02um H, 8.645e+01um V)
[04/20 14:49:46     95s] (I)       Started Add via demand to 2D ( Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.16 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       
[04/20 14:49:46     95s] (I)       ============  Phase 1b Route ============
[04/20 14:49:46     95s] (I)       Started Phase 1b ( Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Usage: 84 = (49 H, 35 V) = (2.38% H, 1.29% V) = (1.210e+02um H, 8.645e+01um V)
[04/20 14:49:46     95s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.074800e+02um
[04/20 14:49:46     95s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/20 14:49:46     95s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/20 14:49:46     95s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       
[04/20 14:49:46     95s] (I)       ============  Phase 1c Route ============
[04/20 14:49:46     95s] (I)       Started Phase 1c ( Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Usage: 84 = (49 H, 35 V) = (2.38% H, 1.29% V) = (1.210e+02um H, 8.645e+01um V)
[04/20 14:49:46     95s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       
[04/20 14:49:46     95s] (I)       ============  Phase 1d Route ============
[04/20 14:49:46     95s] (I)       Started Phase 1d ( Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Usage: 84 = (49 H, 35 V) = (2.38% H, 1.29% V) = (1.210e+02um H, 8.645e+01um V)
[04/20 14:49:46     95s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       
[04/20 14:49:46     95s] (I)       ============  Phase 1e Route ============
[04/20 14:49:46     95s] (I)       Started Phase 1e ( Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Started Route legalization ( Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Usage: 84 = (49 H, 35 V) = (2.38% H, 1.29% V) = (1.210e+02um H, 8.645e+01um V)
[04/20 14:49:46     95s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.074800e+02um
[04/20 14:49:46     95s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       
[04/20 14:49:46     95s] (I)       ============  Phase 1l Route ============
[04/20 14:49:46     95s] (I)       Started Phase 1l ( Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Started Layer assignment (8T) ( Curr Mem: 1614.50 MB )
[04/20 14:49:46     95s] (I)       Current Layer assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] (I)       Finished Layer assignment (8T) ( CPU: 0.10 sec, Real: 0.42 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.42 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] (I)       Finished Net group 1 ( CPU: 0.47 sec, Real: 2.39 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] (I)       Started Clean cong LA ( Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/20 14:49:47     95s] (I)       Layer  2:        836        61         0           0        1040    ( 0.00%) 
[04/20 14:49:47     95s] (I)       Layer  3:        796        48         0           0        1053    ( 0.00%) 
[04/20 14:49:47     95s] (I)       Layer  4:        464        17         0           0         705    ( 0.00%) 
[04/20 14:49:47     95s] (I)       Layer  5:        720        12         0           0         702    ( 0.00%) 
[04/20 14:49:47     95s] (I)       Layer  6:        728         0         0           0         705    ( 0.00%) 
[04/20 14:49:47     95s] (I)       Layer  7:        216         0         0           0         210    ( 0.00%) 
[04/20 14:49:47     95s] (I)       Layer  8:        240         0         0           0         235    ( 0.00%) 
[04/20 14:49:47     95s] (I)       Layer  9:        117         0         0           0         117    ( 0.00%) 
[04/20 14:49:47     95s] (I)       Layer 10:        120         0         0           0         117    ( 0.00%) 
[04/20 14:49:47     95s] (I)       Total:          4237       138         0           0        4884    ( 0.00%) 
[04/20 14:49:47     95s] (I)       
[04/20 14:49:47     95s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/20 14:49:47     95s] [NR-eGR]                        OverCon            
[04/20 14:49:47     95s] [NR-eGR]                         #Gcell     %Gcell
[04/20 14:49:47     95s] [NR-eGR]       Layer                (0)    OverCon 
[04/20 14:49:47     95s] [NR-eGR] ----------------------------------------------
[04/20 14:49:47     95s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR] ----------------------------------------------
[04/20 14:49:47     95s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/20 14:49:47     95s] [NR-eGR] 
[04/20 14:49:47     95s] (I)       Finished Global Routing ( CPU: 0.47 sec, Real: 2.39 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] (I)       Started Export 3D cong map ( Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] (I)       total 2D Cap : 4839 = (2092 H, 2747 V)
[04/20 14:49:47     95s] (I)       Started Export 2D cong map ( Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/20 14:49:47     95s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/20 14:49:47     95s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] Early Global Route congestion estimation runtime: 3.51 seconds, mem = 1614.5M
[04/20 14:49:47     95s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.590, REAL:3.508, MEM:1614.5M
[04/20 14:49:47     95s] OPERPROF: Starting HotSpotCal at level 1, MEM:1614.5M
[04/20 14:49:47     95s] [hotspot] +------------+---------------+---------------+
[04/20 14:49:47     95s] [hotspot] |            |   max hotspot | total hotspot |
[04/20 14:49:47     95s] [hotspot] +------------+---------------+---------------+
[04/20 14:49:47     95s] [hotspot] | normalized |          0.00 |          0.00 |
[04/20 14:49:47     95s] [hotspot] +------------+---------------+---------------+
[04/20 14:49:47     95s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/20 14:49:47     95s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/20 14:49:47     95s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.200, MEM:1614.5M
[04/20 14:49:47     95s] Skipped repairing congestion.
[04/20 14:49:47     95s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1614.5M
[04/20 14:49:47     95s] Starting Early Global Route wiring: mem = 1614.5M
[04/20 14:49:47     95s] (I)       Started Free existing wires ( Curr Mem: 1614.49 MB )
[04/20 14:49:47     95s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.49 MB )
[04/20 14:49:47     95s] (I)       ============= Track Assignment ============
[04/20 14:49:47     95s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1614.49 MB )
[04/20 14:49:47     95s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.49 MB )
[04/20 14:49:47     95s] (I)       Started Track Assignment (8T) ( Curr Mem: 1614.49 MB )
[04/20 14:49:47     95s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/20 14:49:47     95s] (I)       Current Track Assignment (8T) [Initialization] ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1614.49 MB )
[04/20 14:49:47     95s] (I)       Run Multi-thread track assignment
[04/20 14:49:47     95s] (I)       Finished Track Assignment (8T) ( CPU: 0.12 sec, Real: 0.60 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] (I)       Started Export ( Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] [NR-eGR] Started Export DB wires ( Curr Mem: 1614.50 MB )
[04/20 14:49:47     95s] [NR-eGR] Started Export all nets (8T) ( Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] [NR-eGR] Finished Export all nets (8T) ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] [NR-eGR] Started Set wire vias (8T) ( Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] [NR-eGR] Finished Set wire vias (8T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] [NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.10 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] [NR-eGR] --------------------------------------------------------------------------
[04/20 14:49:48     95s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 113
[04/20 14:49:48     95s] [NR-eGR] metal2  (2V) length: 8.891750e+01um, number of vias: 174
[04/20 14:49:48     95s] [NR-eGR] metal3  (3H) length: 1.158200e+02um, number of vias: 24
[04/20 14:49:48     95s] [NR-eGR] metal4  (4V) length: 2.223000e+01um, number of vias: 20
[04/20 14:49:48     95s] [NR-eGR] metal5  (5H) length: 2.100000e+01um, number of vias: 0
[04/20 14:49:48     95s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[04/20 14:49:48     95s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[04/20 14:49:48     95s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[04/20 14:49:48     95s] [NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[04/20 14:49:48     95s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/20 14:49:48     95s] [NR-eGR] Total length: 2.479675e+02um, number of vias: 331
[04/20 14:49:48     95s] [NR-eGR] --------------------------------------------------------------------------
[04/20 14:49:48     95s] [NR-eGR] Total eGR-routed clock nets wire length: 8.562750e+01um 
[04/20 14:49:48     95s] [NR-eGR] --------------------------------------------------------------------------
[04/20 14:49:48     95s] (I)       Started Update net boxes ( Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] (I)       Finished Update net boxes ( CPU: 0.02 sec, Real: 0.14 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] (I)       Started Update timing ( Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.34 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] (I)       Started Postprocess design ( Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.45 sec, Curr Mem: 1614.50 MB )
[04/20 14:49:48     95s] Early Global Route wiring runtime: 1.39 seconds, mem = 1614.5M
[04/20 14:49:48     95s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.180, REAL:1.391, MEM:1614.5M
[04/20 14:49:49     95s] Tdgp not successfully inited but do clear! skip clearing
[04/20 14:49:49     95s] End of congRepair (cpu=0:00:01.0, real=0:00:10.0)
[04/20 14:49:51     95s] *** Finishing placeDesign default flow ***
[04/20 14:49:52     95s] **placeDesign ... cpu = 0: 0:10, real = 0: 2: 2, mem = 1614.5M **
[04/20 14:49:53     95s] Tdgp not successfully inited but do clear! skip clearing
[04/20 14:49:58     96s] 
[04/20 14:49:58     96s] *** Summary of all messages that are not suppressed in this session:
[04/20 14:49:58     96s] Severity  ID               Count  Summary                                  
[04/20 14:49:58     96s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/20 14:49:58     96s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/20 14:49:58     96s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[04/20 14:49:58     96s] *** Message Summary: 3 warning(s), 1 error(s)
[04/20 14:49:58     96s] 
[04/20 14:49:58     96s] <CMD> addFiller -cell FILL -prefix FILL -fillBoundary
[04/20 14:49:59     96s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1614.5M
[04/20 14:49:59     96s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1614.5M
[04/20 14:49:59     96s] z: 2, totalTracks: 1
[04/20 14:49:59     96s] z: 4, totalTracks: 1
[04/20 14:49:59     96s] z: 6, totalTracks: 1
[04/20 14:49:59     96s] z: 8, totalTracks: 1
[04/20 14:49:59     96s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1614.5M
[04/20 14:49:59     96s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1614.5M
[04/20 14:49:59     96s] Core basic site is CoreSite
[04/20 14:50:00     96s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[04/20 14:50:00     96s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1614.5M
[04/20 14:50:00     96s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.130, REAL:0.547, MEM:1614.5M
[04/20 14:50:00     96s] SiteArray: non-trimmed site array dimensions = 6 x 46
[04/20 14:50:00     96s] SiteArray: use 8,192 bytes
[04/20 14:50:00     96s] SiteArray: current memory after site array memory allocation 1614.5M
[04/20 14:50:00     96s] SiteArray: FP blocked sites are writable
[04/20 14:50:00     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/20 14:50:00     96s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1614.5M
[04/20 14:50:00     96s] Process 876 wires and vias for routing blockage analysis
[04/20 14:50:00     96s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.020, REAL:0.081, MEM:1614.5M
[04/20 14:50:00     96s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.160, REAL:0.884, MEM:1614.5M
[04/20 14:50:00     96s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.160, REAL:0.894, MEM:1614.5M
[04/20 14:50:00     96s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1614.5MB).
[04/20 14:50:00     96s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:1.451, MEM:1614.5M
[04/20 14:50:00     96s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1614.5M
[04/20 14:50:00     96s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[04/20 14:50:00     96s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1614.5M
[04/20 14:50:00     96s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1614.5M
[04/20 14:50:00     96s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1614.5M
[04/20 14:50:00     96s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1614.5M
[04/20 14:50:00     96s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1614.5M
[04/20 14:50:00     96s] AddFiller init all instances time CPU:0.000, REAL:0.082
[04/20 14:50:01     96s] AddFiller main function time CPU:0.002, REAL:0.731
[04/20 14:50:01     96s] Filler instance commit time CPU:0.001, REAL:0.038
[04/20 14:50:01     96s] *INFO: Adding fillers to top-module.
[04/20 14:50:01     96s] *INFO:   Added 3 filler insts (cell FILL / prefix FILL).
[04/20 14:50:01     96s] *INFO: Swapped 0 special filler inst. 
[04/20 14:50:01     96s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.060, REAL:0.813, MEM:1614.5M
[04/20 14:50:01     96s] *INFO: Total 3 filler insts added - prefix FILL (CPU: 0:00:00.3).
[04/20 14:50:01     96s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.060, REAL:0.814, MEM:1614.5M
[04/20 14:50:01     96s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1614.5M
[04/20 14:50:01     96s] For 3 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/20 14:50:01     96s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.021, MEM:1614.5M
[04/20 14:50:01     96s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.060, REAL:0.849, MEM:1614.5M
[04/20 14:50:01     96s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.060, REAL:0.853, MEM:1614.5M
[04/20 14:50:01     96s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1614.5M
[04/20 14:50:01     96s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1614.5M
[04/20 14:50:01     96s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.004, MEM:1614.5M
[04/20 14:50:01     96s] All LLGs are deleted
[04/20 14:50:01     96s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1614.5M
[04/20 14:50:01     96s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1614.5M
[04/20 14:50:01     96s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.016, MEM:1614.5M
[04/20 14:50:01     96s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.250, REAL:2.424, MEM:1614.5M
[04/20 14:50:01     96s] <CMD> assignIoPins
[04/20 14:50:01     96s] #% Begin assignIoPins (date=04/20 14:50:01, mem=214.1M)
[04/20 14:50:01     96s] Starting IO pin assignment...
[04/20 14:50:01     96s] The design is routed. Using routing cross-point as seed point for pin assignment.
[04/20 14:50:03     96s] Completed IO pin assignment.
[04/20 14:50:03     96s] #% End assignIoPins (date=04/20 14:50:03, total cpu=0:00:00.1, real=0:00:02.0, peak res=217.2M, current mem=217.2M)
[04/20 14:50:03     96s] <CMD> routeDesign
[04/20 14:50:03     96s] #% Begin routeDesign (date=04/20 14:50:03, mem=217.2M)
[04/20 14:50:03     96s] ### Time Record (routeDesign) is installed.
[04/20 14:50:03     96s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 217.60 (MB), peak = 270.12 (MB)
[04/20 14:50:05     96s] **INFO: User settings:
[04/20 14:50:13     96s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/20 14:50:13     96s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/20 14:50:13     96s] setExtractRCMode -engine                                        preRoute
[04/20 14:50:13     96s] setDelayCalMode -engine                                         aae
[04/20 14:50:13     96s] setDelayCalMode -ignoreNetLoad                                  false
[04/20 14:50:13     96s] 
[04/20 14:50:13     96s] #default_rc_corner has no qx tech file defined
[04/20 14:50:13     96s] #No active RC corner or QRC tech file is missing.
[04/20 14:50:14     96s] #**INFO: setDesignMode -flowEffort standard
[04/20 14:50:14     96s] #**INFO: multi-cut via swapping will be performed after routing.
[04/20 14:50:14     96s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/20 14:50:14     96s] OPERPROF: Starting checkPlace at level 1, MEM:1614.5M
[04/20 14:50:14     96s] z: 2, totalTracks: 1
[04/20 14:50:14     96s] z: 4, totalTracks: 1
[04/20 14:50:14     96s] z: 6, totalTracks: 1
[04/20 14:50:14     96s] z: 8, totalTracks: 1
[04/20 14:50:14     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1614.5M
[04/20 14:50:14     96s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1614.5M
[04/20 14:50:14     96s] Core basic site is CoreSite
[04/20 14:50:14     96s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1614.5M
[04/20 14:50:14     96s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.045, MEM:1630.5M
[04/20 14:50:14     96s] SiteArray: non-trimmed site array dimensions = 6 x 46
[04/20 14:50:14     96s] SiteArray: use 8,192 bytes
[04/20 14:50:14     96s] SiteArray: current memory after site array memory allocation 1630.5M
[04/20 14:50:14     96s] SiteArray: FP blocked sites are writable
[04/20 14:50:14     96s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.123, MEM:1630.5M
[04/20 14:50:14     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.159, MEM:1630.5M
[04/20 14:50:15     96s] Begin checking placement ... (start mem=1614.5M, init mem=1630.5M)
[04/20 14:50:15     96s] 
[04/20 14:50:15     96s] Running CheckPlace using 8 threads!...
[04/20 14:50:15     96s] 
[04/20 14:50:15     96s] ...checkPlace MT is done!
[04/20 14:50:15     96s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1630.5M
[04/20 14:50:15     96s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1630.5M
[04/20 14:50:15     96s] Not Placed on Placement Grid:	23
[04/20 14:50:15     96s] Overlapping with other instance:	49
[04/20 14:50:15     96s] Orientation Violation:	26
[04/20 14:50:15     96s] *info: Placed = 52            
[04/20 14:50:15     96s] *info: Unplaced = 0           
[04/20 14:50:15     96s] Placement Density:100.72%(261/259)
[04/20 14:50:15     96s] Placement Density (including fixed std cells):100.72%(261/259)
[04/20 14:50:15     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1630.5M
[04/20 14:50:16     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.184, MEM:1630.5M
[04/20 14:50:16     96s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:02.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1630.5M)
[04/20 14:50:16     96s] OPERPROF: Finished checkPlace at level 1, CPU:0.090, REAL:1.597, MEM:1630.5M
[04/20 14:50:16     96s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[04/20 14:50:16     96s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[04/20 14:50:17     96s] 
[04/20 14:50:17     96s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/20 14:50:17     96s] *** Changed status on (0) nets in Clock.
[04/20 14:50:17     96s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1630.5M) ***
[04/20 14:50:17     96s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[04/20 14:50:18     96s] % Begin globalDetailRoute (date=04/20 14:50:17, mem=205.8M)
[04/20 14:50:18     96s] 
[04/20 14:50:18     96s] globalDetailRoute
[04/20 14:50:18     96s] 
[04/20 14:50:18     96s] ### Time Record (globalDetailRoute) is installed.
[04/20 14:50:18     96s] #Start globalDetailRoute on Sun Apr 20 14:50:18 2025
[04/20 14:50:18     96s] #
[04/20 14:50:18     96s] ### Time Record (Pre Callback) is installed.
[04/20 14:50:18     96s] ### Time Record (Pre Callback) is uninstalled.
[04/20 14:50:18     96s] ### Time Record (DB Import) is installed.
[04/20 14:50:18     96s] ### Time Record (Timing Data Generation) is installed.
[04/20 14:50:18     96s] #Generating timing data, please wait...
[04/20 14:50:18     96s] #59 total nets, 54 already routed, 54 will ignore in trialRoute
[04/20 14:50:18     96s] ### run_trial_route starts on Sun Apr 20 14:50:18 2025 with memory = 202.39 (MB), peak = 270.12 (MB)
[04/20 14:50:20     97s] ### run_trial_route cpu:00:00:00, real:00:00:02, mem:189.3 MB, peak:270.1 MB
[04/20 14:50:20     97s] ### dump_timing_file starts on Sun Apr 20 14:50:20 2025 with memory = 189.30 (MB), peak = 270.12 (MB)
[04/20 14:50:21     97s] ### extractRC starts on Sun Apr 20 14:50:21 2025 with memory = 187.82 (MB), peak = 270.12 (MB)
[04/20 14:50:22     97s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/20 14:50:22     97s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/20 14:50:22     97s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/20 14:50:22     97s] ### extractRC cpu:00:00:00, real:00:00:01, mem:174.6 MB, peak:270.1 MB
[04/20 14:50:22     97s] #Dump tif for version 2.1
[04/20 14:50:33     97s] End AAE Lib Interpolated Model. (MEM=1642.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:50:33     97s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/20 14:50:33     97s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/20 14:50:34     97s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3_viaB' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/20 14:50:34     97s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M5_M4_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/20 14:50:37     97s] Total number of fetched objects 59
[04/20 14:50:37     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/20 14:50:38     97s] End delay calculation. (MEM=1932.35 CPU=0:00:00.3 REAL=0:00:03.0)
[04/20 14:50:44     98s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:24, memory = 243.92 (MB), peak = 275.92 (MB)
[04/20 14:50:44     98s] ### dump_timing_file cpu:00:00:01, real:00:00:24, mem:243.9 MB, peak:275.9 MB
[04/20 14:50:44     98s] #Done generating timing data.
[04/20 14:50:45     98s] ### Time Record (Timing Data Generation) is uninstalled.
[04/20 14:50:45     98s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/20 14:50:47     98s] #ERROR (NRIG-92) INSTANCE adder3/ha_a_b/U3 is not placed on the manufacturing grid. All instances must be legally placed. Correct the placement before continuing.
[04/20 14:50:48     98s] ### Time Record (DB Import) is uninstalled.
[04/20 14:50:50     98s] #Cpu time = 00:00:02
[04/20 14:50:50     98s] #Elapsed time = 00:00:32
[04/20 14:50:50     98s] #Increased memory = 27.57 (MB)
[04/20 14:50:50     98s] #Total memory = 233.09 (MB)
[04/20 14:50:50     98s] #Peak memory = 275.92 (MB)
[04/20 14:50:50     98s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[04/20 14:50:50     98s] ### Time Record (globalDetailRoute) is uninstalled.
[04/20 14:50:51     98s] % End globalDetailRoute (date=04/20 14:50:51, total cpu=0:00:01.9, real=0:00:33.0, peak res=275.9M, current mem=233.7M)
[04/20 14:50:53     98s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/20 14:50:54     98s] #Default setup view is reset to analysis_default.
[04/20 14:50:54     98s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:51, memory = 235.52 (MB), peak = 275.92 (MB)
[04/20 14:50:56     98s] 
[04/20 14:50:56     98s] *** Summary of all messages that are not suppressed in this session:
[04/20 14:50:56     98s] Severity  ID               Count  Summary                                  
[04/20 14:50:56     98s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/20 14:50:56     98s] WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
[04/20 14:50:56     98s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/20 14:50:56     98s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/20 14:50:56     98s] *** Message Summary: 7 warning(s), 0 error(s)
[04/20 14:50:56     98s] 
[04/20 14:50:56     98s] ### Time Record (routeDesign) is uninstalled.
[04/20 14:50:56     98s] ### 
[04/20 14:50:56     98s] ###   Scalability Statistics
[04/20 14:50:56     98s] ### 
[04/20 14:50:56     98s] ### --------------------------------+----------------+----------------+----------------+
[04/20 14:50:56     98s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/20 14:50:56     98s] ### --------------------------------+----------------+----------------+----------------+
[04/20 14:50:56     98s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/20 14:50:56     98s] ###   Timing Data Generation        |        00:00:02|        00:00:27|             0.1|
[04/20 14:50:56     98s] ###   DB Import                     |        00:00:00|        00:00:03|             0.0|
[04/20 14:50:56     98s] ###   Entire Command                |        00:00:02|        00:00:52|             0.0|
[04/20 14:50:56     98s] ### --------------------------------+----------------+----------------+----------------+
[04/20 14:50:56     98s] ### 
[04/20 14:50:56     98s] #% End routeDesign (date=04/20 14:50:56, total cpu=0:00:02.5, real=0:00:53.0, peak res=275.9M, current mem=245.0M)
[04/20 14:50:56     98s] 0
[04/20 14:51:27    103s] <CMD> verify_drc
[04/20 14:51:27    103s]  *** Starting Verify DRC (MEM: 1616.3) ***
[04/20 14:51:27    103s] 
[04/20 14:51:28    103s] #create default rule from bind_ndr_rule rule=0x7f2082ba0ed0 0x7f209271c018
[04/20 14:51:29    103s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[04/20 14:51:29    103s]   VERIFY DRC ...... Starting Verification
[04/20 14:51:29    103s]   VERIFY DRC ...... Initializing
[04/20 14:51:29    103s]   VERIFY DRC ...... Deleting Existing Violations
[04/20 14:51:29    103s]   VERIFY DRC ...... Creating Sub-Areas
[04/20 14:51:29    103s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[04/20 14:51:29    103s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[04/20 14:51:29    103s]   VERIFY DRC ...... Using new threading
[04/20 14:51:29    103s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.840 23.180} 1 of 1
[04/20 14:51:30    103s]   VERIFY DRC ...... Sub-Area : 1 complete 422 Viols.
[04/20 14:51:30    103s] 
[04/20 14:51:30    103s]   Verification Complete : 422 Viols.
[04/20 14:51:30    103s] 
[04/20 14:51:30    103s]  Violation Summary By Layer and Type:
[04/20 14:51:30    103s] 
[04/20 14:51:30    103s] 	          Short   MetSpc   OffGrd   Totals
[04/20 14:51:30    103s] 	metal1      338       73        8      419
[04/20 14:51:30    103s] 	metal2        0        3        0        3
[04/20 14:51:30    103s] 	Totals      338       76        8      422
[04/20 14:51:30    103s] 
[04/20 14:51:30    103s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[04/20 14:51:30    103s] 
[04/20 14:53:21    120s] <CMD> getMultiCpuUsage -localCpu
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -disable_rules -quiet
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -quiet -area
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -quiet -layer_range
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -check_only -quiet
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[04/20 14:53:21    120s] <CMD> get_verify_drc_mode -limit -quiet
[04/20 14:53:32    120s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report cla4.drc.rpt -limit 1000
[04/20 14:53:32    120s] <CMD> verify_drc
[04/20 14:53:32    120s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[04/20 14:53:32    120s] #-report cla4.drc.rpt                    # string, default="", user setting
[04/20 14:53:32    120s]  *** Starting Verify DRC (MEM: 1683.9) ***
[04/20 14:53:32    120s] 
[04/20 14:53:32    120s]   VERIFY DRC ...... Starting Verification
[04/20 14:53:32    120s]   VERIFY DRC ...... Initializing
[04/20 14:53:32    120s]   VERIFY DRC ...... Deleting Existing Violations
[04/20 14:53:32    120s]   VERIFY DRC ...... Creating Sub-Areas
[04/20 14:53:32    120s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[04/20 14:53:32    120s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[04/20 14:53:32    120s]   VERIFY DRC ...... Using new threading
[04/20 14:53:32    120s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.840 23.180} 1 of 1
[04/20 14:53:33    121s]   VERIFY DRC ...... Sub-Area : 1 complete 422 Viols.
[04/20 14:53:33    121s] 
[04/20 14:53:33    121s]   Verification Complete : 422 Viols.
[04/20 14:53:33    121s] 
[04/20 14:53:33    121s]  Violation Summary By Layer and Type:
[04/20 14:53:33    121s] 
[04/20 14:53:33    121s] 	          Short   MetSpc   OffGrd   Totals
[04/20 14:53:33    121s] 	metal1      338       73        8      419
[04/20 14:53:33    121s] 	metal2        0        3        0        3
[04/20 14:53:33    121s] 	Totals      338       76        8      422
[04/20 14:53:33    121s] 
[04/20 14:53:33    121s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[04/20 14:53:33    121s] 
[04/20 14:53:33    121s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/20 14:54:36    129s] <CMD> setEditMode -type regular
[04/20 14:54:36    129s] <CMD> zoomBox 21.07 18.475 22.12 19.525
[04/20 14:54:46    129s] <CMD> zoomBox 21.27650 18.63550 21.85450 19.18450
[04/20 14:54:47    129s] <CMD> zoomBox 21.23000 18.60350 21.91050 19.24950
[04/20 14:54:49    129s] <CMD> zoomBox 20.82300 18.33250 22.35700 19.78900
[04/20 14:54:50    129s] <CMD> zoomBox 19.33850 17.32100 24.12700 21.86750
[04/20 14:54:52    129s] <CMD> zoomBox 17.49050 16.00600 26.66500 24.71700
[04/20 14:54:57    130s] 
[04/20 14:54:57    130s] *** Memory Usage v#1 (Current mem = 1678.613M, initial mem = 284.219M) ***
[04/20 14:54:57    130s] 
[04/20 14:54:57    130s] *** Summary of all messages that are not suppressed in this session:
[04/20 14:54:57    130s] Severity  ID               Count  Summary                                  
[04/20 14:54:57    130s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[04/20 14:54:57    130s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/20 14:54:57    130s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/20 14:54:57    130s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/20 14:54:57    130s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/20 14:54:57    130s] WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
[04/20 14:54:57    130s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/20 14:54:57    130s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/20 14:54:57    130s] ERROR     IMPSYT-7329          1  Cannot load design with init_design, aft...
[04/20 14:54:57    130s] ERROR     IMPSYT-6692          1  Invalid return code while executing '%s'...
[04/20 14:54:57    130s] ERROR     IMPSYT-6693          1  Error message: %s: %s.                   
[04/20 14:54:57    130s] WARNING   IMPVL-159           62  Pin '%s' of cell '%s' is defined in LEF ...
[04/20 14:54:57    130s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/20 14:54:57    130s] WARNING   IMPVFG-1198          2  The number of CPUs requested %d is large...
[04/20 14:54:57    130s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[04/20 14:54:57    130s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[04/20 14:54:57    130s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/20 14:54:57    130s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[04/20 14:54:57    130s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/20 14:54:57    130s] *** Message Summary: 101 warning(s), 4 error(s)
[04/20 14:54:57    130s] 
[04/20 14:54:57    130s] --- Ending "Innovus" (totcpu=0:02:11, real=0:17:51, mem=1678.6M) ---
