--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml calculator.twx calculator.ncd -o calculator.twr
calculator.pcf -ucf test_pins.ucf

Design file:              calculator.ncd
Physical constraint file: calculator.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock b1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
b3          |    0.860(F)|    1.404(F)|q4/f_not0001      |   0.000|
b4          |    1.645(F)|    1.531(F)|q4/f_not0001      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock b2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
b3          |    0.031(F)|    2.440(F)|q4/f_not0001      |   0.000|
b4          |    0.816(F)|    2.567(F)|q4/f_not0001      |   0.000|
------------+------------+------------+------------------+--------+

Clock osc to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
lcd_4       |    9.483(R)|osc_BUFGP         |   0.000|
lcd_5       |    9.595(R)|osc_BUFGP         |   0.000|
lcd_6       |    9.465(R)|osc_BUFGP         |   0.000|
lcd_7       |    9.324(R)|osc_BUFGP         |   0.000|
lcd_e       |    9.395(R)|osc_BUFGP         |   0.000|
lcd_rs      |    9.405(R)|osc_BUFGP         |   0.000|
lcd_rw      |    9.390(R)|osc_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock b1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
b1             |         |         |    1.496|    1.496|
b2             |         |         |    2.570|    2.570|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock b2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
b1             |         |         |    0.667|    0.667|
b2             |         |         |    1.741|    1.741|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock osc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
b1             |         |    5.356|         |         |
b2             |         |    5.356|         |         |
osc            |    5.457|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 09 22:44:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



