<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="yuv_filter" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.i.load.4" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:80:6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="yuv_filter" Length="variable" Direction="read" AccessID="scevgep33seq" OrigID="for.inc.i.load.8" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="in_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="yuv_filter" Length="variable" Direction="read" AccessID="scevgep34seq" OrigID="for.inc.i.load.12" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="out_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv_filter" Length="variable" Direction="write" AccessID="scevgep35seq" OrigID="for.body10.i.store.58" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="out_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv_filter" Length="variable" Direction="write" AccessID="scevgep36seq" OrigID="for.body10.i.store.61" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="out_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv_filter" Length="variable" Direction="write" AccessID="scevgep37seq" OrigID="for.body10.i.store.64" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:75:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="in_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:75:4" LoopName="RGB2YUV_LOOP_X" ParentFunc="yuv_filter" OrigID="scevgepseq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:75:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="in_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:75:4" LoopName="RGB2YUV_LOOP_X" ParentFunc="yuv_filter" OrigID="scevgep33seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:75:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="in_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:75:4" LoopName="RGB2YUV_LOOP_X" ParentFunc="yuv_filter" OrigID="scevgep34seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="out_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4" LoopName="YUV2RGB_LOOP_X" ParentFunc="yuv_filter" OrigID="scevgep35seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="out_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4" LoopName="YUV2RGB_LOOP_X" ParentFunc="yuv_filter" OrigID="scevgep36seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="out_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4" LoopName="YUV2RGB_LOOP_X" ParentFunc="yuv_filter" OrigID="scevgep37seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="out_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv_filter" OrigID="scevgep35seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="out_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv_filter" OrigID="scevgep36seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="out_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" LoopName="YUV2RGB_LOOP_Y" ParentFunc="yuv_filter" OrigID="scevgep37seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="in_channels_ch1" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="yuv_filter" OrigID="scevgepseq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="in_channels_ch2" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="yuv_filter" OrigID="scevgep33seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="in_channels_ch3" LoopLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" LoopName="RGB2YUV_LOOP_Y" ParentFunc="yuv_filter" OrigID="scevgep34seq" OrigAccess-DebugLoc="E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7" OrigDirection="read"/>
</VitisHLS:BurstInfo>

