// Seed: 3312768264
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    output wire id_5,
    input tri id_6,
    input wire id_7,
    input supply0 id_8,
    output supply1 id_9,
    input wor id_10,
    input wire id_11,
    output uwire id_12,
    input tri0 id_13,
    output wand id_14,
    output uwire id_15,
    input supply0 id_16,
    input supply0 id_17
);
  assign id_14 = id_16;
  assign module_1.id_20 = 0;
  parameter id_19 = 1;
endmodule
module module_1 #(
    parameter id_25 = 32'd60,
    parameter id_29 = 32'd82
) (
    input wand id_0,
    output supply1 id_1,
    input wire id_2,
    input wor id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    inout tri0 id_7,
    input tri0 id_8,
    input wire id_9,
    output uwire id_10,
    output wire id_11,
    input supply1 id_12,
    input tri id_13
    , id_52,
    input wor id_14,
    output tri1 id_15,
    input wire id_16,
    input supply1 id_17,
    output tri id_18,
    input tri1 id_19
    , id_53,
    output tri0 id_20,
    input wor id_21,
    input supply1 id_22,
    input wire id_23,
    input wand id_24,
    input wor _id_25,
    output wor id_26,
    input tri1 id_27,
    input wire id_28,
    input uwire _id_29,
    output wand id_30,
    output wire id_31,
    input wire id_32,
    output uwire id_33,
    input tri1 id_34,
    output wire id_35,
    input supply1 id_36,
    input tri1 id_37,
    input tri id_38,
    input wor id_39,
    output supply0 id_40,
    output supply0 id_41,
    input supply0 id_42,
    output wor id_43,
    input tri1 id_44,
    input tri1 id_45,
    input wand id_46,
    input tri0 id_47,
    input wand id_48,
    input wand id_49,
    input wire id_50
);
  wire id_54;
  ;
  module_0 modCall_1 (
      id_41,
      id_22,
      id_13,
      id_14,
      id_42,
      id_30,
      id_9,
      id_27,
      id_39,
      id_26,
      id_6,
      id_34,
      id_41,
      id_9,
      id_41,
      id_1,
      id_44,
      id_16
  );
  wire [id_29 : id_25  -  1] id_55;
endmodule
