// Seed: 1056992031
module module_0 (
    input  uwire module_0,
    output tri   id_1
);
  wire id_3;
  specify
    (id_4 + => id_5) = 1;
  endspecify
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input supply0 id_10,
    output wor id_11,
    output wire id_12,
    input supply1 id_13,
    input wor id_14,
    output tri0 id_15,
    input uwire id_16,
    output wand id_17,
    input uwire id_18,
    output tri0 id_19,
    output supply1 id_20,
    output supply0 id_21
);
  wire id_23;
  module_0(
      id_0, id_11
  );
endmodule
