Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dc6371e7c1b64da89f27baac9c4c2db8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_rgb2ycbcr_func_synth xil_defaultlib.tb_rgb2ycbcr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.c_addsub_1_xbip_pipe_v3_0_4_viv
Compiling module unisims_ver.DSP48E1(ADREG=0,DREG=0,INMODEREG...
Compiling module xil_defaultlib.c_addsub_1_xbip_dsp48e1_wrapper_...
Compiling module xil_defaultlib.c_addsub_1_xbip_dsp48_addsub_syn...
Compiling module xil_defaultlib.c_addsub_1_xbip_dsp48_addsub_v3_...
Compiling module xil_defaultlib.c_addsub_1_xbip_addsub_v3_0_4_vi...
Compiling module xil_defaultlib.c_addsub_1_c_addsub_v12_0_11_viv
Compiling module xil_defaultlib.c_addsub_1_c_addsub_v12_0_11
Compiling module xil_defaultlib.c_addsub_1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.delay
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.delay_0
Compiling module xil_defaultlib.delay_1
Compiling module xil_defaultlib.delay_line
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.mult_gen_1_dsp
Compiling module xil_defaultlib.mult_gen_1_mult_gen_v12_0_13_viv
Compiling module xil_defaultlib.mult_gen_1_mult_gen_v12_0_13
Compiling module xil_defaultlib.mult_gen_1
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.tb_rgb2ycbcr
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rgb2ycbcr_func_synth
