# PCIe Hard IP Block [empty]

Працює через **Avalon-ST** interface.

Links

1. [Down to the TLP: How PCI express devices talk (Part I)](http://xillybus.com/tutorials/pci-express-tlp-pcie-primer-tutorial-guide-1)
2. [https://stackoverflow.com/questions/49050847/how-is-pci-segmentdomain-related-to-multiple-host-bridgesor-root-bridges](https://stackoverflow.com/questions/49050847/how-is-pci-segmentdomain-related-to-multiple-host-bridgesor-root-bridges)
3. [https://www.cse.iitb.ac.in/~cs330/pci_exp.pdf](https://www.cse.iitb.ac.in/~cs330/pci_exp.pdf)
4. [PCI Express Base 4.0 Rev0.3](https://astralvx.com/storage/2020/11/PCI_Express_Base_4.0_Rev0.3_February19-2014.pdf)
5. [Intel Arria 10 and Intel Cyclone 10 GX Avalon Memory-Mapped (Avalon-MM) Interface for PCI Express* User Guide](https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=&ved=2ahUKEwjrhu-bjtv8AhWIposKHUrcB6sQFnoECAoQAQ&url=https%3A%2F%2Fwww.intel.com%2Fprogrammable%2Ftechnical-pdfs%2F683724.pdf&usg=AOvVaw3a-nE7Yu20V-F8ou9scjf1) (download)
6. [Intel Arria 10 and Intel Cyclone 10 GX Avalon Streaming Interface for PCI Express* User Guide](https://www.intel.com/content/www/us/en/docs/programmable/683647/18-0/datasheet.html)
7. [ug pci express.pdf](https://static6.arrow.com/aropdfconversion/87ae7171f324fca79ad75c9c3f6b13d10e0e88c9/ug_pci_express.pdf)
8. [PCI Express High Performance Reference Design](https://www.intel.com/programmable/technical-pdfs/655010.pdf)
9. [Linux PCI Bus Subsystem](https://docs.kernel.org/PCI/index.html)