#! /classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/system.vpi";
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/c2s2/easybuild-rhel/software/iverilog/12.0-GCCcore-13.2.0/lib/ivl/v2009.vpi";
S_0x277b620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2757190 .scope module, "systolic" "systolic" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "sys_data_in_11";
    .port_info 3 /INPUT 32 "sys_data_in_21";
    .port_info 4 /INPUT 32 "sys_data_in_31";
    .port_info 5 /INPUT 32 "sys_data_in_41";
    .port_info 6 /INPUT 1 "sys_start_1";
    .port_info 7 /INPUT 1 "sys_start_2";
    .port_info 8 /INPUT 1 "sys_start_3";
    .port_info 9 /INPUT 1 "sys_start_4";
    .port_info 10 /OUTPUT 32 "sys_data_out_41";
    .port_info 11 /OUTPUT 32 "sys_data_out_42";
    .port_info 12 /OUTPUT 32 "sys_data_out_43";
    .port_info 13 /OUTPUT 32 "sys_data_out_44";
    .port_info 14 /OUTPUT 1 "sys_valid_out_41";
    .port_info 15 /OUTPUT 1 "sys_valid_out_42";
    .port_info 16 /OUTPUT 1 "sys_valid_out_43";
    .port_info 17 /OUTPUT 1 "sys_valid_out_44";
    .port_info 18 /INPUT 32 "sys_weight_in_11";
    .port_info 19 /INPUT 32 "sys_weight_in_12";
    .port_info 20 /INPUT 32 "sys_weight_in_13";
    .port_info 21 /INPUT 32 "sys_weight_in_14";
    .port_info 22 /INPUT 1 "sys_accept_w_1";
    .port_info 23 /INPUT 1 "sys_accept_w_2";
    .port_info 24 /INPUT 1 "sys_accept_w_3";
    .port_info 25 /INPUT 1 "sys_accept_w_4";
    .port_info 26 /INPUT 1 "sys_switch_in";
    .port_info 27 /INPUT 32 "ub_rd_col_size_in";
    .port_info 28 /INPUT 1 "ub_rd_col_size_valid_in";
P_0x278f530 .param/l "SYSTOLIC_ARRAY_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
L_0x2839590 .functor BUFZ 32, v0x27ea760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2839650 .functor BUFZ 32, v0x27f10e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2839710 .functor BUFZ 32, v0x27f79f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28397d0 .functor BUFZ 32, v0x27fe300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x28398c0 .functor BUFZ 1, v0x27eaad0_0, C4<0>, C4<0>, C4<0>;
L_0x2839930 .functor BUFZ 1, v0x27f1430_0, C4<0>, C4<0>, C4<0>;
L_0x28399e0 .functor BUFZ 1, v0x27f7d40_0, C4<0>, C4<0>, C4<0>;
L_0x2839a50 .functor BUFZ 1, v0x27fe650_0, C4<0>, C4<0>, C4<0>;
o0x7f1f7561cfa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x27fede0_0 .net "clk", 0 0, o0x7f1f7561cfa8;  0 drivers
L_0x7f1f755d3018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x27ff0b0_0 .net "pe_enabled", 3 0, L_0x7f1f755d3018;  1 drivers
v0x27ff190_0 .net "pe_input_out_11", 31 0, v0x279bf80_0;  1 drivers
v0x27ff260_0 .net "pe_input_out_12", 31 0, v0x27a26f0_0;  1 drivers
v0x27ff320_0 .net "pe_input_out_13", 31 0, v0x27a8ed0_0;  1 drivers
v0x27ff3e0_0 .net "pe_input_out_21", 31 0, v0x27b5e80_0;  1 drivers
v0x27ff4a0_0 .net "pe_input_out_22", 31 0, v0x27bc6e0_0;  1 drivers
v0x27ff560_0 .net "pe_input_out_23", 31 0, v0x27c2eb0_0;  1 drivers
v0x27ff620_0 .net "pe_input_out_31", 31 0, v0x27d0120_0;  1 drivers
v0x27ff6e0_0 .net "pe_input_out_32", 31 0, v0x27d6b20_0;  1 drivers
v0x27ff7a0_0 .net "pe_input_out_33", 31 0, v0x27dd3c0_0;  1 drivers
v0x27ff860_0 .net "pe_input_out_41", 31 0, v0x27ea590_0;  1 drivers
v0x27ff920_0 .net "pe_input_out_42", 31 0, v0x27f0ef0_0;  1 drivers
v0x27ff9e0_0 .net "pe_input_out_43", 31 0, v0x27f7800_0;  1 drivers
v0x27ffaa0_0 .net "pe_psum_out_11", 31 0, v0x279c100_0;  1 drivers
v0x27ffb60_0 .net "pe_psum_out_12", 31 0, v0x27a2890_0;  1 drivers
v0x27ffc20_0 .net "pe_psum_out_13", 31 0, v0x27a9070_0;  1 drivers
v0x27ffce0_0 .net "pe_psum_out_14", 31 0, v0x27af870_0;  1 drivers
v0x27ffda0_0 .net "pe_psum_out_21", 31 0, v0x27b6050_0;  1 drivers
v0x27ffe60_0 .net "pe_psum_out_22", 31 0, v0x27bc8d0_0;  1 drivers
v0x27fff20_0 .net "pe_psum_out_23", 31 0, v0x27c30a0_0;  1 drivers
v0x27fffe0_0 .net "pe_psum_out_24", 31 0, v0x27c9870_0;  1 drivers
v0x28000a0_0 .net "pe_psum_out_31", 31 0, v0x27d02f0_0;  1 drivers
v0x2800160_0 .net "pe_psum_out_32", 31 0, v0x27d6d10_0;  1 drivers
v0x2800220_0 .net "pe_psum_out_33", 31 0, v0x27dd5b0_0;  1 drivers
v0x28002e0_0 .net "pe_psum_out_34", 31 0, v0x27e3ee0_0;  1 drivers
v0x28003a0_0 .net "pe_psum_out_41", 31 0, v0x27ea760_0;  1 drivers
v0x2800460_0 .net "pe_psum_out_42", 31 0, v0x27f10e0_0;  1 drivers
v0x2800530_0 .net "pe_psum_out_43", 31 0, v0x27f79f0_0;  1 drivers
v0x2800600_0 .net "pe_psum_out_44", 31 0, v0x27fe300_0;  1 drivers
v0x28006d0_0 .net "pe_switch_out_11", 0 0, v0x279c310_0;  1 drivers
v0x2800770_0 .net "pe_switch_out_12", 0 0, v0x27a2a80_0;  1 drivers
v0x2800810_0 .net "pe_switch_out_13", 0 0, v0x27a9260_0;  1 drivers
v0x2800ac0_0 .net "pe_switch_out_14", 0 0, v0x27afa60_0;  1 drivers
v0x2800b60_0 .net "pe_switch_out_21", 0 0, v0x27b6260_0;  1 drivers
v0x2800c50_0 .net "pe_switch_out_22", 0 0, v0x27bcae0_0;  1 drivers
v0x2800d40_0 .net "pe_switch_out_23", 0 0, v0x27c32b0_0;  1 drivers
v0x2800e30_0 .net "pe_switch_out_24", 0 0, v0x27c9a80_0;  1 drivers
v0x2800f20_0 .net "pe_switch_out_31", 0 0, v0x27d0470_0;  1 drivers
v0x2801010_0 .net "pe_switch_out_32", 0 0, v0x27d6e90_0;  1 drivers
v0x2801100_0 .net "pe_switch_out_33", 0 0, v0x27dd7c0_0;  1 drivers
v0x28011f0_0 .net "pe_switch_out_34", 0 0, v0x27e40f0_0;  1 drivers
v0x28012e0_0 .net "pe_switch_out_41", 0 0, v0x27ea970_0;  1 drivers
v0x2801380_0 .net "pe_switch_out_42", 0 0, v0x27f12f0_0;  1 drivers
v0x2801420_0 .net "pe_switch_out_43", 0 0, v0x27f7c00_0;  1 drivers
v0x28014c0_0 .net "pe_switch_out_44", 0 0, v0x27fe510_0;  1 drivers
v0x2801560_0 .net "pe_valid_out_11", 0 0, v0x279c490_0;  1 drivers
v0x2801650_0 .net "pe_valid_out_12", 0 0, v0x27a2bc0_0;  1 drivers
v0x2801740_0 .net "pe_valid_out_13", 0 0, v0x27a93a0_0;  1 drivers
v0x2801830_0 .net "pe_valid_out_14", 0 0, v0x27afba0_0;  1 drivers
v0x28018d0_0 .net "pe_valid_out_21", 0 0, v0x27b63e0_0;  1 drivers
v0x28019c0_0 .net "pe_valid_out_22", 0 0, v0x27bcc40_0;  1 drivers
v0x2801ab0_0 .net "pe_valid_out_23", 0 0, v0x27c3410_0;  1 drivers
v0x2801ba0_0 .net "pe_valid_out_24", 0 0, v0x27c9bc0_0;  1 drivers
v0x2801c40_0 .net "pe_valid_out_31", 0 0, v0x27d05d0_0;  1 drivers
v0x2801d30_0 .net "pe_valid_out_32", 0 0, v0x27d6fd0_0;  1 drivers
v0x2801e20_0 .net "pe_valid_out_33", 0 0, v0x27dd900_0;  1 drivers
v0x2801f10_0 .net "pe_valid_out_34", 0 0, v0x27e4230_0;  1 drivers
v0x2801fb0_0 .net "pe_valid_out_41", 0 0, v0x27eaad0_0;  1 drivers
v0x28020a0_0 .net "pe_valid_out_42", 0 0, v0x27f1430_0;  1 drivers
v0x2802190_0 .net "pe_valid_out_43", 0 0, v0x27f7d40_0;  1 drivers
v0x2802280_0 .net "pe_valid_out_44", 0 0, v0x27fe650_0;  1 drivers
v0x2802320_0 .net "pe_weight_out_11", 31 0, v0x279c630_0;  1 drivers
v0x2802410_0 .net "pe_weight_out_12", 31 0, v0x27a2d40_0;  1 drivers
v0x2802500_0 .net "pe_weight_out_13", 31 0, v0x27a9520_0;  1 drivers
v0x2802a00_0 .net "pe_weight_out_14", 31 0, v0x27afd20_0;  1 drivers
v0x2802af0_0 .net "pe_weight_out_21", 31 0, v0x27b6560_0;  1 drivers
v0x2802be0_0 .net "pe_weight_out_22", 31 0, v0x27bcda0_0;  1 drivers
v0x2802cd0_0 .net "pe_weight_out_23", 31 0, v0x27c3570_0;  1 drivers
v0x2802dc0_0 .net "pe_weight_out_24", 31 0, v0x27c9d20_0;  1 drivers
v0x2802eb0_0 .net "pe_weight_out_31", 31 0, v0x27d0750_0;  1 drivers
v0x2802fa0_0 .net "pe_weight_out_32", 31 0, v0x27d7130_0;  1 drivers
v0x2803090_0 .net "pe_weight_out_33", 31 0, v0x27dda60_0;  1 drivers
v0x2803180_0 .net "pe_weight_out_34", 31 0, v0x27e4390_0;  1 drivers
o0x7f1f7561d1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2803270_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  0 drivers
o0x7f1f7561cfd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2803310_0 .net "sys_accept_w_1", 0 0, o0x7f1f7561cfd8;  0 drivers
o0x7f1f7561e418 .functor BUFZ 1, C4<z>; HiZ drive
v0x28033b0_0 .net "sys_accept_w_2", 0 0, o0x7f1f7561e418;  0 drivers
o0x7f1f7561f7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x28034e0_0 .net "sys_accept_w_3", 0 0, o0x7f1f7561f7c8;  0 drivers
o0x7f1f75620b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x2803610_0 .net "sys_accept_w_4", 0 0, o0x7f1f75620b78;  0 drivers
o0x7f1f7561cc48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2803740_0 .net "sys_data_in_11", 31 0, o0x7f1f7561cc48;  0 drivers
o0x7f1f75621bc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x28037e0_0 .net "sys_data_in_21", 31 0, o0x7f1f75621bc8;  0 drivers
o0x7f1f756268a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2803880_0 .net "sys_data_in_31", 31 0, o0x7f1f756268a8;  0 drivers
o0x7f1f7562b588 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2803920_0 .net "sys_data_in_41", 31 0, o0x7f1f7562b588;  0 drivers
v0x28039c0_0 .net "sys_data_out_41", 31 0, L_0x2839590;  1 drivers
v0x2803a80_0 .net "sys_data_out_42", 31 0, L_0x2839650;  1 drivers
v0x2803b60_0 .net "sys_data_out_43", 31 0, L_0x2839710;  1 drivers
v0x2803c40_0 .net "sys_data_out_44", 31 0, L_0x28397d0;  1 drivers
o0x7f1f7561d0f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2803d20_0 .net "sys_start_1", 0 0, o0x7f1f7561d0f8;  0 drivers
o0x7f1f75621fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2803dc0_0 .net "sys_start_2", 0 0, o0x7f1f75621fe8;  0 drivers
o0x7f1f75626cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2803e60_0 .net "sys_start_3", 0 0, o0x7f1f75626cc8;  0 drivers
o0x7f1f7562b9a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2803f00_0 .net "sys_start_4", 0 0, o0x7f1f7562b9a8;  0 drivers
o0x7f1f7561d098 .functor BUFZ 1, C4<z>; HiZ drive
v0x2803fa0_0 .net "sys_switch_in", 0 0, o0x7f1f7561d098;  0 drivers
v0x2804040_0 .net "sys_valid_out_41", 0 0, L_0x28398c0;  1 drivers
v0x28040e0_0 .net "sys_valid_out_42", 0 0, L_0x2839930;  1 drivers
v0x2804180_0 .net "sys_valid_out_43", 0 0, L_0x28399e0;  1 drivers
v0x2804220_0 .net "sys_valid_out_44", 0 0, L_0x2839a50;  1 drivers
o0x7f1f7561d158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x28042c0_0 .net "sys_weight_in_11", 31 0, o0x7f1f7561d158;  0 drivers
o0x7f1f7561e538 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2804360_0 .net "sys_weight_in_12", 31 0, o0x7f1f7561e538;  0 drivers
o0x7f1f7561f8e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2804400_0 .net "sys_weight_in_13", 31 0, o0x7f1f7561f8e8;  0 drivers
o0x7f1f75620c98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x28044a0_0 .net "sys_weight_in_14", 31 0, o0x7f1f75620c98;  0 drivers
o0x7f1f7562f818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2804540_0 .net "ub_rd_col_size_in", 31 0, o0x7f1f7562f818;  0 drivers
o0x7f1f7562f848 .functor BUFZ 1, C4<z>; HiZ drive
v0x2804600_0 .net "ub_rd_col_size_valid_in", 0 0, o0x7f1f7562f848;  0 drivers
L_0x2816c50 .part L_0x7f1f755d3018, 0, 1;
L_0x2819160 .part L_0x7f1f755d3018, 1, 1;
L_0x281b550 .part L_0x7f1f755d3018, 2, 1;
L_0x281dd40 .part L_0x7f1f755d3018, 3, 1;
L_0x2820140 .part L_0x7f1f755d3018, 0, 1;
L_0x28224e0 .part L_0x7f1f755d3018, 1, 1;
L_0x28250d0 .part L_0x7f1f755d3018, 2, 1;
L_0x2827380 .part L_0x7f1f755d3018, 3, 1;
L_0x28296a0 .part L_0x7f1f755d3018, 0, 1;
L_0x282b9b0 .part L_0x7f1f755d3018, 1, 1;
L_0x282dcd0 .part L_0x7f1f755d3018, 2, 1;
L_0x282ffe0 .part L_0x7f1f755d3018, 3, 1;
L_0x2832360 .part L_0x7f1f755d3018, 0, 1;
L_0x28245c0 .part L_0x7f1f755d3018, 1, 1;
L_0x2837150 .part L_0x7f1f755d3018, 2, 1;
L_0x2839460 .part L_0x7f1f755d3018, 3, 1;
S_0x2732d00 .scope module, "pe11" "pe" 3 149, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x278fb70 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x279ba90_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x279bb50_0 .net "mac_out", 31 0, v0x279a2b0_0;  1 drivers
v0x279bc40_0 .net "mult_out", 31 0, v0x279b570_0;  1 drivers
v0x279bd10_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561cfd8;  alias, 0 drivers
v0x279bdb0_0 .net "pe_enabled", 0 0, L_0x2816c50;  1 drivers
v0x279bec0_0 .net "pe_input_in", 31 0, o0x7f1f7561cc48;  alias, 0 drivers
v0x279bf80_0 .var "pe_input_out", 31 0;
L_0x7f1f755d3570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x279c040_0 .net "pe_psum_in", 31 0, L_0x7f1f755d3570;  1 drivers
v0x279c100_0 .var "pe_psum_out", 31 0;
v0x279c250_0 .net "pe_switch_in", 0 0, o0x7f1f7561d098;  alias, 0 drivers
v0x279c310_0 .var "pe_switch_out", 0 0;
v0x279c3d0_0 .net "pe_valid_in", 0 0, o0x7f1f7561d0f8;  alias, 0 drivers
v0x279c490_0 .var "pe_valid_out", 0 0;
v0x279c550_0 .net "pe_weight_in", 31 0, o0x7f1f7561d158;  alias, 0 drivers
v0x279c630_0 .var "pe_weight_out", 31 0;
v0x279c710_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x279c7d0_0 .var "weight_reg_active", 31 0;
v0x279c9d0_0 .var "weight_reg_inactive", 31 0;
E_0x24955f0/0 .event negedge, v0x279c710_0;
E_0x24955f0/1 .event posedge, v0x279ba90_0;
E_0x24955f0 .event/or E_0x24955f0/0, E_0x24955f0/1;
S_0x270e810 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x2732d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x2790800 .param/str "FORMAT" 0 5 2, "FP32";
P_0x2790840 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x2790880 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27908c0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x2799170_0 .net "a", 31 0, v0x279b570_0;  alias, 1 drivers
v0x2799270_0 .net "a_exp", 7 0, L_0x2804bf0;  1 drivers
v0x2799350_0 .net "a_inf", 0 0, L_0x2627b40;  1 drivers
v0x27993f0_0 .net "a_mant", 22 0, L_0x2804d20;  1 drivers
v0x27994d0_0 .var "a_mant_ext", 23 0;
v0x27995b0_0 .net "a_nan", 0 0, L_0x26706d0;  1 drivers
v0x2799670_0 .net "a_sign", 0 0, L_0x2804b50;  1 drivers
v0x2799730_0 .net "a_zero", 0 0, L_0x2816160;  1 drivers
v0x27997f0_0 .net "b", 31 0, L_0x7f1f755d3570;  alias, 1 drivers
v0x27998d0_0 .net "b_exp", 7 0, L_0x2804e60;  1 drivers
v0x27999b0_0 .net "b_inf", 0 0, L_0x26035a0;  1 drivers
v0x2799a70_0 .net "b_mant", 22 0, L_0x2804f00;  1 drivers
v0x2799b50_0 .var "b_mant_ext", 23 0;
v0x2799c30_0 .net "b_nan", 0 0, L_0x264c080;  1 drivers
v0x2799cf0_0 .net "b_sign", 0 0, L_0x2804dc0;  1 drivers
v0x2799db0_0 .net "b_zero", 0 0, L_0x25ded00;  1 drivers
v0x2799e70_0 .var/i "exp_diff_i", 31 0;
v0x2799f50_0 .var/i "i", 31 0;
v0x279a030_0 .var/i "larger_exp_i", 31 0;
v0x279a110_0 .var "mant_sub", 24 0;
v0x279a1f0_0 .var "normalize_done", 0 0;
v0x279a2b0_0 .var "result", 31 0;
v0x279a390_0 .var/i "result_exp_i", 31 0;
v0x279a470_0 .var "result_sign", 0 0;
v0x279a530_0 .var/i "shift", 31 0;
v0x279a610_0 .var "sum_mant", 24 0;
L_0x2804b50 .part v0x279b570_0, 31, 1;
L_0x2804bf0 .part v0x279b570_0, 23, 8;
L_0x2804d20 .part v0x279b570_0, 0, 23;
L_0x2804dc0 .part L_0x7f1f755d3570, 31, 1;
L_0x2804e60 .part L_0x7f1f755d3570, 23, 8;
L_0x2804f00 .part L_0x7f1f755d3570, 0, 23;
S_0x26ea380 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x270e810;
 .timescale -9 -12;
L_0x26706d0 .functor AND 1, L_0x2805070, L_0x28152e0, C4<1>, C4<1>;
L_0x264c080 .functor AND 1, L_0x2815510, L_0x28157c0, C4<1>, C4<1>;
L_0x2627b40 .functor AND 1, L_0x28159e0, L_0x2815ca0, C4<1>, C4<1>;
L_0x26035a0 .functor AND 1, L_0x2815e30, L_0x2816020, C4<1>, C4<1>;
L_0x2816160 .functor AND 1, L_0x2816270, L_0x2816550, C4<1>, C4<1>;
L_0x25ded00 .functor AND 1, L_0x2816730, L_0x2816990, C4<1>, C4<1>;
v0x26037a0_0 .net *"_ivl_10", 31 0, L_0x2805160;  1 drivers
L_0x7f1f755d30a8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x25dee60_0 .net *"_ivl_13", 8 0, L_0x7f1f755d30a8;  1 drivers
L_0x7f1f755d30f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x25def00_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d30f0;  1 drivers
v0x25ba510_0 .net *"_ivl_16", 0 0, L_0x28152e0;  1 drivers
L_0x7f1f755d3138 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x25ba5b0_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d3138;  1 drivers
v0x2595bc0_0 .net *"_ivl_22", 0 0, L_0x2815510;  1 drivers
v0x2595c60_0 .net *"_ivl_24", 31 0, L_0x2815680;  1 drivers
L_0x7f1f755d3180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x2797950_0 .net *"_ivl_27", 8 0, L_0x7f1f755d3180;  1 drivers
L_0x7f1f755d31c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2797a30_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d31c8;  1 drivers
v0x2797b10_0 .net *"_ivl_30", 0 0, L_0x28157c0;  1 drivers
L_0x7f1f755d3210 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x2797bd0_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d3210;  1 drivers
v0x2797cb0_0 .net *"_ivl_36", 0 0, L_0x28159e0;  1 drivers
v0x2797d70_0 .net *"_ivl_38", 31 0, L_0x2815ad0;  1 drivers
L_0x7f1f755d3258 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x2797e50_0 .net *"_ivl_41", 8 0, L_0x7f1f755d3258;  1 drivers
L_0x7f1f755d32a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2797f30_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d32a0;  1 drivers
v0x2798010_0 .net *"_ivl_44", 0 0, L_0x2815ca0;  1 drivers
L_0x7f1f755d32e8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27980d0_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d32e8;  1 drivers
v0x27981b0_0 .net *"_ivl_50", 0 0, L_0x2815e30;  1 drivers
v0x2798270_0 .net *"_ivl_52", 31 0, L_0x2815f80;  1 drivers
L_0x7f1f755d3330 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x2798350_0 .net *"_ivl_55", 8 0, L_0x7f1f755d3330;  1 drivers
L_0x7f1f755d3378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2798430_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d3378;  1 drivers
v0x2798510_0 .net *"_ivl_58", 0 0, L_0x2816020;  1 drivers
L_0x7f1f755d3060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27985d0_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d3060;  1 drivers
L_0x7f1f755d33c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27986b0_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d33c0;  1 drivers
v0x2798790_0 .net *"_ivl_64", 0 0, L_0x2816270;  1 drivers
v0x2798850_0 .net *"_ivl_66", 31 0, L_0x28163a0;  1 drivers
L_0x7f1f755d3408 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x2798930_0 .net *"_ivl_69", 8 0, L_0x7f1f755d3408;  1 drivers
L_0x7f1f755d3450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2798a10_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d3450;  1 drivers
v0x2798af0_0 .net *"_ivl_72", 0 0, L_0x2816550;  1 drivers
L_0x7f1f755d3498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x2798bb0_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d3498;  1 drivers
v0x2798c90_0 .net *"_ivl_78", 0 0, L_0x2816730;  1 drivers
v0x2798d50_0 .net *"_ivl_8", 0 0, L_0x2805070;  1 drivers
v0x2798e10_0 .net *"_ivl_80", 31 0, L_0x2816860;  1 drivers
L_0x7f1f755d34e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x2798ef0_0 .net *"_ivl_83", 8 0, L_0x7f1f755d34e0;  1 drivers
L_0x7f1f755d3528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2798fd0_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d3528;  1 drivers
v0x27990b0_0 .net *"_ivl_86", 0 0, L_0x2816990;  1 drivers
E_0x2494c40/0 .event anyedge, v0x27995b0_0, v0x2799c30_0, v0x2799350_0, v0x27999b0_0;
E_0x2494c40/1 .event anyedge, v0x2799670_0, v0x2799cf0_0, v0x2799730_0, v0x2799db0_0;
E_0x2494c40/2 .event anyedge, v0x27997f0_0, v0x2799170_0, v0x2799270_0, v0x27993f0_0;
E_0x2494c40/3 .event anyedge, v0x27998d0_0, v0x2799a70_0, v0x279a610_0, v0x279a610_0;
E_0x2494c40/4 .event anyedge, v0x279a610_0, v0x279a110_0, v0x279a390_0;
E_0x2494c40 .event/or E_0x2494c40/0, E_0x2494c40/1, E_0x2494c40/2, E_0x2494c40/3, E_0x2494c40/4;
L_0x2805070 .cmp/eq 8, L_0x2804bf0, L_0x7f1f755d3060;
L_0x2805160 .concat [ 23 9 0 0], L_0x2804d20, L_0x7f1f755d30a8;
L_0x28152e0 .cmp/ne 32, L_0x2805160, L_0x7f1f755d30f0;
L_0x2815510 .cmp/eq 8, L_0x2804e60, L_0x7f1f755d3138;
L_0x2815680 .concat [ 23 9 0 0], L_0x2804f00, L_0x7f1f755d3180;
L_0x28157c0 .cmp/ne 32, L_0x2815680, L_0x7f1f755d31c8;
L_0x28159e0 .cmp/eq 8, L_0x2804bf0, L_0x7f1f755d3210;
L_0x2815ad0 .concat [ 23 9 0 0], L_0x2804d20, L_0x7f1f755d3258;
L_0x2815ca0 .cmp/eq 32, L_0x2815ad0, L_0x7f1f755d32a0;
L_0x2815e30 .cmp/eq 8, L_0x2804e60, L_0x7f1f755d32e8;
L_0x2815f80 .concat [ 23 9 0 0], L_0x2804f00, L_0x7f1f755d3330;
L_0x2816020 .cmp/eq 32, L_0x2815f80, L_0x7f1f755d3378;
L_0x2816270 .cmp/eq 8, L_0x2804bf0, L_0x7f1f755d33c0;
L_0x28163a0 .concat [ 23 9 0 0], L_0x2804d20, L_0x7f1f755d3408;
L_0x2816550 .cmp/eq 32, L_0x28163a0, L_0x7f1f755d3450;
L_0x2816730 .cmp/eq 8, L_0x2804e60, L_0x7f1f755d3498;
L_0x2816860 .concat [ 23 9 0 0], L_0x2804f00, L_0x7f1f755d34e0;
L_0x2816990 .cmp/eq 32, L_0x2816860, L_0x7f1f755d3528;
S_0x279a770 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x2732d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x279a900 .param/str "FORMAT" 0 6 2, "FP32";
P_0x279a940 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x279a980 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x279a9c0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x279ac90_0 .net "a", 31 0, o0x7f1f7561cc48;  alias, 0 drivers
v0x279ad90_0 .var "a_e", 9 0;
v0x279ae70_0 .var "a_m", 23 0;
v0x279af60_0 .var "a_s", 0 0;
v0x279b020_0 .net "b", 31 0, v0x279c7d0_0;  1 drivers
v0x279b150_0 .var "b_e", 9 0;
v0x279b230_0 .var "b_m", 23 0;
v0x279b310_0 .var "b_s", 0 0;
v0x279b3d0_0 .var "guard_bit", 0 0;
v0x279b490_0 .var "product", 49 0;
v0x279b570_0 .var "result", 31 0;
v0x279b630_0 .var "round_bit", 0 0;
v0x279b6d0_0 .var "sticky", 0 0;
v0x279b790_0 .var "z_e", 9 0;
v0x279b870_0 .var "z_m", 23 0;
v0x279b950_0 .var "z_s", 0 0;
E_0x2497140/0 .event anyedge, v0x279ac90_0, v0x279b020_0, v0x279ad90_0, v0x279ae70_0;
E_0x2497140/1 .event anyedge, v0x279b150_0, v0x279b230_0, v0x279af60_0, v0x279b310_0;
E_0x2497140/2 .event anyedge, v0x279b490_0, v0x279b790_0, v0x279b870_0, v0x279b3d0_0;
E_0x2497140/3 .event anyedge, v0x279b6d0_0, v0x279b630_0, v0x279b950_0;
E_0x2497140 .event/or E_0x2497140/0, E_0x2497140/1, E_0x2497140/2, E_0x2497140/3;
S_0x279cc50 .scope module, "pe12" "pe" 3 170, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x279ce00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27a21c0_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27a2290_0 .net "mac_out", 31 0, v0x27a09c0_0;  1 drivers
v0x27a2360_0 .net "mult_out", 31 0, v0x27a1ca0_0;  1 drivers
v0x27a2430_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561e418;  alias, 0 drivers
v0x27a24d0_0 .net "pe_enabled", 0 0, L_0x2819160;  1 drivers
v0x27a25e0_0 .net "pe_input_in", 31 0, v0x279bf80_0;  alias, 1 drivers
v0x27a26f0_0 .var "pe_input_out", 31 0;
L_0x7f1f755d3ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27a27d0_0 .net "pe_psum_in", 31 0, L_0x7f1f755d3ac8;  1 drivers
v0x27a2890_0 .var "pe_psum_out", 31 0;
v0x27a29e0_0 .net "pe_switch_in", 0 0, v0x279c310_0;  alias, 1 drivers
v0x27a2a80_0 .var "pe_switch_out", 0 0;
v0x27a2b20_0 .net "pe_valid_in", 0 0, v0x279c490_0;  alias, 1 drivers
v0x27a2bc0_0 .var "pe_valid_out", 0 0;
v0x27a2c60_0 .net "pe_weight_in", 31 0, o0x7f1f7561e538;  alias, 0 drivers
v0x27a2d40_0 .var "pe_weight_out", 31 0;
v0x27a2e20_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27a2ef0_0 .var "weight_reg_active", 31 0;
v0x27a30d0_0 .var "weight_reg_inactive", 31 0;
S_0x279ced0 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x279cc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x279d0b0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x279d0f0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x279d130 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x279d170 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x279f880_0 .net "a", 31 0, v0x27a1ca0_0;  alias, 1 drivers
v0x279f980_0 .net "a_exp", 7 0, L_0x2816de0;  1 drivers
v0x279fa60_0 .net "a_inf", 0 0, L_0x2817e80;  1 drivers
v0x279fb00_0 .net "a_mant", 22 0, L_0x2816e80;  1 drivers
v0x279fbe0_0 .var "a_mant_ext", 23 0;
v0x279fcc0_0 .net "a_nan", 0 0, L_0x25ba3b0;  1 drivers
v0x279fd80_0 .net "a_sign", 0 0, L_0x2816d40;  1 drivers
v0x279fe40_0 .net "a_zero", 0 0, L_0x2818260;  1 drivers
v0x279ff00_0 .net "b", 31 0, L_0x7f1f755d3ac8;  alias, 1 drivers
v0x279ffe0_0 .net "b_exp", 7 0, L_0x2816ff0;  1 drivers
v0x27a00c0_0 .net "b_inf", 0 0, L_0x28182d0;  1 drivers
v0x27a0180_0 .net "b_mant", 22 0, L_0x2817090;  1 drivers
v0x27a0260_0 .var "b_mant_ext", 23 0;
v0x27a0340_0 .net "b_nan", 0 0, L_0x2595a60;  1 drivers
v0x27a0400_0 .net "b_sign", 0 0, L_0x2816f20;  1 drivers
v0x27a04c0_0 .net "b_zero", 0 0, L_0x2819010;  1 drivers
v0x27a0580_0 .var/i "exp_diff_i", 31 0;
v0x27a0660_0 .var/i "i", 31 0;
v0x27a0740_0 .var/i "larger_exp_i", 31 0;
v0x27a0820_0 .var "mant_sub", 24 0;
v0x27a0900_0 .var "normalize_done", 0 0;
v0x27a09c0_0 .var "result", 31 0;
v0x27a0aa0_0 .var/i "result_exp_i", 31 0;
v0x27a0b80_0 .var "result_sign", 0 0;
v0x27a0c40_0 .var/i "shift", 31 0;
v0x27a0d20_0 .var "sum_mant", 24 0;
L_0x2816d40 .part v0x27a1ca0_0, 31, 1;
L_0x2816de0 .part v0x27a1ca0_0, 23, 8;
L_0x2816e80 .part v0x27a1ca0_0, 0, 23;
L_0x2816f20 .part L_0x7f1f755d3ac8, 31, 1;
L_0x2816ff0 .part L_0x7f1f755d3ac8, 23, 8;
L_0x2817090 .part L_0x7f1f755d3ac8, 0, 23;
S_0x279d420 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x279ced0;
 .timescale -9 -12;
L_0x25ba3b0 .functor AND 1, L_0x2817200, L_0x2817460, C4<1>, C4<1>;
L_0x2595a60 .functor AND 1, L_0x2817640, L_0x28178f0, C4<1>, C4<1>;
L_0x2817e80 .functor AND 1, L_0x2817b10, L_0x2817d40, C4<1>, C4<1>;
L_0x28182d0 .functor AND 1, L_0x2817f90, L_0x2818120, C4<1>, C4<1>;
L_0x2818260 .functor AND 1, L_0x2818620, L_0x2818900, C4<1>, C4<1>;
L_0x2819010 .functor AND 1, L_0x2818b10, L_0x2818e00, C4<1>, C4<1>;
v0x279d6e0_0 .net *"_ivl_10", 31 0, L_0x2817320;  1 drivers
L_0x7f1f755d3600 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x279d7e0_0 .net *"_ivl_13", 8 0, L_0x7f1f755d3600;  1 drivers
L_0x7f1f755d3648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x279d8c0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d3648;  1 drivers
v0x279d9b0_0 .net *"_ivl_16", 0 0, L_0x2817460;  1 drivers
L_0x7f1f755d3690 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x279da70_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d3690;  1 drivers
v0x279dba0_0 .net *"_ivl_22", 0 0, L_0x2817640;  1 drivers
v0x279dc60_0 .net *"_ivl_24", 31 0, L_0x28177b0;  1 drivers
L_0x7f1f755d36d8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x279dd40_0 .net *"_ivl_27", 8 0, L_0x7f1f755d36d8;  1 drivers
L_0x7f1f755d3720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x279de20_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d3720;  1 drivers
v0x279df00_0 .net *"_ivl_30", 0 0, L_0x28178f0;  1 drivers
L_0x7f1f755d3768 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x279dfc0_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d3768;  1 drivers
v0x279e0a0_0 .net *"_ivl_36", 0 0, L_0x2817b10;  1 drivers
v0x279e160_0 .net *"_ivl_38", 31 0, L_0x2817c00;  1 drivers
L_0x7f1f755d37b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x279e240_0 .net *"_ivl_41", 8 0, L_0x7f1f755d37b0;  1 drivers
L_0x7f1f755d37f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x279e320_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d37f8;  1 drivers
v0x279e400_0 .net *"_ivl_44", 0 0, L_0x2817d40;  1 drivers
L_0x7f1f755d3840 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x279e4c0_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d3840;  1 drivers
v0x279e6b0_0 .net *"_ivl_50", 0 0, L_0x2817f90;  1 drivers
v0x279e770_0 .net *"_ivl_52", 31 0, L_0x2818080;  1 drivers
L_0x7f1f755d3888 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x279e850_0 .net *"_ivl_55", 8 0, L_0x7f1f755d3888;  1 drivers
L_0x7f1f755d38d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x279e930_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d38d0;  1 drivers
v0x279ea10_0 .net *"_ivl_58", 0 0, L_0x2818120;  1 drivers
L_0x7f1f755d35b8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x279ead0_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d35b8;  1 drivers
L_0x7f1f755d3918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x279ebb0_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d3918;  1 drivers
v0x279ec90_0 .net *"_ivl_64", 0 0, L_0x2818620;  1 drivers
v0x279ed50_0 .net *"_ivl_66", 31 0, L_0x2818750;  1 drivers
L_0x7f1f755d3960 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x279ee30_0 .net *"_ivl_69", 8 0, L_0x7f1f755d3960;  1 drivers
L_0x7f1f755d39a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x279ef10_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d39a8;  1 drivers
v0x279eff0_0 .net *"_ivl_72", 0 0, L_0x2818900;  1 drivers
L_0x7f1f755d39f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x279f0b0_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d39f0;  1 drivers
v0x279f190_0 .net *"_ivl_78", 0 0, L_0x2818b10;  1 drivers
v0x279f250_0 .net *"_ivl_8", 0 0, L_0x2817200;  1 drivers
v0x279f310_0 .net *"_ivl_80", 31 0, L_0x2818cd0;  1 drivers
L_0x7f1f755d3a38 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x279f600_0 .net *"_ivl_83", 8 0, L_0x7f1f755d3a38;  1 drivers
L_0x7f1f755d3a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x279f6e0_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d3a80;  1 drivers
v0x279f7c0_0 .net *"_ivl_86", 0 0, L_0x2818e00;  1 drivers
E_0x2496250/0 .event anyedge, v0x279fcc0_0, v0x27a0340_0, v0x279fa60_0, v0x27a00c0_0;
E_0x2496250/1 .event anyedge, v0x279fd80_0, v0x27a0400_0, v0x279fe40_0, v0x27a04c0_0;
E_0x2496250/2 .event anyedge, v0x279ff00_0, v0x279f880_0, v0x279f980_0, v0x279fb00_0;
E_0x2496250/3 .event anyedge, v0x279ffe0_0, v0x27a0180_0, v0x27a0d20_0, v0x27a0d20_0;
E_0x2496250/4 .event anyedge, v0x27a0d20_0, v0x27a0820_0, v0x27a0aa0_0;
E_0x2496250 .event/or E_0x2496250/0, E_0x2496250/1, E_0x2496250/2, E_0x2496250/3, E_0x2496250/4;
L_0x2817200 .cmp/eq 8, L_0x2816de0, L_0x7f1f755d35b8;
L_0x2817320 .concat [ 23 9 0 0], L_0x2816e80, L_0x7f1f755d3600;
L_0x2817460 .cmp/ne 32, L_0x2817320, L_0x7f1f755d3648;
L_0x2817640 .cmp/eq 8, L_0x2816ff0, L_0x7f1f755d3690;
L_0x28177b0 .concat [ 23 9 0 0], L_0x2817090, L_0x7f1f755d36d8;
L_0x28178f0 .cmp/ne 32, L_0x28177b0, L_0x7f1f755d3720;
L_0x2817b10 .cmp/eq 8, L_0x2816de0, L_0x7f1f755d3768;
L_0x2817c00 .concat [ 23 9 0 0], L_0x2816e80, L_0x7f1f755d37b0;
L_0x2817d40 .cmp/eq 32, L_0x2817c00, L_0x7f1f755d37f8;
L_0x2817f90 .cmp/eq 8, L_0x2816ff0, L_0x7f1f755d3840;
L_0x2818080 .concat [ 23 9 0 0], L_0x2817090, L_0x7f1f755d3888;
L_0x2818120 .cmp/eq 32, L_0x2818080, L_0x7f1f755d38d0;
L_0x2818620 .cmp/eq 8, L_0x2816de0, L_0x7f1f755d3918;
L_0x2818750 .concat [ 23 9 0 0], L_0x2816e80, L_0x7f1f755d3960;
L_0x2818900 .cmp/eq 32, L_0x2818750, L_0x7f1f755d39a8;
L_0x2818b10 .cmp/eq 8, L_0x2816ff0, L_0x7f1f755d39f0;
L_0x2818cd0 .concat [ 23 9 0 0], L_0x2817090, L_0x7f1f755d3a38;
L_0x2818e00 .cmp/eq 32, L_0x2818cd0, L_0x7f1f755d3a80;
S_0x27a0e80 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x279cc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27a1010 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27a1050 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27a1090 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27a10d0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27a13d0_0 .net "a", 31 0, v0x279bf80_0;  alias, 1 drivers
v0x27a14e0_0 .var "a_e", 9 0;
v0x27a15a0_0 .var "a_m", 23 0;
v0x27a1690_0 .var "a_s", 0 0;
v0x27a1750_0 .net "b", 31 0, v0x27a2ef0_0;  1 drivers
v0x27a1880_0 .var "b_e", 9 0;
v0x27a1960_0 .var "b_m", 23 0;
v0x27a1a40_0 .var "b_s", 0 0;
v0x27a1b00_0 .var "guard_bit", 0 0;
v0x27a1bc0_0 .var "product", 49 0;
v0x27a1ca0_0 .var "result", 31 0;
v0x27a1d60_0 .var "round_bit", 0 0;
v0x27a1e00_0 .var "sticky", 0 0;
v0x27a1ec0_0 .var "z_e", 9 0;
v0x27a1fa0_0 .var "z_m", 23 0;
v0x27a2080_0 .var "z_s", 0 0;
E_0x2451cc0/0 .event anyedge, v0x279bf80_0, v0x27a1750_0, v0x27a14e0_0, v0x27a15a0_0;
E_0x2451cc0/1 .event anyedge, v0x27a1880_0, v0x27a1960_0, v0x27a1690_0, v0x27a1a40_0;
E_0x2451cc0/2 .event anyedge, v0x27a1bc0_0, v0x27a1ec0_0, v0x27a1fa0_0, v0x27a1b00_0;
E_0x2451cc0/3 .event anyedge, v0x27a1e00_0, v0x27a1d60_0, v0x27a2080_0;
E_0x2451cc0 .event/or E_0x2451cc0/0, E_0x2451cc0/1, E_0x2451cc0/2, E_0x2451cc0/3;
S_0x27a33d0 .scope module, "pe13" "pe" 3 191, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27a3590 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27a8990_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27a8a30_0 .net "mac_out", 31 0, v0x27a7150_0;  1 drivers
v0x27a8af0_0 .net "mult_out", 31 0, v0x27a8470_0;  1 drivers
v0x27a8c10_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561f7c8;  alias, 0 drivers
v0x27a8cb0_0 .net "pe_enabled", 0 0, L_0x281b550;  1 drivers
v0x27a8dc0_0 .net "pe_input_in", 31 0, v0x27a26f0_0;  alias, 1 drivers
v0x27a8ed0_0 .var "pe_input_out", 31 0;
L_0x7f1f755d4020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27a8fb0_0 .net "pe_psum_in", 31 0, L_0x7f1f755d4020;  1 drivers
v0x27a9070_0 .var "pe_psum_out", 31 0;
v0x27a91c0_0 .net "pe_switch_in", 0 0, v0x27a2a80_0;  alias, 1 drivers
v0x27a9260_0 .var "pe_switch_out", 0 0;
v0x27a9300_0 .net "pe_valid_in", 0 0, v0x27a2bc0_0;  alias, 1 drivers
v0x27a93a0_0 .var "pe_valid_out", 0 0;
v0x27a9440_0 .net "pe_weight_in", 31 0, o0x7f1f7561f8e8;  alias, 0 drivers
v0x27a9520_0 .var "pe_weight_out", 31 0;
v0x27a9600_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27a96a0_0 .var "weight_reg_active", 31 0;
v0x27a9870_0 .var "weight_reg_inactive", 31 0;
S_0x27a3660 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27a33d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27a3840 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27a3880 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27a38c0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27a3900 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27a6010_0 .net "a", 31 0, v0x27a8470_0;  alias, 1 drivers
v0x27a6110_0 .net "a_exp", 7 0, L_0x28192a0;  1 drivers
v0x27a61f0_0 .net "a_inf", 0 0, L_0x281a480;  1 drivers
v0x27a6290_0 .net "a_mant", 22 0, L_0x2819340;  1 drivers
v0x27a6370_0 .var "a_mant_ext", 23 0;
v0x27a6450_0 .net "a_nan", 0 0, L_0x2819ac0;  1 drivers
v0x27a6510_0 .net "a_sign", 0 0, L_0x2819200;  1 drivers
v0x27a65d0_0 .net "a_zero", 0 0, L_0x281a860;  1 drivers
v0x27a6690_0 .net "b", 31 0, L_0x7f1f755d4020;  alias, 1 drivers
v0x27a6770_0 .net "b_exp", 7 0, L_0x28194e0;  1 drivers
v0x27a6850_0 .net "b_inf", 0 0, L_0x281a8d0;  1 drivers
v0x27a6910_0 .net "b_mant", 22 0, L_0x2819580;  1 drivers
v0x27a69f0_0 .var "b_mant_ext", 23 0;
v0x27a6ad0_0 .net "b_nan", 0 0, L_0x281a000;  1 drivers
v0x27a6b90_0 .net "b_sign", 0 0, L_0x28193e0;  1 drivers
v0x27a6c50_0 .net "b_zero", 0 0, L_0x281b400;  1 drivers
v0x27a6d10_0 .var/i "exp_diff_i", 31 0;
v0x27a6df0_0 .var/i "i", 31 0;
v0x27a6ed0_0 .var/i "larger_exp_i", 31 0;
v0x27a6fb0_0 .var "mant_sub", 24 0;
v0x27a7090_0 .var "normalize_done", 0 0;
v0x27a7150_0 .var "result", 31 0;
v0x27a7230_0 .var/i "result_exp_i", 31 0;
v0x27a7310_0 .var "result_sign", 0 0;
v0x27a73d0_0 .var/i "shift", 31 0;
v0x27a74b0_0 .var "sum_mant", 24 0;
L_0x2819200 .part v0x27a8470_0, 31, 1;
L_0x28192a0 .part v0x27a8470_0, 23, 8;
L_0x2819340 .part v0x27a8470_0, 0, 23;
L_0x28193e0 .part L_0x7f1f755d4020, 31, 1;
L_0x28194e0 .part L_0x7f1f755d4020, 23, 8;
L_0x2819580 .part L_0x7f1f755d4020, 0, 23;
S_0x27a3bb0 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27a3660;
 .timescale -9 -12;
L_0x2819ac0 .functor AND 1, L_0x2819720, L_0x2819980, C4<1>, C4<1>;
L_0x281a000 .functor AND 1, L_0x2819bd0, L_0x2819e80, C4<1>, C4<1>;
L_0x281a480 .functor AND 1, L_0x281a110, L_0x281a340, C4<1>, C4<1>;
L_0x281a8d0 .functor AND 1, L_0x281a590, L_0x281a720, C4<1>, C4<1>;
L_0x281a860 .functor AND 1, L_0x281aa10, L_0x281acf0, C4<1>, C4<1>;
L_0x281b400 .functor AND 1, L_0x281af00, L_0x281b1f0, C4<1>, C4<1>;
v0x27a3e70_0 .net *"_ivl_10", 31 0, L_0x2819840;  1 drivers
L_0x7f1f755d3b58 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27a3f70_0 .net *"_ivl_13", 8 0, L_0x7f1f755d3b58;  1 drivers
L_0x7f1f755d3ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27a4050_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d3ba0;  1 drivers
v0x27a4140_0 .net *"_ivl_16", 0 0, L_0x2819980;  1 drivers
L_0x7f1f755d3be8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27a4200_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d3be8;  1 drivers
v0x27a4330_0 .net *"_ivl_22", 0 0, L_0x2819bd0;  1 drivers
v0x27a43f0_0 .net *"_ivl_24", 31 0, L_0x2819d40;  1 drivers
L_0x7f1f755d3c30 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27a44d0_0 .net *"_ivl_27", 8 0, L_0x7f1f755d3c30;  1 drivers
L_0x7f1f755d3c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27a45b0_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d3c78;  1 drivers
v0x27a4690_0 .net *"_ivl_30", 0 0, L_0x2819e80;  1 drivers
L_0x7f1f755d3cc0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27a4750_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d3cc0;  1 drivers
v0x27a4830_0 .net *"_ivl_36", 0 0, L_0x281a110;  1 drivers
v0x27a48f0_0 .net *"_ivl_38", 31 0, L_0x281a200;  1 drivers
L_0x7f1f755d3d08 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27a49d0_0 .net *"_ivl_41", 8 0, L_0x7f1f755d3d08;  1 drivers
L_0x7f1f755d3d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27a4ab0_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d3d50;  1 drivers
v0x27a4b90_0 .net *"_ivl_44", 0 0, L_0x281a340;  1 drivers
L_0x7f1f755d3d98 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27a4c50_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d3d98;  1 drivers
v0x27a4e40_0 .net *"_ivl_50", 0 0, L_0x281a590;  1 drivers
v0x27a4f00_0 .net *"_ivl_52", 31 0, L_0x281a680;  1 drivers
L_0x7f1f755d3de0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27a4fe0_0 .net *"_ivl_55", 8 0, L_0x7f1f755d3de0;  1 drivers
L_0x7f1f755d3e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27a50c0_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d3e28;  1 drivers
v0x27a51a0_0 .net *"_ivl_58", 0 0, L_0x281a720;  1 drivers
L_0x7f1f755d3b10 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27a5260_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d3b10;  1 drivers
L_0x7f1f755d3e70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27a5340_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d3e70;  1 drivers
v0x27a5420_0 .net *"_ivl_64", 0 0, L_0x281aa10;  1 drivers
v0x27a54e0_0 .net *"_ivl_66", 31 0, L_0x281ab40;  1 drivers
L_0x7f1f755d3eb8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27a55c0_0 .net *"_ivl_69", 8 0, L_0x7f1f755d3eb8;  1 drivers
L_0x7f1f755d3f00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27a56a0_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d3f00;  1 drivers
v0x27a5780_0 .net *"_ivl_72", 0 0, L_0x281acf0;  1 drivers
L_0x7f1f755d3f48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27a5840_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d3f48;  1 drivers
v0x27a5920_0 .net *"_ivl_78", 0 0, L_0x281af00;  1 drivers
v0x27a59e0_0 .net *"_ivl_8", 0 0, L_0x2819720;  1 drivers
v0x27a5aa0_0 .net *"_ivl_80", 31 0, L_0x281b0c0;  1 drivers
L_0x7f1f755d3f90 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27a5d90_0 .net *"_ivl_83", 8 0, L_0x7f1f755d3f90;  1 drivers
L_0x7f1f755d3fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27a5e70_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d3fd8;  1 drivers
v0x27a5f50_0 .net *"_ivl_86", 0 0, L_0x281b1f0;  1 drivers
E_0x2793810/0 .event anyedge, v0x27a6450_0, v0x27a6ad0_0, v0x27a61f0_0, v0x27a6850_0;
E_0x2793810/1 .event anyedge, v0x27a6510_0, v0x27a6b90_0, v0x27a65d0_0, v0x27a6c50_0;
E_0x2793810/2 .event anyedge, v0x27a6690_0, v0x27a6010_0, v0x27a6110_0, v0x27a6290_0;
E_0x2793810/3 .event anyedge, v0x27a6770_0, v0x27a6910_0, v0x27a74b0_0, v0x27a74b0_0;
E_0x2793810/4 .event anyedge, v0x27a74b0_0, v0x27a6fb0_0, v0x27a7230_0;
E_0x2793810 .event/or E_0x2793810/0, E_0x2793810/1, E_0x2793810/2, E_0x2793810/3, E_0x2793810/4;
L_0x2819720 .cmp/eq 8, L_0x28192a0, L_0x7f1f755d3b10;
L_0x2819840 .concat [ 23 9 0 0], L_0x2819340, L_0x7f1f755d3b58;
L_0x2819980 .cmp/ne 32, L_0x2819840, L_0x7f1f755d3ba0;
L_0x2819bd0 .cmp/eq 8, L_0x28194e0, L_0x7f1f755d3be8;
L_0x2819d40 .concat [ 23 9 0 0], L_0x2819580, L_0x7f1f755d3c30;
L_0x2819e80 .cmp/ne 32, L_0x2819d40, L_0x7f1f755d3c78;
L_0x281a110 .cmp/eq 8, L_0x28192a0, L_0x7f1f755d3cc0;
L_0x281a200 .concat [ 23 9 0 0], L_0x2819340, L_0x7f1f755d3d08;
L_0x281a340 .cmp/eq 32, L_0x281a200, L_0x7f1f755d3d50;
L_0x281a590 .cmp/eq 8, L_0x28194e0, L_0x7f1f755d3d98;
L_0x281a680 .concat [ 23 9 0 0], L_0x2819580, L_0x7f1f755d3de0;
L_0x281a720 .cmp/eq 32, L_0x281a680, L_0x7f1f755d3e28;
L_0x281aa10 .cmp/eq 8, L_0x28192a0, L_0x7f1f755d3e70;
L_0x281ab40 .concat [ 23 9 0 0], L_0x2819340, L_0x7f1f755d3eb8;
L_0x281acf0 .cmp/eq 32, L_0x281ab40, L_0x7f1f755d3f00;
L_0x281af00 .cmp/eq 8, L_0x28194e0, L_0x7f1f755d3f48;
L_0x281b0c0 .concat [ 23 9 0 0], L_0x2819580, L_0x7f1f755d3f90;
L_0x281b1f0 .cmp/eq 32, L_0x281b0c0, L_0x7f1f755d3fd8;
S_0x27a7610 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27a33d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27a77a0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27a77e0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27a7820 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27a7860 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27a7ba0_0 .net "a", 31 0, v0x27a26f0_0;  alias, 1 drivers
v0x27a7cb0_0 .var "a_e", 9 0;
v0x27a7d70_0 .var "a_m", 23 0;
v0x27a7e60_0 .var "a_s", 0 0;
v0x27a7f20_0 .net "b", 31 0, v0x27a96a0_0;  1 drivers
v0x27a8050_0 .var "b_e", 9 0;
v0x27a8130_0 .var "b_m", 23 0;
v0x27a8210_0 .var "b_s", 0 0;
v0x27a82d0_0 .var "guard_bit", 0 0;
v0x27a8390_0 .var "product", 49 0;
v0x27a8470_0 .var "result", 31 0;
v0x27a8530_0 .var "round_bit", 0 0;
v0x27a85d0_0 .var "sticky", 0 0;
v0x27a8690_0 .var "z_e", 9 0;
v0x27a8770_0 .var "z_m", 23 0;
v0x27a8850_0 .var "z_s", 0 0;
E_0x27a7ac0/0 .event anyedge, v0x27a26f0_0, v0x27a7f20_0, v0x27a7cb0_0, v0x27a7d70_0;
E_0x27a7ac0/1 .event anyedge, v0x27a8050_0, v0x27a8130_0, v0x27a7e60_0, v0x27a8210_0;
E_0x27a7ac0/2 .event anyedge, v0x27a8390_0, v0x27a8690_0, v0x27a8770_0, v0x27a82d0_0;
E_0x27a7ac0/3 .event anyedge, v0x27a85d0_0, v0x27a8530_0, v0x27a8850_0;
E_0x27a7ac0 .event/or E_0x27a7ac0/0, E_0x27a7ac0/1, E_0x27a7ac0/2, E_0x27a7ac0/3;
S_0x27a9b70 .scope module, "pe14" "pe" 3 212, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27a9d50 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27af1b0_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27af250_0 .net "mac_out", 31 0, v0x27ad970_0;  1 drivers
v0x27af340_0 .net "mult_out", 31 0, v0x27aec90_0;  1 drivers
v0x27af410_0 .net "pe_accept_w_in", 0 0, o0x7f1f75620b78;  alias, 0 drivers
v0x27af4b0_0 .net "pe_enabled", 0 0, L_0x281dd40;  1 drivers
v0x27af5c0_0 .net "pe_input_in", 31 0, v0x27a8ed0_0;  alias, 1 drivers
v0x27af6d0_0 .var "pe_input_out", 31 0;
L_0x7f1f755d4578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27af7b0_0 .net "pe_psum_in", 31 0, L_0x7f1f755d4578;  1 drivers
v0x27af870_0 .var "pe_psum_out", 31 0;
v0x27af9c0_0 .net "pe_switch_in", 0 0, v0x27a9260_0;  alias, 1 drivers
v0x27afa60_0 .var "pe_switch_out", 0 0;
v0x27afb00_0 .net "pe_valid_in", 0 0, v0x27a93a0_0;  alias, 1 drivers
v0x27afba0_0 .var "pe_valid_out", 0 0;
v0x27afc40_0 .net "pe_weight_in", 31 0, o0x7f1f75620c98;  alias, 0 drivers
v0x27afd20_0 .var "pe_weight_out", 31 0;
v0x27afe00_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27afea0_0 .var "weight_reg_active", 31 0;
v0x27b00a0_0 .var "weight_reg_inactive", 31 0;
S_0x27a9e20 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27a9b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27aa020 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27aa060 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27aa0a0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27aa0e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27ac830_0 .net "a", 31 0, v0x27aec90_0;  alias, 1 drivers
v0x27ac930_0 .net "a_exp", 7 0, L_0x281b690;  1 drivers
v0x27aca10_0 .net "a_inf", 0 0, L_0x281cc20;  1 drivers
v0x27acab0_0 .net "a_mant", 22 0, L_0x281b7c0;  1 drivers
v0x27acb90_0 .var "a_mant_ext", 23 0;
v0x27acc70_0 .net "a_nan", 0 0, L_0x281bef0;  1 drivers
v0x27acd30_0 .net "a_sign", 0 0, L_0x281b5f0;  1 drivers
v0x27acdf0_0 .net "a_zero", 0 0, L_0x281d050;  1 drivers
v0x27aceb0_0 .net "b", 31 0, L_0x7f1f755d4578;  alias, 1 drivers
v0x27acf90_0 .net "b_exp", 7 0, L_0x281b960;  1 drivers
v0x27ad070_0 .net "b_inf", 0 0, L_0x281d0c0;  1 drivers
v0x27ad130_0 .net "b_mant", 22 0, L_0x281ba00;  1 drivers
v0x27ad210_0 .var "b_mant_ext", 23 0;
v0x27ad2f0_0 .net "b_nan", 0 0, L_0x281c430;  1 drivers
v0x27ad3b0_0 .net "b_sign", 0 0, L_0x281b860;  1 drivers
v0x27ad470_0 .net "b_zero", 0 0, L_0x281dbf0;  1 drivers
v0x27ad530_0 .var/i "exp_diff_i", 31 0;
v0x27ad610_0 .var/i "i", 31 0;
v0x27ad6f0_0 .var/i "larger_exp_i", 31 0;
v0x27ad7d0_0 .var "mant_sub", 24 0;
v0x27ad8b0_0 .var "normalize_done", 0 0;
v0x27ad970_0 .var "result", 31 0;
v0x27ada50_0 .var/i "result_exp_i", 31 0;
v0x27adb30_0 .var "result_sign", 0 0;
v0x27adbf0_0 .var/i "shift", 31 0;
v0x27adcd0_0 .var "sum_mant", 24 0;
L_0x281b5f0 .part v0x27aec90_0, 31, 1;
L_0x281b690 .part v0x27aec90_0, 23, 8;
L_0x281b7c0 .part v0x27aec90_0, 0, 23;
L_0x281b860 .part L_0x7f1f755d4578, 31, 1;
L_0x281b960 .part L_0x7f1f755d4578, 23, 8;
L_0x281ba00 .part L_0x7f1f755d4578, 0, 23;
S_0x27aa390 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27a9e20;
 .timescale -9 -12;
L_0x281bef0 .functor AND 1, L_0x281bba0, L_0x281bdb0, C4<1>, C4<1>;
L_0x281c430 .functor AND 1, L_0x281c000, L_0x281c2b0, C4<1>, C4<1>;
L_0x281cc20 .functor AND 1, L_0x281c950, L_0x281cae0, C4<1>, C4<1>;
L_0x281d0c0 .functor AND 1, L_0x281cd30, L_0x281cf10, C4<1>, C4<1>;
L_0x281d050 .functor AND 1, L_0x281d200, L_0x281d4e0, C4<1>, C4<1>;
L_0x281dbf0 .functor AND 1, L_0x281d6f0, L_0x281d9e0, C4<1>, C4<1>;
v0x27aa690_0 .net *"_ivl_10", 31 0, L_0x281bc70;  1 drivers
L_0x7f1f755d40b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27aa790_0 .net *"_ivl_13", 8 0, L_0x7f1f755d40b0;  1 drivers
L_0x7f1f755d40f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27aa870_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d40f8;  1 drivers
v0x27aa960_0 .net *"_ivl_16", 0 0, L_0x281bdb0;  1 drivers
L_0x7f1f755d4140 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27aaa20_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d4140;  1 drivers
v0x27aab50_0 .net *"_ivl_22", 0 0, L_0x281c000;  1 drivers
v0x27aac10_0 .net *"_ivl_24", 31 0, L_0x281c170;  1 drivers
L_0x7f1f755d4188 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27aacf0_0 .net *"_ivl_27", 8 0, L_0x7f1f755d4188;  1 drivers
L_0x7f1f755d41d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27aadd0_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d41d0;  1 drivers
v0x27aaeb0_0 .net *"_ivl_30", 0 0, L_0x281c2b0;  1 drivers
L_0x7f1f755d4218 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27aaf70_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d4218;  1 drivers
v0x27ab050_0 .net *"_ivl_36", 0 0, L_0x281c950;  1 drivers
v0x27ab110_0 .net *"_ivl_38", 31 0, L_0x281c9f0;  1 drivers
L_0x7f1f755d4260 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27ab1f0_0 .net *"_ivl_41", 8 0, L_0x7f1f755d4260;  1 drivers
L_0x7f1f755d42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ab2d0_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d42a8;  1 drivers
v0x27ab3b0_0 .net *"_ivl_44", 0 0, L_0x281cae0;  1 drivers
L_0x7f1f755d42f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27ab470_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d42f0;  1 drivers
v0x27ab660_0 .net *"_ivl_50", 0 0, L_0x281cd30;  1 drivers
v0x27ab720_0 .net *"_ivl_52", 31 0, L_0x281ce20;  1 drivers
L_0x7f1f755d4338 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27ab800_0 .net *"_ivl_55", 8 0, L_0x7f1f755d4338;  1 drivers
L_0x7f1f755d4380 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ab8e0_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d4380;  1 drivers
v0x27ab9c0_0 .net *"_ivl_58", 0 0, L_0x281cf10;  1 drivers
L_0x7f1f755d4068 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27aba80_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d4068;  1 drivers
L_0x7f1f755d43c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27abb60_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d43c8;  1 drivers
v0x27abc40_0 .net *"_ivl_64", 0 0, L_0x281d200;  1 drivers
v0x27abd00_0 .net *"_ivl_66", 31 0, L_0x281d330;  1 drivers
L_0x7f1f755d4410 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27abde0_0 .net *"_ivl_69", 8 0, L_0x7f1f755d4410;  1 drivers
L_0x7f1f755d4458 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27abec0_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d4458;  1 drivers
v0x27abfa0_0 .net *"_ivl_72", 0 0, L_0x281d4e0;  1 drivers
L_0x7f1f755d44a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27ac060_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d44a0;  1 drivers
v0x27ac140_0 .net *"_ivl_78", 0 0, L_0x281d6f0;  1 drivers
v0x27ac200_0 .net *"_ivl_8", 0 0, L_0x281bba0;  1 drivers
v0x27ac2c0_0 .net *"_ivl_80", 31 0, L_0x281d8b0;  1 drivers
L_0x7f1f755d44e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27ac5b0_0 .net *"_ivl_83", 8 0, L_0x7f1f755d44e8;  1 drivers
L_0x7f1f755d4530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ac690_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d4530;  1 drivers
v0x27ac770_0 .net *"_ivl_86", 0 0, L_0x281d9e0;  1 drivers
E_0x27aa590/0 .event anyedge, v0x27acc70_0, v0x27ad2f0_0, v0x27aca10_0, v0x27ad070_0;
E_0x27aa590/1 .event anyedge, v0x27acd30_0, v0x27ad3b0_0, v0x27acdf0_0, v0x27ad470_0;
E_0x27aa590/2 .event anyedge, v0x27aceb0_0, v0x27ac830_0, v0x27ac930_0, v0x27acab0_0;
E_0x27aa590/3 .event anyedge, v0x27acf90_0, v0x27ad130_0, v0x27adcd0_0, v0x27adcd0_0;
E_0x27aa590/4 .event anyedge, v0x27adcd0_0, v0x27ad7d0_0, v0x27ada50_0;
E_0x27aa590 .event/or E_0x27aa590/0, E_0x27aa590/1, E_0x27aa590/2, E_0x27aa590/3, E_0x27aa590/4;
L_0x281bba0 .cmp/eq 8, L_0x281b690, L_0x7f1f755d4068;
L_0x281bc70 .concat [ 23 9 0 0], L_0x281b7c0, L_0x7f1f755d40b0;
L_0x281bdb0 .cmp/ne 32, L_0x281bc70, L_0x7f1f755d40f8;
L_0x281c000 .cmp/eq 8, L_0x281b960, L_0x7f1f755d4140;
L_0x281c170 .concat [ 23 9 0 0], L_0x281ba00, L_0x7f1f755d4188;
L_0x281c2b0 .cmp/ne 32, L_0x281c170, L_0x7f1f755d41d0;
L_0x281c950 .cmp/eq 8, L_0x281b690, L_0x7f1f755d4218;
L_0x281c9f0 .concat [ 23 9 0 0], L_0x281b7c0, L_0x7f1f755d4260;
L_0x281cae0 .cmp/eq 32, L_0x281c9f0, L_0x7f1f755d42a8;
L_0x281cd30 .cmp/eq 8, L_0x281b960, L_0x7f1f755d42f0;
L_0x281ce20 .concat [ 23 9 0 0], L_0x281ba00, L_0x7f1f755d4338;
L_0x281cf10 .cmp/eq 32, L_0x281ce20, L_0x7f1f755d4380;
L_0x281d200 .cmp/eq 8, L_0x281b690, L_0x7f1f755d43c8;
L_0x281d330 .concat [ 23 9 0 0], L_0x281b7c0, L_0x7f1f755d4410;
L_0x281d4e0 .cmp/eq 32, L_0x281d330, L_0x7f1f755d4458;
L_0x281d6f0 .cmp/eq 8, L_0x281b960, L_0x7f1f755d44a0;
L_0x281d8b0 .concat [ 23 9 0 0], L_0x281ba00, L_0x7f1f755d44e8;
L_0x281d9e0 .cmp/eq 32, L_0x281d8b0, L_0x7f1f755d4530;
S_0x27ade30 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27a9b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27adfc0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27ae000 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27ae040 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27ae080 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27ae3c0_0 .net "a", 31 0, v0x27a8ed0_0;  alias, 1 drivers
v0x27ae4d0_0 .var "a_e", 9 0;
v0x27ae590_0 .var "a_m", 23 0;
v0x27ae680_0 .var "a_s", 0 0;
v0x27ae740_0 .net "b", 31 0, v0x27afea0_0;  1 drivers
v0x27ae870_0 .var "b_e", 9 0;
v0x27ae950_0 .var "b_m", 23 0;
v0x27aea30_0 .var "b_s", 0 0;
v0x27aeaf0_0 .var "guard_bit", 0 0;
v0x27aebb0_0 .var "product", 49 0;
v0x27aec90_0 .var "result", 31 0;
v0x27aed50_0 .var "round_bit", 0 0;
v0x27aedf0_0 .var "sticky", 0 0;
v0x27aeeb0_0 .var "z_e", 9 0;
v0x27aef90_0 .var "z_m", 23 0;
v0x27af070_0 .var "z_s", 0 0;
E_0x27ae2e0/0 .event anyedge, v0x27a8ed0_0, v0x27ae740_0, v0x27ae4d0_0, v0x27ae590_0;
E_0x27ae2e0/1 .event anyedge, v0x27ae870_0, v0x27ae950_0, v0x27ae680_0, v0x27aea30_0;
E_0x27ae2e0/2 .event anyedge, v0x27aebb0_0, v0x27aeeb0_0, v0x27aef90_0, v0x27aeaf0_0;
E_0x27ae2e0/3 .event anyedge, v0x27aedf0_0, v0x27aed50_0, v0x27af070_0;
E_0x27ae2e0 .event/or E_0x27ae2e0/0, E_0x27ae2e0/1, E_0x27ae2e0/2, E_0x27ae2e0/3;
S_0x27b03a0 .scope module, "pe21" "pe" 3 235, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27b0580 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27b59b0_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27b5ae0_0 .net "mac_out", 31 0, v0x27b4130_0;  1 drivers
v0x27b5bd0_0 .net "mult_out", 31 0, v0x27b5490_0;  1 drivers
v0x27b5ca0_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561cfd8;  alias, 0 drivers
v0x27b5d40_0 .net "pe_enabled", 0 0, L_0x2820140;  1 drivers
v0x27b5de0_0 .net "pe_input_in", 31 0, o0x7f1f75621bc8;  alias, 0 drivers
v0x27b5e80_0 .var "pe_input_out", 31 0;
v0x27b5f40_0 .net "pe_psum_in", 31 0, v0x279c100_0;  alias, 1 drivers
v0x27b6050_0 .var "pe_psum_out", 31 0;
v0x27b61c0_0 .net "pe_switch_in", 0 0, v0x279c310_0;  alias, 1 drivers
v0x27b6260_0 .var "pe_switch_out", 0 0;
v0x27b6320_0 .net "pe_valid_in", 0 0, o0x7f1f75621fe8;  alias, 0 drivers
v0x27b63e0_0 .var "pe_valid_out", 0 0;
v0x27b64a0_0 .net "pe_weight_in", 31 0, v0x279c630_0;  alias, 1 drivers
v0x27b6560_0 .var "pe_weight_out", 31 0;
v0x27b6620_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27b6750_0 .var "weight_reg_active", 31 0;
v0x27b6920_0 .var "weight_reg_inactive", 31 0;
S_0x27b0620 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27b03a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27b0820 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27b0860 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27b08a0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27b08e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27b3030_0 .net "a", 31 0, v0x27b5490_0;  alias, 1 drivers
v0x27b3130_0 .net "a_exp", 7 0, L_0x281deb0;  1 drivers
v0x27b3210_0 .net "a_inf", 0 0, L_0x281f070;  1 drivers
v0x27b32b0_0 .net "a_mant", 22 0, L_0x281df50;  1 drivers
v0x27b3390_0 .var "a_mant_ext", 23 0;
v0x27b3470_0 .net "a_nan", 0 0, L_0x281e6b0;  1 drivers
v0x27b3530_0 .net "a_sign", 0 0, L_0x281de10;  1 drivers
v0x27b35f0_0 .net "a_zero", 0 0, L_0x281f450;  1 drivers
v0x27b36b0_0 .net "b", 31 0, v0x279c100_0;  alias, 1 drivers
v0x27b3770_0 .net "b_exp", 7 0, L_0x281e180;  1 drivers
v0x27b3830_0 .net "b_inf", 0 0, L_0x281f4c0;  1 drivers
v0x27b38f0_0 .net "b_mant", 22 0, L_0x281e250;  1 drivers
v0x27b39d0_0 .var "b_mant_ext", 23 0;
v0x27b3ab0_0 .net "b_nan", 0 0, L_0x281ebf0;  1 drivers
v0x27b3b70_0 .net "b_sign", 0 0, L_0x281dff0;  1 drivers
v0x27b3c30_0 .net "b_zero", 0 0, L_0x281fff0;  1 drivers
v0x27b3cf0_0 .var/i "exp_diff_i", 31 0;
v0x27b3dd0_0 .var/i "i", 31 0;
v0x27b3eb0_0 .var/i "larger_exp_i", 31 0;
v0x27b3f90_0 .var "mant_sub", 24 0;
v0x27b4070_0 .var "normalize_done", 0 0;
v0x27b4130_0 .var "result", 31 0;
v0x27b4210_0 .var/i "result_exp_i", 31 0;
v0x27b42f0_0 .var "result_sign", 0 0;
v0x27b43b0_0 .var/i "shift", 31 0;
v0x27b4490_0 .var "sum_mant", 24 0;
L_0x281de10 .part v0x27b5490_0, 31, 1;
L_0x281deb0 .part v0x27b5490_0, 23, 8;
L_0x281df50 .part v0x27b5490_0, 0, 23;
L_0x281dff0 .part v0x279c100_0, 31, 1;
L_0x281e180 .part v0x279c100_0, 23, 8;
L_0x281e250 .part v0x279c100_0, 0, 23;
S_0x27b0b90 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27b0620;
 .timescale -9 -12;
L_0x281e6b0 .functor AND 1, L_0x281e360, L_0x281e570, C4<1>, C4<1>;
L_0x281ebf0 .functor AND 1, L_0x281e7c0, L_0x281ea70, C4<1>, C4<1>;
L_0x281f070 .functor AND 1, L_0x281ed00, L_0x281ef30, C4<1>, C4<1>;
L_0x281f4c0 .functor AND 1, L_0x281f180, L_0x281f310, C4<1>, C4<1>;
L_0x281f450 .functor AND 1, L_0x281f600, L_0x281f8e0, C4<1>, C4<1>;
L_0x281fff0 .functor AND 1, L_0x281faf0, L_0x281fde0, C4<1>, C4<1>;
v0x27b0e90_0 .net *"_ivl_10", 31 0, L_0x281e430;  1 drivers
L_0x7f1f755d4608 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b0f90_0 .net *"_ivl_13", 8 0, L_0x7f1f755d4608;  1 drivers
L_0x7f1f755d4650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b1070_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d4650;  1 drivers
v0x27b1160_0 .net *"_ivl_16", 0 0, L_0x281e570;  1 drivers
L_0x7f1f755d4698 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27b1220_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d4698;  1 drivers
v0x27b1350_0 .net *"_ivl_22", 0 0, L_0x281e7c0;  1 drivers
v0x27b1410_0 .net *"_ivl_24", 31 0, L_0x281e930;  1 drivers
L_0x7f1f755d46e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b14f0_0 .net *"_ivl_27", 8 0, L_0x7f1f755d46e0;  1 drivers
L_0x7f1f755d4728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b15d0_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d4728;  1 drivers
v0x27b16b0_0 .net *"_ivl_30", 0 0, L_0x281ea70;  1 drivers
L_0x7f1f755d4770 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27b1770_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d4770;  1 drivers
v0x27b1850_0 .net *"_ivl_36", 0 0, L_0x281ed00;  1 drivers
v0x27b1910_0 .net *"_ivl_38", 31 0, L_0x281edf0;  1 drivers
L_0x7f1f755d47b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b19f0_0 .net *"_ivl_41", 8 0, L_0x7f1f755d47b8;  1 drivers
L_0x7f1f755d4800 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b1ad0_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d4800;  1 drivers
v0x27b1bb0_0 .net *"_ivl_44", 0 0, L_0x281ef30;  1 drivers
L_0x7f1f755d4848 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27b1c70_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d4848;  1 drivers
v0x27b1e60_0 .net *"_ivl_50", 0 0, L_0x281f180;  1 drivers
v0x27b1f20_0 .net *"_ivl_52", 31 0, L_0x281f270;  1 drivers
L_0x7f1f755d4890 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b2000_0 .net *"_ivl_55", 8 0, L_0x7f1f755d4890;  1 drivers
L_0x7f1f755d48d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b20e0_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d48d8;  1 drivers
v0x27b21c0_0 .net *"_ivl_58", 0 0, L_0x281f310;  1 drivers
L_0x7f1f755d45c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27b2280_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d45c0;  1 drivers
L_0x7f1f755d4920 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27b2360_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d4920;  1 drivers
v0x27b2440_0 .net *"_ivl_64", 0 0, L_0x281f600;  1 drivers
v0x27b2500_0 .net *"_ivl_66", 31 0, L_0x281f730;  1 drivers
L_0x7f1f755d4968 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b25e0_0 .net *"_ivl_69", 8 0, L_0x7f1f755d4968;  1 drivers
L_0x7f1f755d49b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b26c0_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d49b0;  1 drivers
v0x27b27a0_0 .net *"_ivl_72", 0 0, L_0x281f8e0;  1 drivers
L_0x7f1f755d49f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27b2860_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d49f8;  1 drivers
v0x27b2940_0 .net *"_ivl_78", 0 0, L_0x281faf0;  1 drivers
v0x27b2a00_0 .net *"_ivl_8", 0 0, L_0x281e360;  1 drivers
v0x27b2ac0_0 .net *"_ivl_80", 31 0, L_0x281fcb0;  1 drivers
L_0x7f1f755d4a40 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b2db0_0 .net *"_ivl_83", 8 0, L_0x7f1f755d4a40;  1 drivers
L_0x7f1f755d4a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b2e90_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d4a88;  1 drivers
v0x27b2f70_0 .net *"_ivl_86", 0 0, L_0x281fde0;  1 drivers
E_0x27b0d90/0 .event anyedge, v0x27b3470_0, v0x27b3ab0_0, v0x27b3210_0, v0x27b3830_0;
E_0x27b0d90/1 .event anyedge, v0x27b3530_0, v0x27b3b70_0, v0x27b35f0_0, v0x27b3c30_0;
E_0x27b0d90/2 .event anyedge, v0x279c100_0, v0x27b3030_0, v0x27b3130_0, v0x27b32b0_0;
E_0x27b0d90/3 .event anyedge, v0x27b3770_0, v0x27b38f0_0, v0x27b4490_0, v0x27b4490_0;
E_0x27b0d90/4 .event anyedge, v0x27b4490_0, v0x27b3f90_0, v0x27b4210_0;
E_0x27b0d90 .event/or E_0x27b0d90/0, E_0x27b0d90/1, E_0x27b0d90/2, E_0x27b0d90/3, E_0x27b0d90/4;
L_0x281e360 .cmp/eq 8, L_0x281deb0, L_0x7f1f755d45c0;
L_0x281e430 .concat [ 23 9 0 0], L_0x281df50, L_0x7f1f755d4608;
L_0x281e570 .cmp/ne 32, L_0x281e430, L_0x7f1f755d4650;
L_0x281e7c0 .cmp/eq 8, L_0x281e180, L_0x7f1f755d4698;
L_0x281e930 .concat [ 23 9 0 0], L_0x281e250, L_0x7f1f755d46e0;
L_0x281ea70 .cmp/ne 32, L_0x281e930, L_0x7f1f755d4728;
L_0x281ed00 .cmp/eq 8, L_0x281deb0, L_0x7f1f755d4770;
L_0x281edf0 .concat [ 23 9 0 0], L_0x281df50, L_0x7f1f755d47b8;
L_0x281ef30 .cmp/eq 32, L_0x281edf0, L_0x7f1f755d4800;
L_0x281f180 .cmp/eq 8, L_0x281e180, L_0x7f1f755d4848;
L_0x281f270 .concat [ 23 9 0 0], L_0x281e250, L_0x7f1f755d4890;
L_0x281f310 .cmp/eq 32, L_0x281f270, L_0x7f1f755d48d8;
L_0x281f600 .cmp/eq 8, L_0x281deb0, L_0x7f1f755d4920;
L_0x281f730 .concat [ 23 9 0 0], L_0x281df50, L_0x7f1f755d4968;
L_0x281f8e0 .cmp/eq 32, L_0x281f730, L_0x7f1f755d49b0;
L_0x281faf0 .cmp/eq 8, L_0x281e180, L_0x7f1f755d49f8;
L_0x281fcb0 .concat [ 23 9 0 0], L_0x281e250, L_0x7f1f755d4a40;
L_0x281fde0 .cmp/eq 32, L_0x281fcb0, L_0x7f1f755d4a88;
S_0x27b45f0 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27b03a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27b4780 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27b47c0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27b4800 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27b4840 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27b4bb0_0 .net "a", 31 0, o0x7f1f75621bc8;  alias, 0 drivers
v0x27b4cb0_0 .var "a_e", 9 0;
v0x27b4d90_0 .var "a_m", 23 0;
v0x27b4e80_0 .var "a_s", 0 0;
v0x27b4f40_0 .net "b", 31 0, v0x27b6750_0;  1 drivers
v0x27b5070_0 .var "b_e", 9 0;
v0x27b5150_0 .var "b_m", 23 0;
v0x27b5230_0 .var "b_s", 0 0;
v0x27b52f0_0 .var "guard_bit", 0 0;
v0x27b53b0_0 .var "product", 49 0;
v0x27b5490_0 .var "result", 31 0;
v0x27b5550_0 .var "round_bit", 0 0;
v0x27b55f0_0 .var "sticky", 0 0;
v0x27b56b0_0 .var "z_e", 9 0;
v0x27b5790_0 .var "z_m", 23 0;
v0x27b5870_0 .var "z_s", 0 0;
E_0x27b4ad0/0 .event anyedge, v0x27b4bb0_0, v0x27b4f40_0, v0x27b4cb0_0, v0x27b4d90_0;
E_0x27b4ad0/1 .event anyedge, v0x27b5070_0, v0x27b5150_0, v0x27b4e80_0, v0x27b5230_0;
E_0x27b4ad0/2 .event anyedge, v0x27b53b0_0, v0x27b56b0_0, v0x27b5790_0, v0x27b52f0_0;
E_0x27b4ad0/3 .event anyedge, v0x27b55f0_0, v0x27b5550_0, v0x27b5870_0;
E_0x27b4ad0 .event/or E_0x27b4ad0/0, E_0x27b4ad0/1, E_0x27b4ad0/2, E_0x27b4ad0/3;
S_0x27b6c20 .scope module, "pe22" "pe" 3 256, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27b6db0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27bc200_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27bc2a0_0 .net "mac_out", 31 0, v0x27ba990_0;  1 drivers
v0x27bc390_0 .net "mult_out", 31 0, v0x27bbce0_0;  1 drivers
v0x27bc460_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561e418;  alias, 0 drivers
v0x27bc500_0 .net "pe_enabled", 0 0, L_0x28224e0;  1 drivers
v0x27bc5f0_0 .net "pe_input_in", 31 0, v0x27b5e80_0;  alias, 1 drivers
v0x27bc6e0_0 .var "pe_input_out", 31 0;
v0x27bc7c0_0 .net "pe_psum_in", 31 0, v0x27a2890_0;  alias, 1 drivers
v0x27bc8d0_0 .var "pe_psum_out", 31 0;
v0x27bca40_0 .net "pe_switch_in", 0 0, v0x27a2a80_0;  alias, 1 drivers
v0x27bcae0_0 .var "pe_switch_out", 0 0;
v0x27bcba0_0 .net "pe_valid_in", 0 0, v0x27b63e0_0;  alias, 1 drivers
v0x27bcc40_0 .var "pe_valid_out", 0 0;
v0x27bcce0_0 .net "pe_weight_in", 31 0, v0x27a2d40_0;  alias, 1 drivers
v0x27bcda0_0 .var "pe_weight_out", 31 0;
v0x27bce60_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27bcf00_0 .var "weight_reg_active", 31 0;
v0x27bd0d0_0 .var "weight_reg_inactive", 31 0;
S_0x27b6e80 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27b6c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27b7080 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27b70c0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27b7100 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27b7140 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27b9890_0 .net "a", 31 0, v0x27bbce0_0;  alias, 1 drivers
v0x27b9990_0 .net "a_exp", 7 0, L_0x2820280;  1 drivers
v0x27b9a70_0 .net "a_inf", 0 0, L_0x2821440;  1 drivers
v0x27b9b10_0 .net "a_mant", 22 0, L_0x2820320;  1 drivers
v0x27b9bf0_0 .var "a_mant_ext", 23 0;
v0x27b9cd0_0 .net "a_nan", 0 0, L_0x2820a80;  1 drivers
v0x27b9d90_0 .net "a_sign", 0 0, L_0x28201e0;  1 drivers
v0x27b9e50_0 .net "a_zero", 0 0, L_0x2821820;  1 drivers
v0x27b9f10_0 .net "b", 31 0, v0x27a2890_0;  alias, 1 drivers
v0x27b9fd0_0 .net "b_exp", 7 0, L_0x2820550;  1 drivers
v0x27ba090_0 .net "b_inf", 0 0, L_0x2821890;  1 drivers
v0x27ba150_0 .net "b_mant", 22 0, L_0x2820620;  1 drivers
v0x27ba230_0 .var "b_mant_ext", 23 0;
v0x27ba310_0 .net "b_nan", 0 0, L_0x2820fc0;  1 drivers
v0x27ba3d0_0 .net "b_sign", 0 0, L_0x28203c0;  1 drivers
v0x27ba490_0 .net "b_zero", 0 0, L_0x2822390;  1 drivers
v0x27ba550_0 .var/i "exp_diff_i", 31 0;
v0x27ba630_0 .var/i "i", 31 0;
v0x27ba710_0 .var/i "larger_exp_i", 31 0;
v0x27ba7f0_0 .var "mant_sub", 24 0;
v0x27ba8d0_0 .var "normalize_done", 0 0;
v0x27ba990_0 .var "result", 31 0;
v0x27baa70_0 .var/i "result_exp_i", 31 0;
v0x27bab50_0 .var "result_sign", 0 0;
v0x27bac10_0 .var/i "shift", 31 0;
v0x27bacf0_0 .var "sum_mant", 24 0;
L_0x28201e0 .part v0x27bbce0_0, 31, 1;
L_0x2820280 .part v0x27bbce0_0, 23, 8;
L_0x2820320 .part v0x27bbce0_0, 0, 23;
L_0x28203c0 .part v0x27a2890_0, 31, 1;
L_0x2820550 .part v0x27a2890_0, 23, 8;
L_0x2820620 .part v0x27a2890_0, 0, 23;
S_0x27b73f0 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27b6e80;
 .timescale -9 -12;
L_0x2820a80 .functor AND 1, L_0x2820730, L_0x2820940, C4<1>, C4<1>;
L_0x2820fc0 .functor AND 1, L_0x2820b90, L_0x2820e40, C4<1>, C4<1>;
L_0x2821440 .functor AND 1, L_0x28210d0, L_0x2821300, C4<1>, C4<1>;
L_0x2821890 .functor AND 1, L_0x2821550, L_0x28216e0, C4<1>, C4<1>;
L_0x2821820 .functor AND 1, L_0x28219d0, L_0x2821cb0, C4<1>, C4<1>;
L_0x2822390 .functor AND 1, L_0x2821ec0, L_0x28221b0, C4<1>, C4<1>;
v0x27b76f0_0 .net *"_ivl_10", 31 0, L_0x2820800;  1 drivers
L_0x7f1f755d4b18 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b77f0_0 .net *"_ivl_13", 8 0, L_0x7f1f755d4b18;  1 drivers
L_0x7f1f755d4b60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b78d0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d4b60;  1 drivers
v0x27b79c0_0 .net *"_ivl_16", 0 0, L_0x2820940;  1 drivers
L_0x7f1f755d4ba8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27b7a80_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d4ba8;  1 drivers
v0x27b7bb0_0 .net *"_ivl_22", 0 0, L_0x2820b90;  1 drivers
v0x27b7c70_0 .net *"_ivl_24", 31 0, L_0x2820d00;  1 drivers
L_0x7f1f755d4bf0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b7d50_0 .net *"_ivl_27", 8 0, L_0x7f1f755d4bf0;  1 drivers
L_0x7f1f755d4c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b7e30_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d4c38;  1 drivers
v0x27b7f10_0 .net *"_ivl_30", 0 0, L_0x2820e40;  1 drivers
L_0x7f1f755d4c80 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27b7fd0_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d4c80;  1 drivers
v0x27b80b0_0 .net *"_ivl_36", 0 0, L_0x28210d0;  1 drivers
v0x27b8170_0 .net *"_ivl_38", 31 0, L_0x28211c0;  1 drivers
L_0x7f1f755d4cc8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b8250_0 .net *"_ivl_41", 8 0, L_0x7f1f755d4cc8;  1 drivers
L_0x7f1f755d4d10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b8330_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d4d10;  1 drivers
v0x27b8410_0 .net *"_ivl_44", 0 0, L_0x2821300;  1 drivers
L_0x7f1f755d4d58 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27b84d0_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d4d58;  1 drivers
v0x27b86c0_0 .net *"_ivl_50", 0 0, L_0x2821550;  1 drivers
v0x27b8780_0 .net *"_ivl_52", 31 0, L_0x2821640;  1 drivers
L_0x7f1f755d4da0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b8860_0 .net *"_ivl_55", 8 0, L_0x7f1f755d4da0;  1 drivers
L_0x7f1f755d4de8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b8940_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d4de8;  1 drivers
v0x27b8a20_0 .net *"_ivl_58", 0 0, L_0x28216e0;  1 drivers
L_0x7f1f755d4ad0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27b8ae0_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d4ad0;  1 drivers
L_0x7f1f755d4e30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27b8bc0_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d4e30;  1 drivers
v0x27b8ca0_0 .net *"_ivl_64", 0 0, L_0x28219d0;  1 drivers
v0x27b8d60_0 .net *"_ivl_66", 31 0, L_0x2821b00;  1 drivers
L_0x7f1f755d4e78 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b8e40_0 .net *"_ivl_69", 8 0, L_0x7f1f755d4e78;  1 drivers
L_0x7f1f755d4ec0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b8f20_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d4ec0;  1 drivers
v0x27b9000_0 .net *"_ivl_72", 0 0, L_0x2821cb0;  1 drivers
L_0x7f1f755d4f08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27b90c0_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d4f08;  1 drivers
v0x27b91a0_0 .net *"_ivl_78", 0 0, L_0x2821ec0;  1 drivers
v0x27b9260_0 .net *"_ivl_8", 0 0, L_0x2820730;  1 drivers
v0x27b9320_0 .net *"_ivl_80", 31 0, L_0x2822080;  1 drivers
L_0x7f1f755d4f50 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27b9610_0 .net *"_ivl_83", 8 0, L_0x7f1f755d4f50;  1 drivers
L_0x7f1f755d4f98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b96f0_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d4f98;  1 drivers
v0x27b97d0_0 .net *"_ivl_86", 0 0, L_0x28221b0;  1 drivers
E_0x27b75f0/0 .event anyedge, v0x27b9cd0_0, v0x27ba310_0, v0x27b9a70_0, v0x27ba090_0;
E_0x27b75f0/1 .event anyedge, v0x27b9d90_0, v0x27ba3d0_0, v0x27b9e50_0, v0x27ba490_0;
E_0x27b75f0/2 .event anyedge, v0x27a2890_0, v0x27b9890_0, v0x27b9990_0, v0x27b9b10_0;
E_0x27b75f0/3 .event anyedge, v0x27b9fd0_0, v0x27ba150_0, v0x27bacf0_0, v0x27bacf0_0;
E_0x27b75f0/4 .event anyedge, v0x27bacf0_0, v0x27ba7f0_0, v0x27baa70_0;
E_0x27b75f0 .event/or E_0x27b75f0/0, E_0x27b75f0/1, E_0x27b75f0/2, E_0x27b75f0/3, E_0x27b75f0/4;
L_0x2820730 .cmp/eq 8, L_0x2820280, L_0x7f1f755d4ad0;
L_0x2820800 .concat [ 23 9 0 0], L_0x2820320, L_0x7f1f755d4b18;
L_0x2820940 .cmp/ne 32, L_0x2820800, L_0x7f1f755d4b60;
L_0x2820b90 .cmp/eq 8, L_0x2820550, L_0x7f1f755d4ba8;
L_0x2820d00 .concat [ 23 9 0 0], L_0x2820620, L_0x7f1f755d4bf0;
L_0x2820e40 .cmp/ne 32, L_0x2820d00, L_0x7f1f755d4c38;
L_0x28210d0 .cmp/eq 8, L_0x2820280, L_0x7f1f755d4c80;
L_0x28211c0 .concat [ 23 9 0 0], L_0x2820320, L_0x7f1f755d4cc8;
L_0x2821300 .cmp/eq 32, L_0x28211c0, L_0x7f1f755d4d10;
L_0x2821550 .cmp/eq 8, L_0x2820550, L_0x7f1f755d4d58;
L_0x2821640 .concat [ 23 9 0 0], L_0x2820620, L_0x7f1f755d4da0;
L_0x28216e0 .cmp/eq 32, L_0x2821640, L_0x7f1f755d4de8;
L_0x28219d0 .cmp/eq 8, L_0x2820280, L_0x7f1f755d4e30;
L_0x2821b00 .concat [ 23 9 0 0], L_0x2820320, L_0x7f1f755d4e78;
L_0x2821cb0 .cmp/eq 32, L_0x2821b00, L_0x7f1f755d4ec0;
L_0x2821ec0 .cmp/eq 8, L_0x2820550, L_0x7f1f755d4f08;
L_0x2822080 .concat [ 23 9 0 0], L_0x2820620, L_0x7f1f755d4f50;
L_0x28221b0 .cmp/eq 32, L_0x2822080, L_0x7f1f755d4f98;
S_0x27bae50 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27b6c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27bafe0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27bb020 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27bb060 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27bb0a0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27bb410_0 .net "a", 31 0, v0x27b5e80_0;  alias, 1 drivers
v0x27bb520_0 .var "a_e", 9 0;
v0x27bb5e0_0 .var "a_m", 23 0;
v0x27bb6d0_0 .var "a_s", 0 0;
v0x27bb790_0 .net "b", 31 0, v0x27bcf00_0;  1 drivers
v0x27bb8c0_0 .var "b_e", 9 0;
v0x27bb9a0_0 .var "b_m", 23 0;
v0x27bba80_0 .var "b_s", 0 0;
v0x27bbb40_0 .var "guard_bit", 0 0;
v0x27bbc00_0 .var "product", 49 0;
v0x27bbce0_0 .var "result", 31 0;
v0x27bbda0_0 .var "round_bit", 0 0;
v0x27bbe40_0 .var "sticky", 0 0;
v0x27bbf00_0 .var "z_e", 9 0;
v0x27bbfe0_0 .var "z_m", 23 0;
v0x27bc0c0_0 .var "z_s", 0 0;
E_0x27bb330/0 .event anyedge, v0x27b5e80_0, v0x27bb790_0, v0x27bb520_0, v0x27bb5e0_0;
E_0x27bb330/1 .event anyedge, v0x27bb8c0_0, v0x27bb9a0_0, v0x27bb6d0_0, v0x27bba80_0;
E_0x27bb330/2 .event anyedge, v0x27bbc00_0, v0x27bbf00_0, v0x27bbfe0_0, v0x27bbb40_0;
E_0x27bb330/3 .event anyedge, v0x27bbe40_0, v0x27bbda0_0, v0x27bc0c0_0;
E_0x27bb330 .event/or E_0x27bb330/0, E_0x27bb330/1, E_0x27bb330/2, E_0x27bb330/3;
S_0x27bd3d0 .scope module, "pe23" "pe" 3 277, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27bd5b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27c29d0_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27c2a70_0 .net "mac_out", 31 0, v0x27c1160_0;  1 drivers
v0x27c2b60_0 .net "mult_out", 31 0, v0x27c24b0_0;  1 drivers
v0x27c2c30_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561f7c8;  alias, 0 drivers
v0x27c2cd0_0 .net "pe_enabled", 0 0, L_0x28250d0;  1 drivers
v0x27c2dc0_0 .net "pe_input_in", 31 0, v0x27bc6e0_0;  alias, 1 drivers
v0x27c2eb0_0 .var "pe_input_out", 31 0;
v0x27c2f90_0 .net "pe_psum_in", 31 0, v0x27a9070_0;  alias, 1 drivers
v0x27c30a0_0 .var "pe_psum_out", 31 0;
v0x27c3210_0 .net "pe_switch_in", 0 0, v0x27a9260_0;  alias, 1 drivers
v0x27c32b0_0 .var "pe_switch_out", 0 0;
v0x27c3370_0 .net "pe_valid_in", 0 0, v0x27bcc40_0;  alias, 1 drivers
v0x27c3410_0 .var "pe_valid_out", 0 0;
v0x27c34b0_0 .net "pe_weight_in", 31 0, v0x27a9520_0;  alias, 1 drivers
v0x27c3570_0 .var "pe_weight_out", 31 0;
v0x27c3630_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27c36d0_0 .var "weight_reg_active", 31 0;
v0x27c38a0_0 .var "weight_reg_inactive", 31 0;
S_0x27bd650 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27bd3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27bd850 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27bd890 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27bd8d0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27bd910 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27c0060_0 .net "a", 31 0, v0x27c24b0_0;  alias, 1 drivers
v0x27c0160_0 .net "a_exp", 7 0, L_0x2822660;  1 drivers
v0x27c0240_0 .net "a_inf", 0 0, L_0x28237c0;  1 drivers
v0x27c02e0_0 .net "a_mant", 22 0, L_0x2822700;  1 drivers
v0x27c03c0_0 .var "a_mant_ext", 23 0;
v0x27c04a0_0 .net "a_nan", 0 0, L_0x2822e00;  1 drivers
v0x27c0560_0 .net "a_sign", 0 0, L_0x28225c0;  1 drivers
v0x27c0620_0 .net "a_zero", 0 0, L_0x2823c00;  1 drivers
v0x27c06e0_0 .net "b", 31 0, v0x27a9070_0;  alias, 1 drivers
v0x27c07a0_0 .net "b_exp", 7 0, L_0x28228d0;  1 drivers
v0x27c0860_0 .net "b_inf", 0 0, L_0x2823c70;  1 drivers
v0x27c0920_0 .net "b_mant", 22 0, L_0x28229a0;  1 drivers
v0x27c0a00_0 .var "b_mant_ext", 23 0;
v0x27c0ae0_0 .net "b_nan", 0 0, L_0x2823340;  1 drivers
v0x27c0ba0_0 .net "b_sign", 0 0, L_0x28227a0;  1 drivers
v0x27c0c60_0 .net "b_zero", 0 0, L_0x2824f80;  1 drivers
v0x27c0d20_0 .var/i "exp_diff_i", 31 0;
v0x27c0e00_0 .var/i "i", 31 0;
v0x27c0ee0_0 .var/i "larger_exp_i", 31 0;
v0x27c0fc0_0 .var "mant_sub", 24 0;
v0x27c10a0_0 .var "normalize_done", 0 0;
v0x27c1160_0 .var "result", 31 0;
v0x27c1240_0 .var/i "result_exp_i", 31 0;
v0x27c1320_0 .var "result_sign", 0 0;
v0x27c13e0_0 .var/i "shift", 31 0;
v0x27c14c0_0 .var "sum_mant", 24 0;
L_0x28225c0 .part v0x27c24b0_0, 31, 1;
L_0x2822660 .part v0x27c24b0_0, 23, 8;
L_0x2822700 .part v0x27c24b0_0, 0, 23;
L_0x28227a0 .part v0x27a9070_0, 31, 1;
L_0x28228d0 .part v0x27a9070_0, 23, 8;
L_0x28229a0 .part v0x27a9070_0, 0, 23;
S_0x27bdbc0 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27bd650;
 .timescale -9 -12;
L_0x2822e00 .functor AND 1, L_0x2822ab0, L_0x2822cc0, C4<1>, C4<1>;
L_0x2823340 .functor AND 1, L_0x2822f10, L_0x28231c0, C4<1>, C4<1>;
L_0x28237c0 .functor AND 1, L_0x2823450, L_0x2823680, C4<1>, C4<1>;
L_0x2823c70 .functor AND 1, L_0x28238d0, L_0x2823ac0, C4<1>, C4<1>;
L_0x2823c00 .functor AND 1, L_0x2823db0, L_0x2824090, C4<1>, C4<1>;
L_0x2824f80 .functor AND 1, L_0x2824ab0, L_0x2824da0, C4<1>, C4<1>;
v0x27bdec0_0 .net *"_ivl_10", 31 0, L_0x2822b80;  1 drivers
L_0x7f1f755d5028 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27bdfc0_0 .net *"_ivl_13", 8 0, L_0x7f1f755d5028;  1 drivers
L_0x7f1f755d5070 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27be0a0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d5070;  1 drivers
v0x27be190_0 .net *"_ivl_16", 0 0, L_0x2822cc0;  1 drivers
L_0x7f1f755d50b8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27be250_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d50b8;  1 drivers
v0x27be380_0 .net *"_ivl_22", 0 0, L_0x2822f10;  1 drivers
v0x27be440_0 .net *"_ivl_24", 31 0, L_0x2823080;  1 drivers
L_0x7f1f755d5100 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27be520_0 .net *"_ivl_27", 8 0, L_0x7f1f755d5100;  1 drivers
L_0x7f1f755d5148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27be600_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d5148;  1 drivers
v0x27be6e0_0 .net *"_ivl_30", 0 0, L_0x28231c0;  1 drivers
L_0x7f1f755d5190 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27be7a0_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d5190;  1 drivers
v0x27be880_0 .net *"_ivl_36", 0 0, L_0x2823450;  1 drivers
v0x27be940_0 .net *"_ivl_38", 31 0, L_0x2823540;  1 drivers
L_0x7f1f755d51d8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27bea20_0 .net *"_ivl_41", 8 0, L_0x7f1f755d51d8;  1 drivers
L_0x7f1f755d5220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27beb00_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d5220;  1 drivers
v0x27bebe0_0 .net *"_ivl_44", 0 0, L_0x2823680;  1 drivers
L_0x7f1f755d5268 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27beca0_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d5268;  1 drivers
v0x27bee90_0 .net *"_ivl_50", 0 0, L_0x28238d0;  1 drivers
v0x27bef50_0 .net *"_ivl_52", 31 0, L_0x2823a20;  1 drivers
L_0x7f1f755d52b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27bf030_0 .net *"_ivl_55", 8 0, L_0x7f1f755d52b0;  1 drivers
L_0x7f1f755d52f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27bf110_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d52f8;  1 drivers
v0x27bf1f0_0 .net *"_ivl_58", 0 0, L_0x2823ac0;  1 drivers
L_0x7f1f755d4fe0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27bf2b0_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d4fe0;  1 drivers
L_0x7f1f755d5340 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27bf390_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d5340;  1 drivers
v0x27bf470_0 .net *"_ivl_64", 0 0, L_0x2823db0;  1 drivers
v0x27bf530_0 .net *"_ivl_66", 31 0, L_0x2823ee0;  1 drivers
L_0x7f1f755d5388 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27bf610_0 .net *"_ivl_69", 8 0, L_0x7f1f755d5388;  1 drivers
L_0x7f1f755d53d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27bf6f0_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d53d0;  1 drivers
v0x27bf7d0_0 .net *"_ivl_72", 0 0, L_0x2824090;  1 drivers
L_0x7f1f755d5418 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27bf890_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d5418;  1 drivers
v0x27bf970_0 .net *"_ivl_78", 0 0, L_0x2824ab0;  1 drivers
v0x27bfa30_0 .net *"_ivl_8", 0 0, L_0x2822ab0;  1 drivers
v0x27bfaf0_0 .net *"_ivl_80", 31 0, L_0x2824c70;  1 drivers
L_0x7f1f755d5460 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27bfde0_0 .net *"_ivl_83", 8 0, L_0x7f1f755d5460;  1 drivers
L_0x7f1f755d54a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27bfec0_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d54a8;  1 drivers
v0x27bffa0_0 .net *"_ivl_86", 0 0, L_0x2824da0;  1 drivers
E_0x27bddc0/0 .event anyedge, v0x27c04a0_0, v0x27c0ae0_0, v0x27c0240_0, v0x27c0860_0;
E_0x27bddc0/1 .event anyedge, v0x27c0560_0, v0x27c0ba0_0, v0x27c0620_0, v0x27c0c60_0;
E_0x27bddc0/2 .event anyedge, v0x27a9070_0, v0x27c0060_0, v0x27c0160_0, v0x27c02e0_0;
E_0x27bddc0/3 .event anyedge, v0x27c07a0_0, v0x27c0920_0, v0x27c14c0_0, v0x27c14c0_0;
E_0x27bddc0/4 .event anyedge, v0x27c14c0_0, v0x27c0fc0_0, v0x27c1240_0;
E_0x27bddc0 .event/or E_0x27bddc0/0, E_0x27bddc0/1, E_0x27bddc0/2, E_0x27bddc0/3, E_0x27bddc0/4;
L_0x2822ab0 .cmp/eq 8, L_0x2822660, L_0x7f1f755d4fe0;
L_0x2822b80 .concat [ 23 9 0 0], L_0x2822700, L_0x7f1f755d5028;
L_0x2822cc0 .cmp/ne 32, L_0x2822b80, L_0x7f1f755d5070;
L_0x2822f10 .cmp/eq 8, L_0x28228d0, L_0x7f1f755d50b8;
L_0x2823080 .concat [ 23 9 0 0], L_0x28229a0, L_0x7f1f755d5100;
L_0x28231c0 .cmp/ne 32, L_0x2823080, L_0x7f1f755d5148;
L_0x2823450 .cmp/eq 8, L_0x2822660, L_0x7f1f755d5190;
L_0x2823540 .concat [ 23 9 0 0], L_0x2822700, L_0x7f1f755d51d8;
L_0x2823680 .cmp/eq 32, L_0x2823540, L_0x7f1f755d5220;
L_0x28238d0 .cmp/eq 8, L_0x28228d0, L_0x7f1f755d5268;
L_0x2823a20 .concat [ 23 9 0 0], L_0x28229a0, L_0x7f1f755d52b0;
L_0x2823ac0 .cmp/eq 32, L_0x2823a20, L_0x7f1f755d52f8;
L_0x2823db0 .cmp/eq 8, L_0x2822660, L_0x7f1f755d5340;
L_0x2823ee0 .concat [ 23 9 0 0], L_0x2822700, L_0x7f1f755d5388;
L_0x2824090 .cmp/eq 32, L_0x2823ee0, L_0x7f1f755d53d0;
L_0x2824ab0 .cmp/eq 8, L_0x28228d0, L_0x7f1f755d5418;
L_0x2824c70 .concat [ 23 9 0 0], L_0x28229a0, L_0x7f1f755d5460;
L_0x2824da0 .cmp/eq 32, L_0x2824c70, L_0x7f1f755d54a8;
S_0x27c1620 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27bd3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27c17b0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27c17f0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27c1830 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27c1870 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27c1be0_0 .net "a", 31 0, v0x27bc6e0_0;  alias, 1 drivers
v0x27c1cf0_0 .var "a_e", 9 0;
v0x27c1db0_0 .var "a_m", 23 0;
v0x27c1ea0_0 .var "a_s", 0 0;
v0x27c1f60_0 .net "b", 31 0, v0x27c36d0_0;  1 drivers
v0x27c2090_0 .var "b_e", 9 0;
v0x27c2170_0 .var "b_m", 23 0;
v0x27c2250_0 .var "b_s", 0 0;
v0x27c2310_0 .var "guard_bit", 0 0;
v0x27c23d0_0 .var "product", 49 0;
v0x27c24b0_0 .var "result", 31 0;
v0x27c2570_0 .var "round_bit", 0 0;
v0x27c2610_0 .var "sticky", 0 0;
v0x27c26d0_0 .var "z_e", 9 0;
v0x27c27b0_0 .var "z_m", 23 0;
v0x27c2890_0 .var "z_s", 0 0;
E_0x27c1b00/0 .event anyedge, v0x27bc6e0_0, v0x27c1f60_0, v0x27c1cf0_0, v0x27c1db0_0;
E_0x27c1b00/1 .event anyedge, v0x27c2090_0, v0x27c2170_0, v0x27c1ea0_0, v0x27c2250_0;
E_0x27c1b00/2 .event anyedge, v0x27c23d0_0, v0x27c26d0_0, v0x27c27b0_0, v0x27c2310_0;
E_0x27c1b00/3 .event anyedge, v0x27c2610_0, v0x27c2570_0, v0x27c2890_0;
E_0x27c1b00 .event/or E_0x27c1b00/0, E_0x27c1b00/1, E_0x27c1b00/2, E_0x27c1b00/3;
S_0x27c3ba0 .scope module, "pe24" "pe" 3 298, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27c3d80 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27c91a0_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27c9240_0 .net "mac_out", 31 0, v0x27c7930_0;  1 drivers
v0x27c9330_0 .net "mult_out", 31 0, v0x27c8c80_0;  1 drivers
v0x27c9400_0 .net "pe_accept_w_in", 0 0, o0x7f1f75620b78;  alias, 0 drivers
v0x27c94a0_0 .net "pe_enabled", 0 0, L_0x2827380;  1 drivers
v0x27c9590_0 .net "pe_input_in", 31 0, v0x27c2eb0_0;  alias, 1 drivers
v0x27c9680_0 .var "pe_input_out", 31 0;
v0x27c9760_0 .net "pe_psum_in", 31 0, v0x27af870_0;  alias, 1 drivers
v0x27c9870_0 .var "pe_psum_out", 31 0;
v0x27c99e0_0 .net "pe_switch_in", 0 0, v0x27afa60_0;  alias, 1 drivers
v0x27c9a80_0 .var "pe_switch_out", 0 0;
v0x27c9b20_0 .net "pe_valid_in", 0 0, v0x27c3410_0;  alias, 1 drivers
v0x27c9bc0_0 .var "pe_valid_out", 0 0;
v0x27c9c60_0 .net "pe_weight_in", 31 0, v0x27afd20_0;  alias, 1 drivers
v0x27c9d20_0 .var "pe_weight_out", 31 0;
v0x27c9de0_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27c9e80_0 .var "weight_reg_active", 31 0;
v0x27ca080_0 .var "weight_reg_inactive", 31 0;
S_0x27c3e20 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27c3ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27c4020 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27c4060 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27c40a0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27c40e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27c6830_0 .net "a", 31 0, v0x27c8c80_0;  alias, 1 drivers
v0x27c6930_0 .net "a_exp", 7 0, L_0x2825210;  1 drivers
v0x27c6a10_0 .net "a_inf", 0 0, L_0x2826310;  1 drivers
v0x27c6ab0_0 .net "a_mant", 22 0, L_0x28252b0;  1 drivers
v0x27c6b90_0 .var "a_mant_ext", 23 0;
v0x27c6c70_0 .net "a_nan", 0 0, L_0x2825950;  1 drivers
v0x27c6d30_0 .net "a_sign", 0 0, L_0x2825170;  1 drivers
v0x27c6df0_0 .net "a_zero", 0 0, L_0x2826750;  1 drivers
v0x27c6eb0_0 .net "b", 31 0, v0x27af870_0;  alias, 1 drivers
v0x27c6f70_0 .net "b_exp", 7 0, L_0x2825420;  1 drivers
v0x27c7030_0 .net "b_inf", 0 0, L_0x28267c0;  1 drivers
v0x27c70f0_0 .net "b_mant", 22 0, L_0x28254f0;  1 drivers
v0x27c71d0_0 .var "b_mant_ext", 23 0;
v0x27c72b0_0 .net "b_nan", 0 0, L_0x2825e90;  1 drivers
v0x27c7370_0 .net "b_sign", 0 0, L_0x2825350;  1 drivers
v0x27c7430_0 .net "b_zero", 0 0, L_0x2827270;  1 drivers
v0x27c74f0_0 .var/i "exp_diff_i", 31 0;
v0x27c75d0_0 .var/i "i", 31 0;
v0x27c76b0_0 .var/i "larger_exp_i", 31 0;
v0x27c7790_0 .var "mant_sub", 24 0;
v0x27c7870_0 .var "normalize_done", 0 0;
v0x27c7930_0 .var "result", 31 0;
v0x27c7a10_0 .var/i "result_exp_i", 31 0;
v0x27c7af0_0 .var "result_sign", 0 0;
v0x27c7bb0_0 .var/i "shift", 31 0;
v0x27c7c90_0 .var "sum_mant", 24 0;
L_0x2825170 .part v0x27c8c80_0, 31, 1;
L_0x2825210 .part v0x27c8c80_0, 23, 8;
L_0x28252b0 .part v0x27c8c80_0, 0, 23;
L_0x2825350 .part v0x27af870_0, 31, 1;
L_0x2825420 .part v0x27af870_0, 23, 8;
L_0x28254f0 .part v0x27af870_0, 0, 23;
S_0x27c4390 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27c3e20;
 .timescale -9 -12;
L_0x2825950 .functor AND 1, L_0x2825600, L_0x2825810, C4<1>, C4<1>;
L_0x2825e90 .functor AND 1, L_0x2825a60, L_0x2825d10, C4<1>, C4<1>;
L_0x2826310 .functor AND 1, L_0x2825fa0, L_0x28261d0, C4<1>, C4<1>;
L_0x28267c0 .functor AND 1, L_0x2826420, L_0x2826610, C4<1>, C4<1>;
L_0x2826750 .functor AND 1, L_0x2826900, L_0x2826b60, C4<1>, C4<1>;
L_0x2827270 .functor AND 1, L_0x2826d70, L_0x2827060, C4<1>, C4<1>;
v0x27c4690_0 .net *"_ivl_10", 31 0, L_0x28256d0;  1 drivers
L_0x7f1f755d5538 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27c4790_0 .net *"_ivl_13", 8 0, L_0x7f1f755d5538;  1 drivers
L_0x7f1f755d5580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c4870_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d5580;  1 drivers
v0x27c4960_0 .net *"_ivl_16", 0 0, L_0x2825810;  1 drivers
L_0x7f1f755d55c8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27c4a20_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d55c8;  1 drivers
v0x27c4b50_0 .net *"_ivl_22", 0 0, L_0x2825a60;  1 drivers
v0x27c4c10_0 .net *"_ivl_24", 31 0, L_0x2825bd0;  1 drivers
L_0x7f1f755d5610 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27c4cf0_0 .net *"_ivl_27", 8 0, L_0x7f1f755d5610;  1 drivers
L_0x7f1f755d5658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c4dd0_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d5658;  1 drivers
v0x27c4eb0_0 .net *"_ivl_30", 0 0, L_0x2825d10;  1 drivers
L_0x7f1f755d56a0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27c4f70_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d56a0;  1 drivers
v0x27c5050_0 .net *"_ivl_36", 0 0, L_0x2825fa0;  1 drivers
v0x27c5110_0 .net *"_ivl_38", 31 0, L_0x2826090;  1 drivers
L_0x7f1f755d56e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27c51f0_0 .net *"_ivl_41", 8 0, L_0x7f1f755d56e8;  1 drivers
L_0x7f1f755d5730 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c52d0_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d5730;  1 drivers
v0x27c53b0_0 .net *"_ivl_44", 0 0, L_0x28261d0;  1 drivers
L_0x7f1f755d5778 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27c5470_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d5778;  1 drivers
v0x27c5660_0 .net *"_ivl_50", 0 0, L_0x2826420;  1 drivers
v0x27c5720_0 .net *"_ivl_52", 31 0, L_0x2826570;  1 drivers
L_0x7f1f755d57c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27c5800_0 .net *"_ivl_55", 8 0, L_0x7f1f755d57c0;  1 drivers
L_0x7f1f755d5808 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c58e0_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d5808;  1 drivers
v0x27c59c0_0 .net *"_ivl_58", 0 0, L_0x2826610;  1 drivers
L_0x7f1f755d54f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27c5a80_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d54f0;  1 drivers
L_0x7f1f755d5850 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27c5b60_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d5850;  1 drivers
v0x27c5c40_0 .net *"_ivl_64", 0 0, L_0x2826900;  1 drivers
v0x27c5d00_0 .net *"_ivl_66", 31 0, L_0x2826a30;  1 drivers
L_0x7f1f755d5898 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27c5de0_0 .net *"_ivl_69", 8 0, L_0x7f1f755d5898;  1 drivers
L_0x7f1f755d58e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c5ec0_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d58e0;  1 drivers
v0x27c5fa0_0 .net *"_ivl_72", 0 0, L_0x2826b60;  1 drivers
L_0x7f1f755d5928 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27c6060_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d5928;  1 drivers
v0x27c6140_0 .net *"_ivl_78", 0 0, L_0x2826d70;  1 drivers
v0x27c6200_0 .net *"_ivl_8", 0 0, L_0x2825600;  1 drivers
v0x27c62c0_0 .net *"_ivl_80", 31 0, L_0x2826f30;  1 drivers
L_0x7f1f755d5970 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27c65b0_0 .net *"_ivl_83", 8 0, L_0x7f1f755d5970;  1 drivers
L_0x7f1f755d59b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c6690_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d59b8;  1 drivers
v0x27c6770_0 .net *"_ivl_86", 0 0, L_0x2827060;  1 drivers
E_0x27c4590/0 .event anyedge, v0x27c6c70_0, v0x27c72b0_0, v0x27c6a10_0, v0x27c7030_0;
E_0x27c4590/1 .event anyedge, v0x27c6d30_0, v0x27c7370_0, v0x27c6df0_0, v0x27c7430_0;
E_0x27c4590/2 .event anyedge, v0x27af870_0, v0x27c6830_0, v0x27c6930_0, v0x27c6ab0_0;
E_0x27c4590/3 .event anyedge, v0x27c6f70_0, v0x27c70f0_0, v0x27c7c90_0, v0x27c7c90_0;
E_0x27c4590/4 .event anyedge, v0x27c7c90_0, v0x27c7790_0, v0x27c7a10_0;
E_0x27c4590 .event/or E_0x27c4590/0, E_0x27c4590/1, E_0x27c4590/2, E_0x27c4590/3, E_0x27c4590/4;
L_0x2825600 .cmp/eq 8, L_0x2825210, L_0x7f1f755d54f0;
L_0x28256d0 .concat [ 23 9 0 0], L_0x28252b0, L_0x7f1f755d5538;
L_0x2825810 .cmp/ne 32, L_0x28256d0, L_0x7f1f755d5580;
L_0x2825a60 .cmp/eq 8, L_0x2825420, L_0x7f1f755d55c8;
L_0x2825bd0 .concat [ 23 9 0 0], L_0x28254f0, L_0x7f1f755d5610;
L_0x2825d10 .cmp/ne 32, L_0x2825bd0, L_0x7f1f755d5658;
L_0x2825fa0 .cmp/eq 8, L_0x2825210, L_0x7f1f755d56a0;
L_0x2826090 .concat [ 23 9 0 0], L_0x28252b0, L_0x7f1f755d56e8;
L_0x28261d0 .cmp/eq 32, L_0x2826090, L_0x7f1f755d5730;
L_0x2826420 .cmp/eq 8, L_0x2825420, L_0x7f1f755d5778;
L_0x2826570 .concat [ 23 9 0 0], L_0x28254f0, L_0x7f1f755d57c0;
L_0x2826610 .cmp/eq 32, L_0x2826570, L_0x7f1f755d5808;
L_0x2826900 .cmp/eq 8, L_0x2825210, L_0x7f1f755d5850;
L_0x2826a30 .concat [ 23 9 0 0], L_0x28252b0, L_0x7f1f755d5898;
L_0x2826b60 .cmp/eq 32, L_0x2826a30, L_0x7f1f755d58e0;
L_0x2826d70 .cmp/eq 8, L_0x2825420, L_0x7f1f755d5928;
L_0x2826f30 .concat [ 23 9 0 0], L_0x28254f0, L_0x7f1f755d5970;
L_0x2827060 .cmp/eq 32, L_0x2826f30, L_0x7f1f755d59b8;
S_0x27c7df0 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27c3ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27c7f80 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27c7fc0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27c8000 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27c8040 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27c83b0_0 .net "a", 31 0, v0x27c2eb0_0;  alias, 1 drivers
v0x27c84c0_0 .var "a_e", 9 0;
v0x27c8580_0 .var "a_m", 23 0;
v0x27c8670_0 .var "a_s", 0 0;
v0x27c8730_0 .net "b", 31 0, v0x27c9e80_0;  1 drivers
v0x27c8860_0 .var "b_e", 9 0;
v0x27c8940_0 .var "b_m", 23 0;
v0x27c8a20_0 .var "b_s", 0 0;
v0x27c8ae0_0 .var "guard_bit", 0 0;
v0x27c8ba0_0 .var "product", 49 0;
v0x27c8c80_0 .var "result", 31 0;
v0x27c8d40_0 .var "round_bit", 0 0;
v0x27c8de0_0 .var "sticky", 0 0;
v0x27c8ea0_0 .var "z_e", 9 0;
v0x27c8f80_0 .var "z_m", 23 0;
v0x27c9060_0 .var "z_s", 0 0;
E_0x27c82d0/0 .event anyedge, v0x27c2eb0_0, v0x27c8730_0, v0x27c84c0_0, v0x27c8580_0;
E_0x27c82d0/1 .event anyedge, v0x27c8860_0, v0x27c8940_0, v0x27c8670_0, v0x27c8a20_0;
E_0x27c82d0/2 .event anyedge, v0x27c8ba0_0, v0x27c8ea0_0, v0x27c8f80_0, v0x27c8ae0_0;
E_0x27c82d0/3 .event anyedge, v0x27c8de0_0, v0x27c8d40_0, v0x27c9060_0;
E_0x27c82d0 .event/or E_0x27c82d0/0, E_0x27c82d0/1, E_0x27c82d0/2, E_0x27c82d0/3;
S_0x27ca380 .scope module, "pe31" "pe" 3 321, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27b0530 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27cfb10_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27cfcc0_0 .net "mac_out", 31 0, v0x27ce290_0;  1 drivers
v0x27cfdb0_0 .net "mult_out", 31 0, v0x27cf5f0_0;  1 drivers
v0x27cfe80_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561cfd8;  alias, 0 drivers
v0x27cff70_0 .net "pe_enabled", 0 0, L_0x28296a0;  1 drivers
v0x27d0060_0 .net "pe_input_in", 31 0, o0x7f1f756268a8;  alias, 0 drivers
v0x27d0120_0 .var "pe_input_out", 31 0;
v0x27d01e0_0 .net "pe_psum_in", 31 0, v0x27b6050_0;  alias, 1 drivers
v0x27d02f0_0 .var "pe_psum_out", 31 0;
v0x27d03d0_0 .net "pe_switch_in", 0 0, v0x27b6260_0;  alias, 1 drivers
v0x27d0470_0 .var "pe_switch_out", 0 0;
v0x27d0510_0 .net "pe_valid_in", 0 0, o0x7f1f75626cc8;  alias, 0 drivers
v0x27d05d0_0 .var "pe_valid_out", 0 0;
v0x27d0690_0 .net "pe_weight_in", 31 0, v0x27b6560_0;  alias, 1 drivers
v0x27d0750_0 .var "pe_weight_out", 31 0;
v0x27d0810_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27d09c0_0 .var "weight_reg_active", 31 0;
v0x27d0b90_0 .var "weight_reg_inactive", 31 0;
S_0x27ca780 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27ca380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27ca980 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27ca9c0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27caa00 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27caa40 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27cd190_0 .net "a", 31 0, v0x27cf5f0_0;  alias, 1 drivers
v0x27cd290_0 .net "a_exp", 7 0, L_0x2827510;  1 drivers
v0x27cd370_0 .net "a_inf", 0 0, L_0x2828690;  1 drivers
v0x27cd410_0 .net "a_mant", 22 0, L_0x28275b0;  1 drivers
v0x27cd4f0_0 .var "a_mant_ext", 23 0;
v0x27cd5d0_0 .net "a_nan", 0 0, L_0x2827cd0;  1 drivers
v0x27cd690_0 .net "a_sign", 0 0, L_0x2827470;  1 drivers
v0x27cd750_0 .net "a_zero", 0 0, L_0x2828a70;  1 drivers
v0x27cd810_0 .net "b", 31 0, v0x27b6050_0;  alias, 1 drivers
v0x27cd8d0_0 .net "b_exp", 7 0, L_0x28277e0;  1 drivers
v0x27cd990_0 .net "b_inf", 0 0, L_0x2828ae0;  1 drivers
v0x27cda50_0 .net "b_mant", 22 0, L_0x28278b0;  1 drivers
v0x27cdb30_0 .var "b_mant_ext", 23 0;
v0x27cdc10_0 .net "b_nan", 0 0, L_0x2828210;  1 drivers
v0x27cdcd0_0 .net "b_sign", 0 0, L_0x2827650;  1 drivers
v0x27cdd90_0 .net "b_zero", 0 0, L_0x2829590;  1 drivers
v0x27cde50_0 .var/i "exp_diff_i", 31 0;
v0x27cdf30_0 .var/i "i", 31 0;
v0x27ce010_0 .var/i "larger_exp_i", 31 0;
v0x27ce0f0_0 .var "mant_sub", 24 0;
v0x27ce1d0_0 .var "normalize_done", 0 0;
v0x27ce290_0 .var "result", 31 0;
v0x27ce370_0 .var/i "result_exp_i", 31 0;
v0x27ce450_0 .var "result_sign", 0 0;
v0x27ce510_0 .var/i "shift", 31 0;
v0x27ce5f0_0 .var "sum_mant", 24 0;
L_0x2827470 .part v0x27cf5f0_0, 31, 1;
L_0x2827510 .part v0x27cf5f0_0, 23, 8;
L_0x28275b0 .part v0x27cf5f0_0, 0, 23;
L_0x2827650 .part v0x27b6050_0, 31, 1;
L_0x28277e0 .part v0x27b6050_0, 23, 8;
L_0x28278b0 .part v0x27b6050_0, 0, 23;
S_0x27cacf0 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27ca780;
 .timescale -9 -12;
L_0x2827cd0 .functor AND 1, L_0x2827980, L_0x2827b90, C4<1>, C4<1>;
L_0x2828210 .functor AND 1, L_0x2827de0, L_0x2828090, C4<1>, C4<1>;
L_0x2828690 .functor AND 1, L_0x2828320, L_0x2828550, C4<1>, C4<1>;
L_0x2828ae0 .functor AND 1, L_0x28287a0, L_0x2828930, C4<1>, C4<1>;
L_0x2828a70 .functor AND 1, L_0x2828c20, L_0x2828e80, C4<1>, C4<1>;
L_0x2829590 .functor AND 1, L_0x2829090, L_0x2829380, C4<1>, C4<1>;
v0x27caff0_0 .net *"_ivl_10", 31 0, L_0x2827a50;  1 drivers
L_0x7f1f755d5a48 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27cb0f0_0 .net *"_ivl_13", 8 0, L_0x7f1f755d5a48;  1 drivers
L_0x7f1f755d5a90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cb1d0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d5a90;  1 drivers
v0x27cb2c0_0 .net *"_ivl_16", 0 0, L_0x2827b90;  1 drivers
L_0x7f1f755d5ad8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27cb380_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d5ad8;  1 drivers
v0x27cb4b0_0 .net *"_ivl_22", 0 0, L_0x2827de0;  1 drivers
v0x27cb570_0 .net *"_ivl_24", 31 0, L_0x2827f50;  1 drivers
L_0x7f1f755d5b20 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27cb650_0 .net *"_ivl_27", 8 0, L_0x7f1f755d5b20;  1 drivers
L_0x7f1f755d5b68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cb730_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d5b68;  1 drivers
v0x27cb810_0 .net *"_ivl_30", 0 0, L_0x2828090;  1 drivers
L_0x7f1f755d5bb0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27cb8d0_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d5bb0;  1 drivers
v0x27cb9b0_0 .net *"_ivl_36", 0 0, L_0x2828320;  1 drivers
v0x27cba70_0 .net *"_ivl_38", 31 0, L_0x2828410;  1 drivers
L_0x7f1f755d5bf8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27cbb50_0 .net *"_ivl_41", 8 0, L_0x7f1f755d5bf8;  1 drivers
L_0x7f1f755d5c40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cbc30_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d5c40;  1 drivers
v0x27cbd10_0 .net *"_ivl_44", 0 0, L_0x2828550;  1 drivers
L_0x7f1f755d5c88 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27cbdd0_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d5c88;  1 drivers
v0x27cbfc0_0 .net *"_ivl_50", 0 0, L_0x28287a0;  1 drivers
v0x27cc080_0 .net *"_ivl_52", 31 0, L_0x2828890;  1 drivers
L_0x7f1f755d5cd0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27cc160_0 .net *"_ivl_55", 8 0, L_0x7f1f755d5cd0;  1 drivers
L_0x7f1f755d5d18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cc240_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d5d18;  1 drivers
v0x27cc320_0 .net *"_ivl_58", 0 0, L_0x2828930;  1 drivers
L_0x7f1f755d5a00 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27cc3e0_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d5a00;  1 drivers
L_0x7f1f755d5d60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27cc4c0_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d5d60;  1 drivers
v0x27cc5a0_0 .net *"_ivl_64", 0 0, L_0x2828c20;  1 drivers
v0x27cc660_0 .net *"_ivl_66", 31 0, L_0x2828d50;  1 drivers
L_0x7f1f755d5da8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27cc740_0 .net *"_ivl_69", 8 0, L_0x7f1f755d5da8;  1 drivers
L_0x7f1f755d5df0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cc820_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d5df0;  1 drivers
v0x27cc900_0 .net *"_ivl_72", 0 0, L_0x2828e80;  1 drivers
L_0x7f1f755d5e38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27cc9c0_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d5e38;  1 drivers
v0x27ccaa0_0 .net *"_ivl_78", 0 0, L_0x2829090;  1 drivers
v0x27ccb60_0 .net *"_ivl_8", 0 0, L_0x2827980;  1 drivers
v0x27ccc20_0 .net *"_ivl_80", 31 0, L_0x2829250;  1 drivers
L_0x7f1f755d5e80 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27ccf10_0 .net *"_ivl_83", 8 0, L_0x7f1f755d5e80;  1 drivers
L_0x7f1f755d5ec8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ccff0_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d5ec8;  1 drivers
v0x27cd0d0_0 .net *"_ivl_86", 0 0, L_0x2829380;  1 drivers
E_0x27caef0/0 .event anyedge, v0x27cd5d0_0, v0x27cdc10_0, v0x27cd370_0, v0x27cd990_0;
E_0x27caef0/1 .event anyedge, v0x27cd690_0, v0x27cdcd0_0, v0x27cd750_0, v0x27cdd90_0;
E_0x27caef0/2 .event anyedge, v0x27b6050_0, v0x27cd190_0, v0x27cd290_0, v0x27cd410_0;
E_0x27caef0/3 .event anyedge, v0x27cd8d0_0, v0x27cda50_0, v0x27ce5f0_0, v0x27ce5f0_0;
E_0x27caef0/4 .event anyedge, v0x27ce5f0_0, v0x27ce0f0_0, v0x27ce370_0;
E_0x27caef0 .event/or E_0x27caef0/0, E_0x27caef0/1, E_0x27caef0/2, E_0x27caef0/3, E_0x27caef0/4;
L_0x2827980 .cmp/eq 8, L_0x2827510, L_0x7f1f755d5a00;
L_0x2827a50 .concat [ 23 9 0 0], L_0x28275b0, L_0x7f1f755d5a48;
L_0x2827b90 .cmp/ne 32, L_0x2827a50, L_0x7f1f755d5a90;
L_0x2827de0 .cmp/eq 8, L_0x28277e0, L_0x7f1f755d5ad8;
L_0x2827f50 .concat [ 23 9 0 0], L_0x28278b0, L_0x7f1f755d5b20;
L_0x2828090 .cmp/ne 32, L_0x2827f50, L_0x7f1f755d5b68;
L_0x2828320 .cmp/eq 8, L_0x2827510, L_0x7f1f755d5bb0;
L_0x2828410 .concat [ 23 9 0 0], L_0x28275b0, L_0x7f1f755d5bf8;
L_0x2828550 .cmp/eq 32, L_0x2828410, L_0x7f1f755d5c40;
L_0x28287a0 .cmp/eq 8, L_0x28277e0, L_0x7f1f755d5c88;
L_0x2828890 .concat [ 23 9 0 0], L_0x28278b0, L_0x7f1f755d5cd0;
L_0x2828930 .cmp/eq 32, L_0x2828890, L_0x7f1f755d5d18;
L_0x2828c20 .cmp/eq 8, L_0x2827510, L_0x7f1f755d5d60;
L_0x2828d50 .concat [ 23 9 0 0], L_0x28275b0, L_0x7f1f755d5da8;
L_0x2828e80 .cmp/eq 32, L_0x2828d50, L_0x7f1f755d5df0;
L_0x2829090 .cmp/eq 8, L_0x28277e0, L_0x7f1f755d5e38;
L_0x2829250 .concat [ 23 9 0 0], L_0x28278b0, L_0x7f1f755d5e80;
L_0x2829380 .cmp/eq 32, L_0x2829250, L_0x7f1f755d5ec8;
S_0x27ce750 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27ca380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27ce8e0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27ce920 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27ce960 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27ce9a0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27ced10_0 .net "a", 31 0, o0x7f1f756268a8;  alias, 0 drivers
v0x27cee10_0 .var "a_e", 9 0;
v0x27ceef0_0 .var "a_m", 23 0;
v0x27cefe0_0 .var "a_s", 0 0;
v0x27cf0a0_0 .net "b", 31 0, v0x27d09c0_0;  1 drivers
v0x27cf1d0_0 .var "b_e", 9 0;
v0x27cf2b0_0 .var "b_m", 23 0;
v0x27cf390_0 .var "b_s", 0 0;
v0x27cf450_0 .var "guard_bit", 0 0;
v0x27cf510_0 .var "product", 49 0;
v0x27cf5f0_0 .var "result", 31 0;
v0x27cf6b0_0 .var "round_bit", 0 0;
v0x27cf750_0 .var "sticky", 0 0;
v0x27cf810_0 .var "z_e", 9 0;
v0x27cf8f0_0 .var "z_m", 23 0;
v0x27cf9d0_0 .var "z_s", 0 0;
E_0x27cec30/0 .event anyedge, v0x27ced10_0, v0x27cf0a0_0, v0x27cee10_0, v0x27ceef0_0;
E_0x27cec30/1 .event anyedge, v0x27cf1d0_0, v0x27cf2b0_0, v0x27cefe0_0, v0x27cf390_0;
E_0x27cec30/2 .event anyedge, v0x27cf510_0, v0x27cf810_0, v0x27cf8f0_0, v0x27cf450_0;
E_0x27cec30/3 .event anyedge, v0x27cf750_0, v0x27cf6b0_0, v0x27cf9d0_0;
E_0x27cec30 .event/or E_0x27cec30/0, E_0x27cec30/1, E_0x27cec30/2, E_0x27cec30/3;
S_0x27d0e90 .scope module, "pe32" "pe" 3 342, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27d1020 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27d65d0_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27d6670_0 .net "mac_out", 31 0, v0x27d4d60_0;  1 drivers
v0x27d6760_0 .net "mult_out", 31 0, v0x27d60b0_0;  1 drivers
v0x27d6830_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561e418;  alias, 0 drivers
v0x27d6920_0 .net "pe_enabled", 0 0, L_0x282b9b0;  1 drivers
v0x27d6a10_0 .net "pe_input_in", 31 0, v0x27d0120_0;  alias, 1 drivers
v0x27d6b20_0 .var "pe_input_out", 31 0;
v0x27d6c00_0 .net "pe_psum_in", 31 0, v0x27bc8d0_0;  alias, 1 drivers
v0x27d6d10_0 .var "pe_psum_out", 31 0;
v0x27d6df0_0 .net "pe_switch_in", 0 0, v0x27bcae0_0;  alias, 1 drivers
v0x27d6e90_0 .var "pe_switch_out", 0 0;
v0x27d6f30_0 .net "pe_valid_in", 0 0, v0x27d05d0_0;  alias, 1 drivers
v0x27d6fd0_0 .var "pe_valid_out", 0 0;
v0x27d7070_0 .net "pe_weight_in", 31 0, v0x27bcda0_0;  alias, 1 drivers
v0x27d7130_0 .var "pe_weight_out", 31 0;
v0x27d71f0_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27d7290_0 .var "weight_reg_active", 31 0;
v0x27d7460_0 .var "weight_reg_inactive", 31 0;
S_0x27d1250 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27d0e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27d1450 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27d1490 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27d14d0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27d1510 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27d3c60_0 .net "a", 31 0, v0x27d60b0_0;  alias, 1 drivers
v0x27d3d60_0 .net "a_exp", 7 0, L_0x28297e0;  1 drivers
v0x27d3e40_0 .net "a_inf", 0 0, L_0x282a9a0;  1 drivers
v0x27d3ee0_0 .net "a_mant", 22 0, L_0x2829880;  1 drivers
v0x27d3fc0_0 .var "a_mant_ext", 23 0;
v0x27d40a0_0 .net "a_nan", 0 0, L_0x2829fe0;  1 drivers
v0x27d4160_0 .net "a_sign", 0 0, L_0x2829740;  1 drivers
v0x27d4220_0 .net "a_zero", 0 0, L_0x282ad80;  1 drivers
v0x27d42e0_0 .net "b", 31 0, v0x27bc8d0_0;  alias, 1 drivers
v0x27d43a0_0 .net "b_exp", 7 0, L_0x2829ab0;  1 drivers
v0x27d4460_0 .net "b_inf", 0 0, L_0x282adf0;  1 drivers
v0x27d4520_0 .net "b_mant", 22 0, L_0x2829b80;  1 drivers
v0x27d4600_0 .var "b_mant_ext", 23 0;
v0x27d46e0_0 .net "b_nan", 0 0, L_0x282a520;  1 drivers
v0x27d47a0_0 .net "b_sign", 0 0, L_0x2829920;  1 drivers
v0x27d4860_0 .net "b_zero", 0 0, L_0x282b8a0;  1 drivers
v0x27d4920_0 .var/i "exp_diff_i", 31 0;
v0x27d4a00_0 .var/i "i", 31 0;
v0x27d4ae0_0 .var/i "larger_exp_i", 31 0;
v0x27d4bc0_0 .var "mant_sub", 24 0;
v0x27d4ca0_0 .var "normalize_done", 0 0;
v0x27d4d60_0 .var "result", 31 0;
v0x27d4e40_0 .var/i "result_exp_i", 31 0;
v0x27d4f20_0 .var "result_sign", 0 0;
v0x27d4fe0_0 .var/i "shift", 31 0;
v0x27d50c0_0 .var "sum_mant", 24 0;
L_0x2829740 .part v0x27d60b0_0, 31, 1;
L_0x28297e0 .part v0x27d60b0_0, 23, 8;
L_0x2829880 .part v0x27d60b0_0, 0, 23;
L_0x2829920 .part v0x27bc8d0_0, 31, 1;
L_0x2829ab0 .part v0x27bc8d0_0, 23, 8;
L_0x2829b80 .part v0x27bc8d0_0, 0, 23;
S_0x27d17c0 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27d1250;
 .timescale -9 -12;
L_0x2829fe0 .functor AND 1, L_0x2829c90, L_0x2829ea0, C4<1>, C4<1>;
L_0x282a520 .functor AND 1, L_0x282a0f0, L_0x282a3a0, C4<1>, C4<1>;
L_0x282a9a0 .functor AND 1, L_0x282a630, L_0x282a860, C4<1>, C4<1>;
L_0x282adf0 .functor AND 1, L_0x282aab0, L_0x282ac40, C4<1>, C4<1>;
L_0x282ad80 .functor AND 1, L_0x282af30, L_0x282b190, C4<1>, C4<1>;
L_0x282b8a0 .functor AND 1, L_0x282b3a0, L_0x282b690, C4<1>, C4<1>;
v0x27d1ac0_0 .net *"_ivl_10", 31 0, L_0x2829d60;  1 drivers
L_0x7f1f755d5f58 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d1bc0_0 .net *"_ivl_13", 8 0, L_0x7f1f755d5f58;  1 drivers
L_0x7f1f755d5fa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d1ca0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d5fa0;  1 drivers
v0x27d1d90_0 .net *"_ivl_16", 0 0, L_0x2829ea0;  1 drivers
L_0x7f1f755d5fe8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27d1e50_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d5fe8;  1 drivers
v0x27d1f80_0 .net *"_ivl_22", 0 0, L_0x282a0f0;  1 drivers
v0x27d2040_0 .net *"_ivl_24", 31 0, L_0x282a260;  1 drivers
L_0x7f1f755d6030 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d2120_0 .net *"_ivl_27", 8 0, L_0x7f1f755d6030;  1 drivers
L_0x7f1f755d6078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d2200_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d6078;  1 drivers
v0x27d22e0_0 .net *"_ivl_30", 0 0, L_0x282a3a0;  1 drivers
L_0x7f1f755d60c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27d23a0_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d60c0;  1 drivers
v0x27d2480_0 .net *"_ivl_36", 0 0, L_0x282a630;  1 drivers
v0x27d2540_0 .net *"_ivl_38", 31 0, L_0x282a720;  1 drivers
L_0x7f1f755d6108 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d2620_0 .net *"_ivl_41", 8 0, L_0x7f1f755d6108;  1 drivers
L_0x7f1f755d6150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d2700_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d6150;  1 drivers
v0x27d27e0_0 .net *"_ivl_44", 0 0, L_0x282a860;  1 drivers
L_0x7f1f755d6198 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27d28a0_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d6198;  1 drivers
v0x27d2a90_0 .net *"_ivl_50", 0 0, L_0x282aab0;  1 drivers
v0x27d2b50_0 .net *"_ivl_52", 31 0, L_0x282aba0;  1 drivers
L_0x7f1f755d61e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d2c30_0 .net *"_ivl_55", 8 0, L_0x7f1f755d61e0;  1 drivers
L_0x7f1f755d6228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d2d10_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d6228;  1 drivers
v0x27d2df0_0 .net *"_ivl_58", 0 0, L_0x282ac40;  1 drivers
L_0x7f1f755d5f10 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27d2eb0_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d5f10;  1 drivers
L_0x7f1f755d6270 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27d2f90_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d6270;  1 drivers
v0x27d3070_0 .net *"_ivl_64", 0 0, L_0x282af30;  1 drivers
v0x27d3130_0 .net *"_ivl_66", 31 0, L_0x282b060;  1 drivers
L_0x7f1f755d62b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d3210_0 .net *"_ivl_69", 8 0, L_0x7f1f755d62b8;  1 drivers
L_0x7f1f755d6300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d32f0_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d6300;  1 drivers
v0x27d33d0_0 .net *"_ivl_72", 0 0, L_0x282b190;  1 drivers
L_0x7f1f755d6348 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27d3490_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d6348;  1 drivers
v0x27d3570_0 .net *"_ivl_78", 0 0, L_0x282b3a0;  1 drivers
v0x27d3630_0 .net *"_ivl_8", 0 0, L_0x2829c90;  1 drivers
v0x27d36f0_0 .net *"_ivl_80", 31 0, L_0x282b560;  1 drivers
L_0x7f1f755d6390 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d39e0_0 .net *"_ivl_83", 8 0, L_0x7f1f755d6390;  1 drivers
L_0x7f1f755d63d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d3ac0_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d63d8;  1 drivers
v0x27d3ba0_0 .net *"_ivl_86", 0 0, L_0x282b690;  1 drivers
E_0x27d19c0/0 .event anyedge, v0x27d40a0_0, v0x27d46e0_0, v0x27d3e40_0, v0x27d4460_0;
E_0x27d19c0/1 .event anyedge, v0x27d4160_0, v0x27d47a0_0, v0x27d4220_0, v0x27d4860_0;
E_0x27d19c0/2 .event anyedge, v0x27bc8d0_0, v0x27d3c60_0, v0x27d3d60_0, v0x27d3ee0_0;
E_0x27d19c0/3 .event anyedge, v0x27d43a0_0, v0x27d4520_0, v0x27d50c0_0, v0x27d50c0_0;
E_0x27d19c0/4 .event anyedge, v0x27d50c0_0, v0x27d4bc0_0, v0x27d4e40_0;
E_0x27d19c0 .event/or E_0x27d19c0/0, E_0x27d19c0/1, E_0x27d19c0/2, E_0x27d19c0/3, E_0x27d19c0/4;
L_0x2829c90 .cmp/eq 8, L_0x28297e0, L_0x7f1f755d5f10;
L_0x2829d60 .concat [ 23 9 0 0], L_0x2829880, L_0x7f1f755d5f58;
L_0x2829ea0 .cmp/ne 32, L_0x2829d60, L_0x7f1f755d5fa0;
L_0x282a0f0 .cmp/eq 8, L_0x2829ab0, L_0x7f1f755d5fe8;
L_0x282a260 .concat [ 23 9 0 0], L_0x2829b80, L_0x7f1f755d6030;
L_0x282a3a0 .cmp/ne 32, L_0x282a260, L_0x7f1f755d6078;
L_0x282a630 .cmp/eq 8, L_0x28297e0, L_0x7f1f755d60c0;
L_0x282a720 .concat [ 23 9 0 0], L_0x2829880, L_0x7f1f755d6108;
L_0x282a860 .cmp/eq 32, L_0x282a720, L_0x7f1f755d6150;
L_0x282aab0 .cmp/eq 8, L_0x2829ab0, L_0x7f1f755d6198;
L_0x282aba0 .concat [ 23 9 0 0], L_0x2829b80, L_0x7f1f755d61e0;
L_0x282ac40 .cmp/eq 32, L_0x282aba0, L_0x7f1f755d6228;
L_0x282af30 .cmp/eq 8, L_0x28297e0, L_0x7f1f755d6270;
L_0x282b060 .concat [ 23 9 0 0], L_0x2829880, L_0x7f1f755d62b8;
L_0x282b190 .cmp/eq 32, L_0x282b060, L_0x7f1f755d6300;
L_0x282b3a0 .cmp/eq 8, L_0x2829ab0, L_0x7f1f755d6348;
L_0x282b560 .concat [ 23 9 0 0], L_0x2829b80, L_0x7f1f755d6390;
L_0x282b690 .cmp/eq 32, L_0x282b560, L_0x7f1f755d63d8;
S_0x27d5220 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27d0e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27d53b0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27d53f0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27d5430 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27d5470 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27d57e0_0 .net "a", 31 0, v0x27d0120_0;  alias, 1 drivers
v0x27d58f0_0 .var "a_e", 9 0;
v0x27d59b0_0 .var "a_m", 23 0;
v0x27d5aa0_0 .var "a_s", 0 0;
v0x27d5b60_0 .net "b", 31 0, v0x27d7290_0;  1 drivers
v0x27d5c90_0 .var "b_e", 9 0;
v0x27d5d70_0 .var "b_m", 23 0;
v0x27d5e50_0 .var "b_s", 0 0;
v0x27d5f10_0 .var "guard_bit", 0 0;
v0x27d5fd0_0 .var "product", 49 0;
v0x27d60b0_0 .var "result", 31 0;
v0x27d6170_0 .var "round_bit", 0 0;
v0x27d6210_0 .var "sticky", 0 0;
v0x27d62d0_0 .var "z_e", 9 0;
v0x27d63b0_0 .var "z_m", 23 0;
v0x27d6490_0 .var "z_s", 0 0;
E_0x27d5700/0 .event anyedge, v0x27d0120_0, v0x27d5b60_0, v0x27d58f0_0, v0x27d59b0_0;
E_0x27d5700/1 .event anyedge, v0x27d5c90_0, v0x27d5d70_0, v0x27d5aa0_0, v0x27d5e50_0;
E_0x27d5700/2 .event anyedge, v0x27d5fd0_0, v0x27d62d0_0, v0x27d63b0_0, v0x27d5f10_0;
E_0x27d5700/3 .event anyedge, v0x27d6210_0, v0x27d6170_0, v0x27d6490_0;
E_0x27d5700 .event/or E_0x27d5700/0, E_0x27d5700/1, E_0x27d5700/2, E_0x27d5700/3;
S_0x27d7760 .scope module, "pe33" "pe" 3 363, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27d78f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27dce70_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27dcf10_0 .net "mac_out", 31 0, v0x27db600_0;  1 drivers
v0x27dd000_0 .net "mult_out", 31 0, v0x27dc950_0;  1 drivers
v0x27dd0d0_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561f7c8;  alias, 0 drivers
v0x27dd1c0_0 .net "pe_enabled", 0 0, L_0x282dcd0;  1 drivers
v0x27dd2b0_0 .net "pe_input_in", 31 0, v0x27d6b20_0;  alias, 1 drivers
v0x27dd3c0_0 .var "pe_input_out", 31 0;
v0x27dd4a0_0 .net "pe_psum_in", 31 0, v0x27c30a0_0;  alias, 1 drivers
v0x27dd5b0_0 .var "pe_psum_out", 31 0;
v0x27dd720_0 .net "pe_switch_in", 0 0, v0x27c32b0_0;  alias, 1 drivers
v0x27dd7c0_0 .var "pe_switch_out", 0 0;
v0x27dd860_0 .net "pe_valid_in", 0 0, v0x27d6fd0_0;  alias, 1 drivers
v0x27dd900_0 .var "pe_valid_out", 0 0;
v0x27dd9a0_0 .net "pe_weight_in", 31 0, v0x27c3570_0;  alias, 1 drivers
v0x27dda60_0 .var "pe_weight_out", 31 0;
v0x27ddb20_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27ddbc0_0 .var "weight_reg_active", 31 0;
v0x27ddd90_0 .var "weight_reg_inactive", 31 0;
S_0x27d7af0 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27d7760;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27d7cf0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27d7d30 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27d7d70 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27d7db0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27da500_0 .net "a", 31 0, v0x27dc950_0;  alias, 1 drivers
v0x27da600_0 .net "a_exp", 7 0, L_0x282baf0;  1 drivers
v0x27da6e0_0 .net "a_inf", 0 0, L_0x282cc60;  1 drivers
v0x27da780_0 .net "a_mant", 22 0, L_0x282bb90;  1 drivers
v0x27da860_0 .var "a_mant_ext", 23 0;
v0x27da940_0 .net "a_nan", 0 0, L_0x282c2a0;  1 drivers
v0x27daa00_0 .net "a_sign", 0 0, L_0x282ba50;  1 drivers
v0x27daac0_0 .net "a_zero", 0 0, L_0x282d0a0;  1 drivers
v0x27dab80_0 .net "b", 31 0, v0x27c30a0_0;  alias, 1 drivers
v0x27dac40_0 .net "b_exp", 7 0, L_0x282bdc0;  1 drivers
v0x27dad00_0 .net "b_inf", 0 0, L_0x282d110;  1 drivers
v0x27dadc0_0 .net "b_mant", 22 0, L_0x282be90;  1 drivers
v0x27daea0_0 .var "b_mant_ext", 23 0;
v0x27daf80_0 .net "b_nan", 0 0, L_0x282c7e0;  1 drivers
v0x27db040_0 .net "b_sign", 0 0, L_0x282bc30;  1 drivers
v0x27db100_0 .net "b_zero", 0 0, L_0x282dbc0;  1 drivers
v0x27db1c0_0 .var/i "exp_diff_i", 31 0;
v0x27db2a0_0 .var/i "i", 31 0;
v0x27db380_0 .var/i "larger_exp_i", 31 0;
v0x27db460_0 .var "mant_sub", 24 0;
v0x27db540_0 .var "normalize_done", 0 0;
v0x27db600_0 .var "result", 31 0;
v0x27db6e0_0 .var/i "result_exp_i", 31 0;
v0x27db7c0_0 .var "result_sign", 0 0;
v0x27db880_0 .var/i "shift", 31 0;
v0x27db960_0 .var "sum_mant", 24 0;
L_0x282ba50 .part v0x27dc950_0, 31, 1;
L_0x282baf0 .part v0x27dc950_0, 23, 8;
L_0x282bb90 .part v0x27dc950_0, 0, 23;
L_0x282bc30 .part v0x27c30a0_0, 31, 1;
L_0x282bdc0 .part v0x27c30a0_0, 23, 8;
L_0x282be90 .part v0x27c30a0_0, 0, 23;
S_0x27d8060 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27d7af0;
 .timescale -9 -12;
L_0x282c2a0 .functor AND 1, L_0x282bfa0, L_0x282c160, C4<1>, C4<1>;
L_0x282c7e0 .functor AND 1, L_0x282c3b0, L_0x282c660, C4<1>, C4<1>;
L_0x282cc60 .functor AND 1, L_0x282c8f0, L_0x282cb20, C4<1>, C4<1>;
L_0x282d110 .functor AND 1, L_0x282cd70, L_0x282cf60, C4<1>, C4<1>;
L_0x282d0a0 .functor AND 1, L_0x282d250, L_0x282d4b0, C4<1>, C4<1>;
L_0x282dbc0 .functor AND 1, L_0x282d6c0, L_0x282d9b0, C4<1>, C4<1>;
v0x27d8360_0 .net *"_ivl_10", 31 0, L_0x282c070;  1 drivers
L_0x7f1f755d6468 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d8460_0 .net *"_ivl_13", 8 0, L_0x7f1f755d6468;  1 drivers
L_0x7f1f755d64b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d8540_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d64b0;  1 drivers
v0x27d8630_0 .net *"_ivl_16", 0 0, L_0x282c160;  1 drivers
L_0x7f1f755d64f8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27d86f0_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d64f8;  1 drivers
v0x27d8820_0 .net *"_ivl_22", 0 0, L_0x282c3b0;  1 drivers
v0x27d88e0_0 .net *"_ivl_24", 31 0, L_0x282c520;  1 drivers
L_0x7f1f755d6540 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d89c0_0 .net *"_ivl_27", 8 0, L_0x7f1f755d6540;  1 drivers
L_0x7f1f755d6588 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d8aa0_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d6588;  1 drivers
v0x27d8b80_0 .net *"_ivl_30", 0 0, L_0x282c660;  1 drivers
L_0x7f1f755d65d0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27d8c40_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d65d0;  1 drivers
v0x27d8d20_0 .net *"_ivl_36", 0 0, L_0x282c8f0;  1 drivers
v0x27d8de0_0 .net *"_ivl_38", 31 0, L_0x282c9e0;  1 drivers
L_0x7f1f755d6618 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d8ec0_0 .net *"_ivl_41", 8 0, L_0x7f1f755d6618;  1 drivers
L_0x7f1f755d6660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d8fa0_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d6660;  1 drivers
v0x27d9080_0 .net *"_ivl_44", 0 0, L_0x282cb20;  1 drivers
L_0x7f1f755d66a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27d9140_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d66a8;  1 drivers
v0x27d9330_0 .net *"_ivl_50", 0 0, L_0x282cd70;  1 drivers
v0x27d93f0_0 .net *"_ivl_52", 31 0, L_0x282cec0;  1 drivers
L_0x7f1f755d66f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d94d0_0 .net *"_ivl_55", 8 0, L_0x7f1f755d66f0;  1 drivers
L_0x7f1f755d6738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d95b0_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d6738;  1 drivers
v0x27d9690_0 .net *"_ivl_58", 0 0, L_0x282cf60;  1 drivers
L_0x7f1f755d6420 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27d9750_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d6420;  1 drivers
L_0x7f1f755d6780 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27d9830_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d6780;  1 drivers
v0x27d9910_0 .net *"_ivl_64", 0 0, L_0x282d250;  1 drivers
v0x27d99d0_0 .net *"_ivl_66", 31 0, L_0x282d380;  1 drivers
L_0x7f1f755d67c8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27d9ab0_0 .net *"_ivl_69", 8 0, L_0x7f1f755d67c8;  1 drivers
L_0x7f1f755d6810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27d9b90_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d6810;  1 drivers
v0x27d9c70_0 .net *"_ivl_72", 0 0, L_0x282d4b0;  1 drivers
L_0x7f1f755d6858 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27d9d30_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d6858;  1 drivers
v0x27d9e10_0 .net *"_ivl_78", 0 0, L_0x282d6c0;  1 drivers
v0x27d9ed0_0 .net *"_ivl_8", 0 0, L_0x282bfa0;  1 drivers
v0x27d9f90_0 .net *"_ivl_80", 31 0, L_0x282d880;  1 drivers
L_0x7f1f755d68a0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27da280_0 .net *"_ivl_83", 8 0, L_0x7f1f755d68a0;  1 drivers
L_0x7f1f755d68e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27da360_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d68e8;  1 drivers
v0x27da440_0 .net *"_ivl_86", 0 0, L_0x282d9b0;  1 drivers
E_0x27d8260/0 .event anyedge, v0x27da940_0, v0x27daf80_0, v0x27da6e0_0, v0x27dad00_0;
E_0x27d8260/1 .event anyedge, v0x27daa00_0, v0x27db040_0, v0x27daac0_0, v0x27db100_0;
E_0x27d8260/2 .event anyedge, v0x27c30a0_0, v0x27da500_0, v0x27da600_0, v0x27da780_0;
E_0x27d8260/3 .event anyedge, v0x27dac40_0, v0x27dadc0_0, v0x27db960_0, v0x27db960_0;
E_0x27d8260/4 .event anyedge, v0x27db960_0, v0x27db460_0, v0x27db6e0_0;
E_0x27d8260 .event/or E_0x27d8260/0, E_0x27d8260/1, E_0x27d8260/2, E_0x27d8260/3, E_0x27d8260/4;
L_0x282bfa0 .cmp/eq 8, L_0x282baf0, L_0x7f1f755d6420;
L_0x282c070 .concat [ 23 9 0 0], L_0x282bb90, L_0x7f1f755d6468;
L_0x282c160 .cmp/ne 32, L_0x282c070, L_0x7f1f755d64b0;
L_0x282c3b0 .cmp/eq 8, L_0x282bdc0, L_0x7f1f755d64f8;
L_0x282c520 .concat [ 23 9 0 0], L_0x282be90, L_0x7f1f755d6540;
L_0x282c660 .cmp/ne 32, L_0x282c520, L_0x7f1f755d6588;
L_0x282c8f0 .cmp/eq 8, L_0x282baf0, L_0x7f1f755d65d0;
L_0x282c9e0 .concat [ 23 9 0 0], L_0x282bb90, L_0x7f1f755d6618;
L_0x282cb20 .cmp/eq 32, L_0x282c9e0, L_0x7f1f755d6660;
L_0x282cd70 .cmp/eq 8, L_0x282bdc0, L_0x7f1f755d66a8;
L_0x282cec0 .concat [ 23 9 0 0], L_0x282be90, L_0x7f1f755d66f0;
L_0x282cf60 .cmp/eq 32, L_0x282cec0, L_0x7f1f755d6738;
L_0x282d250 .cmp/eq 8, L_0x282baf0, L_0x7f1f755d6780;
L_0x282d380 .concat [ 23 9 0 0], L_0x282bb90, L_0x7f1f755d67c8;
L_0x282d4b0 .cmp/eq 32, L_0x282d380, L_0x7f1f755d6810;
L_0x282d6c0 .cmp/eq 8, L_0x282bdc0, L_0x7f1f755d6858;
L_0x282d880 .concat [ 23 9 0 0], L_0x282be90, L_0x7f1f755d68a0;
L_0x282d9b0 .cmp/eq 32, L_0x282d880, L_0x7f1f755d68e8;
S_0x27dbac0 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27d7760;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27dbc50 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27dbc90 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27dbcd0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27dbd10 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27dc080_0 .net "a", 31 0, v0x27d6b20_0;  alias, 1 drivers
v0x27dc190_0 .var "a_e", 9 0;
v0x27dc250_0 .var "a_m", 23 0;
v0x27dc340_0 .var "a_s", 0 0;
v0x27dc400_0 .net "b", 31 0, v0x27ddbc0_0;  1 drivers
v0x27dc530_0 .var "b_e", 9 0;
v0x27dc610_0 .var "b_m", 23 0;
v0x27dc6f0_0 .var "b_s", 0 0;
v0x27dc7b0_0 .var "guard_bit", 0 0;
v0x27dc870_0 .var "product", 49 0;
v0x27dc950_0 .var "result", 31 0;
v0x27dca10_0 .var "round_bit", 0 0;
v0x27dcab0_0 .var "sticky", 0 0;
v0x27dcb70_0 .var "z_e", 9 0;
v0x27dcc50_0 .var "z_m", 23 0;
v0x27dcd30_0 .var "z_s", 0 0;
E_0x27dbfa0/0 .event anyedge, v0x27d6b20_0, v0x27dc400_0, v0x27dc190_0, v0x27dc250_0;
E_0x27dbfa0/1 .event anyedge, v0x27dc530_0, v0x27dc610_0, v0x27dc340_0, v0x27dc6f0_0;
E_0x27dbfa0/2 .event anyedge, v0x27dc870_0, v0x27dcb70_0, v0x27dcc50_0, v0x27dc7b0_0;
E_0x27dbfa0/3 .event anyedge, v0x27dcab0_0, v0x27dca10_0, v0x27dcd30_0;
E_0x27dbfa0 .event/or E_0x27dbfa0/0, E_0x27dbfa0/1, E_0x27dbfa0/2, E_0x27dbfa0/3;
S_0x27de090 .scope module, "pe34" "pe" 3 384, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27de220 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27e37a0_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27e3840_0 .net "mac_out", 31 0, v0x27e1f30_0;  1 drivers
v0x27e3930_0 .net "mult_out", 31 0, v0x27e3280_0;  1 drivers
v0x27e3a00_0 .net "pe_accept_w_in", 0 0, o0x7f1f75620b78;  alias, 0 drivers
v0x27e3af0_0 .net "pe_enabled", 0 0, L_0x282ffe0;  1 drivers
v0x27e3be0_0 .net "pe_input_in", 31 0, v0x27dd3c0_0;  alias, 1 drivers
v0x27e3cf0_0 .var "pe_input_out", 31 0;
v0x27e3dd0_0 .net "pe_psum_in", 31 0, v0x27c9870_0;  alias, 1 drivers
v0x27e3ee0_0 .var "pe_psum_out", 31 0;
v0x27e4050_0 .net "pe_switch_in", 0 0, v0x27c9a80_0;  alias, 1 drivers
v0x27e40f0_0 .var "pe_switch_out", 0 0;
v0x27e4190_0 .net "pe_valid_in", 0 0, v0x27dd900_0;  alias, 1 drivers
v0x27e4230_0 .var "pe_valid_out", 0 0;
v0x27e42d0_0 .net "pe_weight_in", 31 0, v0x27c9d20_0;  alias, 1 drivers
v0x27e4390_0 .var "pe_weight_out", 31 0;
v0x27e4450_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27e44f0_0 .var "weight_reg_active", 31 0;
v0x27e46c0_0 .var "weight_reg_inactive", 31 0;
S_0x27de420 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27de090;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27de620 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27de660 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27de6a0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27de6e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27e0e30_0 .net "a", 31 0, v0x27e3280_0;  alias, 1 drivers
v0x27e0f30_0 .net "a_exp", 7 0, L_0x282de10;  1 drivers
v0x27e1010_0 .net "a_inf", 0 0, L_0x282efd0;  1 drivers
v0x27e10b0_0 .net "a_mant", 22 0, L_0x282deb0;  1 drivers
v0x27e1190_0 .var "a_mant_ext", 23 0;
v0x27e1270_0 .net "a_nan", 0 0, L_0x282e610;  1 drivers
v0x27e1330_0 .net "a_sign", 0 0, L_0x282dd70;  1 drivers
v0x27e13f0_0 .net "a_zero", 0 0, L_0x282f3b0;  1 drivers
v0x27e14b0_0 .net "b", 31 0, v0x27c9870_0;  alias, 1 drivers
v0x27e1570_0 .net "b_exp", 7 0, L_0x282e0e0;  1 drivers
v0x27e1630_0 .net "b_inf", 0 0, L_0x282f420;  1 drivers
v0x27e16f0_0 .net "b_mant", 22 0, L_0x282e1b0;  1 drivers
v0x27e17d0_0 .var "b_mant_ext", 23 0;
v0x27e18b0_0 .net "b_nan", 0 0, L_0x282eb50;  1 drivers
v0x27e1970_0 .net "b_sign", 0 0, L_0x282df50;  1 drivers
v0x27e1a30_0 .net "b_zero", 0 0, L_0x282fed0;  1 drivers
v0x27e1af0_0 .var/i "exp_diff_i", 31 0;
v0x27e1bd0_0 .var/i "i", 31 0;
v0x27e1cb0_0 .var/i "larger_exp_i", 31 0;
v0x27e1d90_0 .var "mant_sub", 24 0;
v0x27e1e70_0 .var "normalize_done", 0 0;
v0x27e1f30_0 .var "result", 31 0;
v0x27e2010_0 .var/i "result_exp_i", 31 0;
v0x27e20f0_0 .var "result_sign", 0 0;
v0x27e21b0_0 .var/i "shift", 31 0;
v0x27e2290_0 .var "sum_mant", 24 0;
L_0x282dd70 .part v0x27e3280_0, 31, 1;
L_0x282de10 .part v0x27e3280_0, 23, 8;
L_0x282deb0 .part v0x27e3280_0, 0, 23;
L_0x282df50 .part v0x27c9870_0, 31, 1;
L_0x282e0e0 .part v0x27c9870_0, 23, 8;
L_0x282e1b0 .part v0x27c9870_0, 0, 23;
S_0x27de990 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27de420;
 .timescale -9 -12;
L_0x282e610 .functor AND 1, L_0x282e2c0, L_0x282e4d0, C4<1>, C4<1>;
L_0x282eb50 .functor AND 1, L_0x282e720, L_0x282e9d0, C4<1>, C4<1>;
L_0x282efd0 .functor AND 1, L_0x282ec60, L_0x282ee90, C4<1>, C4<1>;
L_0x282f420 .functor AND 1, L_0x282f0e0, L_0x282f270, C4<1>, C4<1>;
L_0x282f3b0 .functor AND 1, L_0x282f560, L_0x282f7c0, C4<1>, C4<1>;
L_0x282fed0 .functor AND 1, L_0x282f9d0, L_0x282fcc0, C4<1>, C4<1>;
v0x27dec90_0 .net *"_ivl_10", 31 0, L_0x282e390;  1 drivers
L_0x7f1f755d6978 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27ded90_0 .net *"_ivl_13", 8 0, L_0x7f1f755d6978;  1 drivers
L_0x7f1f755d69c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27dee70_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d69c0;  1 drivers
v0x27def60_0 .net *"_ivl_16", 0 0, L_0x282e4d0;  1 drivers
L_0x7f1f755d6a08 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27df020_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d6a08;  1 drivers
v0x27df150_0 .net *"_ivl_22", 0 0, L_0x282e720;  1 drivers
v0x27df210_0 .net *"_ivl_24", 31 0, L_0x282e890;  1 drivers
L_0x7f1f755d6a50 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27df2f0_0 .net *"_ivl_27", 8 0, L_0x7f1f755d6a50;  1 drivers
L_0x7f1f755d6a98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27df3d0_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d6a98;  1 drivers
v0x27df4b0_0 .net *"_ivl_30", 0 0, L_0x282e9d0;  1 drivers
L_0x7f1f755d6ae0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27df570_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d6ae0;  1 drivers
v0x27df650_0 .net *"_ivl_36", 0 0, L_0x282ec60;  1 drivers
v0x27df710_0 .net *"_ivl_38", 31 0, L_0x282ed50;  1 drivers
L_0x7f1f755d6b28 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27df7f0_0 .net *"_ivl_41", 8 0, L_0x7f1f755d6b28;  1 drivers
L_0x7f1f755d6b70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27df8d0_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d6b70;  1 drivers
v0x27df9b0_0 .net *"_ivl_44", 0 0, L_0x282ee90;  1 drivers
L_0x7f1f755d6bb8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27dfa70_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d6bb8;  1 drivers
v0x27dfc60_0 .net *"_ivl_50", 0 0, L_0x282f0e0;  1 drivers
v0x27dfd20_0 .net *"_ivl_52", 31 0, L_0x282f1d0;  1 drivers
L_0x7f1f755d6c00 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27dfe00_0 .net *"_ivl_55", 8 0, L_0x7f1f755d6c00;  1 drivers
L_0x7f1f755d6c48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27dfee0_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d6c48;  1 drivers
v0x27dffc0_0 .net *"_ivl_58", 0 0, L_0x282f270;  1 drivers
L_0x7f1f755d6930 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27e0080_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d6930;  1 drivers
L_0x7f1f755d6c90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27e0160_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d6c90;  1 drivers
v0x27e0240_0 .net *"_ivl_64", 0 0, L_0x282f560;  1 drivers
v0x27e0300_0 .net *"_ivl_66", 31 0, L_0x282f690;  1 drivers
L_0x7f1f755d6cd8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27e03e0_0 .net *"_ivl_69", 8 0, L_0x7f1f755d6cd8;  1 drivers
L_0x7f1f755d6d20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e04c0_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d6d20;  1 drivers
v0x27e05a0_0 .net *"_ivl_72", 0 0, L_0x282f7c0;  1 drivers
L_0x7f1f755d6d68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27e0660_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d6d68;  1 drivers
v0x27e0740_0 .net *"_ivl_78", 0 0, L_0x282f9d0;  1 drivers
v0x27e0800_0 .net *"_ivl_8", 0 0, L_0x282e2c0;  1 drivers
v0x27e08c0_0 .net *"_ivl_80", 31 0, L_0x282fb90;  1 drivers
L_0x7f1f755d6db0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27e0bb0_0 .net *"_ivl_83", 8 0, L_0x7f1f755d6db0;  1 drivers
L_0x7f1f755d6df8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e0c90_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d6df8;  1 drivers
v0x27e0d70_0 .net *"_ivl_86", 0 0, L_0x282fcc0;  1 drivers
E_0x27deb90/0 .event anyedge, v0x27e1270_0, v0x27e18b0_0, v0x27e1010_0, v0x27e1630_0;
E_0x27deb90/1 .event anyedge, v0x27e1330_0, v0x27e1970_0, v0x27e13f0_0, v0x27e1a30_0;
E_0x27deb90/2 .event anyedge, v0x27c9870_0, v0x27e0e30_0, v0x27e0f30_0, v0x27e10b0_0;
E_0x27deb90/3 .event anyedge, v0x27e1570_0, v0x27e16f0_0, v0x27e2290_0, v0x27e2290_0;
E_0x27deb90/4 .event anyedge, v0x27e2290_0, v0x27e1d90_0, v0x27e2010_0;
E_0x27deb90 .event/or E_0x27deb90/0, E_0x27deb90/1, E_0x27deb90/2, E_0x27deb90/3, E_0x27deb90/4;
L_0x282e2c0 .cmp/eq 8, L_0x282de10, L_0x7f1f755d6930;
L_0x282e390 .concat [ 23 9 0 0], L_0x282deb0, L_0x7f1f755d6978;
L_0x282e4d0 .cmp/ne 32, L_0x282e390, L_0x7f1f755d69c0;
L_0x282e720 .cmp/eq 8, L_0x282e0e0, L_0x7f1f755d6a08;
L_0x282e890 .concat [ 23 9 0 0], L_0x282e1b0, L_0x7f1f755d6a50;
L_0x282e9d0 .cmp/ne 32, L_0x282e890, L_0x7f1f755d6a98;
L_0x282ec60 .cmp/eq 8, L_0x282de10, L_0x7f1f755d6ae0;
L_0x282ed50 .concat [ 23 9 0 0], L_0x282deb0, L_0x7f1f755d6b28;
L_0x282ee90 .cmp/eq 32, L_0x282ed50, L_0x7f1f755d6b70;
L_0x282f0e0 .cmp/eq 8, L_0x282e0e0, L_0x7f1f755d6bb8;
L_0x282f1d0 .concat [ 23 9 0 0], L_0x282e1b0, L_0x7f1f755d6c00;
L_0x282f270 .cmp/eq 32, L_0x282f1d0, L_0x7f1f755d6c48;
L_0x282f560 .cmp/eq 8, L_0x282de10, L_0x7f1f755d6c90;
L_0x282f690 .concat [ 23 9 0 0], L_0x282deb0, L_0x7f1f755d6cd8;
L_0x282f7c0 .cmp/eq 32, L_0x282f690, L_0x7f1f755d6d20;
L_0x282f9d0 .cmp/eq 8, L_0x282e0e0, L_0x7f1f755d6d68;
L_0x282fb90 .concat [ 23 9 0 0], L_0x282e1b0, L_0x7f1f755d6db0;
L_0x282fcc0 .cmp/eq 32, L_0x282fb90, L_0x7f1f755d6df8;
S_0x27e23f0 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27de090;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27e2580 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27e25c0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27e2600 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27e2640 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27e29b0_0 .net "a", 31 0, v0x27dd3c0_0;  alias, 1 drivers
v0x27e2ac0_0 .var "a_e", 9 0;
v0x27e2b80_0 .var "a_m", 23 0;
v0x27e2c70_0 .var "a_s", 0 0;
v0x27e2d30_0 .net "b", 31 0, v0x27e44f0_0;  1 drivers
v0x27e2e60_0 .var "b_e", 9 0;
v0x27e2f40_0 .var "b_m", 23 0;
v0x27e3020_0 .var "b_s", 0 0;
v0x27e30e0_0 .var "guard_bit", 0 0;
v0x27e31a0_0 .var "product", 49 0;
v0x27e3280_0 .var "result", 31 0;
v0x27e3340_0 .var "round_bit", 0 0;
v0x27e33e0_0 .var "sticky", 0 0;
v0x27e34a0_0 .var "z_e", 9 0;
v0x27e3580_0 .var "z_m", 23 0;
v0x27e3660_0 .var "z_s", 0 0;
E_0x27e28d0/0 .event anyedge, v0x27dd3c0_0, v0x27e2d30_0, v0x27e2ac0_0, v0x27e2b80_0;
E_0x27e28d0/1 .event anyedge, v0x27e2e60_0, v0x27e2f40_0, v0x27e2c70_0, v0x27e3020_0;
E_0x27e28d0/2 .event anyedge, v0x27e31a0_0, v0x27e34a0_0, v0x27e3580_0, v0x27e30e0_0;
E_0x27e28d0/3 .event anyedge, v0x27e33e0_0, v0x27e3340_0, v0x27e3660_0;
E_0x27e28d0 .event/or E_0x27e28d0/0, E_0x27e28d0/1, E_0x27e28d0/2, E_0x27e28d0/3;
S_0x27e49c0 .scope module, "pe41" "pe" 3 407, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27e4b50 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27ea0e0_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27ea180_0 .net "mac_out", 31 0, v0x27e8860_0;  1 drivers
v0x27ea270_0 .net "mult_out", 31 0, v0x27e9bc0_0;  1 drivers
v0x27ea340_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561cfd8;  alias, 0 drivers
v0x27ea3e0_0 .net "pe_enabled", 0 0, L_0x2832360;  1 drivers
v0x27ea4d0_0 .net "pe_input_in", 31 0, o0x7f1f7562b588;  alias, 0 drivers
v0x27ea590_0 .var "pe_input_out", 31 0;
v0x27ea650_0 .net "pe_psum_in", 31 0, v0x27d02f0_0;  alias, 1 drivers
v0x27ea760_0 .var "pe_psum_out", 31 0;
v0x27ea8d0_0 .net "pe_switch_in", 0 0, v0x27d0470_0;  alias, 1 drivers
v0x27ea970_0 .var "pe_switch_out", 0 0;
v0x27eaa10_0 .net "pe_valid_in", 0 0, o0x7f1f7562b9a8;  alias, 0 drivers
v0x27eaad0_0 .var "pe_valid_out", 0 0;
v0x27eab90_0 .net "pe_weight_in", 31 0, v0x27d0750_0;  alias, 1 drivers
v0x27eac50_0 .var "pe_weight_out", 31 0;
v0x27ead10_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27eadb0_0 .var "weight_reg_active", 31 0;
v0x27eafb0_0 .var "weight_reg_inactive", 31 0;
S_0x27e4d50 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27e49c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27e4f50 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27e4f90 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27e4fd0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27e5010 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27e7760_0 .net "a", 31 0, v0x27e9bc0_0;  alias, 1 drivers
v0x27e7860_0 .net "a_exp", 7 0, L_0x2830190;  1 drivers
v0x27e7940_0 .net "a_inf", 0 0, L_0x2831350;  1 drivers
v0x27e79e0_0 .net "a_mant", 22 0, L_0x2830230;  1 drivers
v0x27e7ac0_0 .var "a_mant_ext", 23 0;
v0x27e7ba0_0 .net "a_nan", 0 0, L_0x2830990;  1 drivers
v0x27e7c60_0 .net "a_sign", 0 0, L_0x28300f0;  1 drivers
v0x27e7d20_0 .net "a_zero", 0 0, L_0x2831730;  1 drivers
v0x27e7de0_0 .net "b", 31 0, v0x27d02f0_0;  alias, 1 drivers
v0x27e7ea0_0 .net "b_exp", 7 0, L_0x2830460;  1 drivers
v0x27e7f60_0 .net "b_inf", 0 0, L_0x28317a0;  1 drivers
v0x27e8020_0 .net "b_mant", 22 0, L_0x2830530;  1 drivers
v0x27e8100_0 .var "b_mant_ext", 23 0;
v0x27e81e0_0 .net "b_nan", 0 0, L_0x2830ed0;  1 drivers
v0x27e82a0_0 .net "b_sign", 0 0, L_0x28302d0;  1 drivers
v0x27e8360_0 .net "b_zero", 0 0, L_0x2832250;  1 drivers
v0x27e8420_0 .var/i "exp_diff_i", 31 0;
v0x27e8500_0 .var/i "i", 31 0;
v0x27e85e0_0 .var/i "larger_exp_i", 31 0;
v0x27e86c0_0 .var "mant_sub", 24 0;
v0x27e87a0_0 .var "normalize_done", 0 0;
v0x27e8860_0 .var "result", 31 0;
v0x27e8940_0 .var/i "result_exp_i", 31 0;
v0x27e8a20_0 .var "result_sign", 0 0;
v0x27e8ae0_0 .var/i "shift", 31 0;
v0x27e8bc0_0 .var "sum_mant", 24 0;
L_0x28300f0 .part v0x27e9bc0_0, 31, 1;
L_0x2830190 .part v0x27e9bc0_0, 23, 8;
L_0x2830230 .part v0x27e9bc0_0, 0, 23;
L_0x28302d0 .part v0x27d02f0_0, 31, 1;
L_0x2830460 .part v0x27d02f0_0, 23, 8;
L_0x2830530 .part v0x27d02f0_0, 0, 23;
S_0x27e52c0 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27e4d50;
 .timescale -9 -12;
L_0x2830990 .functor AND 1, L_0x2830640, L_0x2830850, C4<1>, C4<1>;
L_0x2830ed0 .functor AND 1, L_0x2830aa0, L_0x2830d50, C4<1>, C4<1>;
L_0x2831350 .functor AND 1, L_0x2830fe0, L_0x2831210, C4<1>, C4<1>;
L_0x28317a0 .functor AND 1, L_0x2831460, L_0x28315f0, C4<1>, C4<1>;
L_0x2831730 .functor AND 1, L_0x28318e0, L_0x2831b40, C4<1>, C4<1>;
L_0x2832250 .functor AND 1, L_0x2831d50, L_0x2832040, C4<1>, C4<1>;
v0x27e55c0_0 .net *"_ivl_10", 31 0, L_0x2830710;  1 drivers
L_0x7f1f755d6e88 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27e56c0_0 .net *"_ivl_13", 8 0, L_0x7f1f755d6e88;  1 drivers
L_0x7f1f755d6ed0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e57a0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d6ed0;  1 drivers
v0x27e5890_0 .net *"_ivl_16", 0 0, L_0x2830850;  1 drivers
L_0x7f1f755d6f18 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27e5950_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d6f18;  1 drivers
v0x27e5a80_0 .net *"_ivl_22", 0 0, L_0x2830aa0;  1 drivers
v0x27e5b40_0 .net *"_ivl_24", 31 0, L_0x2830c10;  1 drivers
L_0x7f1f755d6f60 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27e5c20_0 .net *"_ivl_27", 8 0, L_0x7f1f755d6f60;  1 drivers
L_0x7f1f755d6fa8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e5d00_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d6fa8;  1 drivers
v0x27e5de0_0 .net *"_ivl_30", 0 0, L_0x2830d50;  1 drivers
L_0x7f1f755d6ff0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27e5ea0_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d6ff0;  1 drivers
v0x27e5f80_0 .net *"_ivl_36", 0 0, L_0x2830fe0;  1 drivers
v0x27e6040_0 .net *"_ivl_38", 31 0, L_0x28310d0;  1 drivers
L_0x7f1f755d7038 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27e6120_0 .net *"_ivl_41", 8 0, L_0x7f1f755d7038;  1 drivers
L_0x7f1f755d7080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e6200_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d7080;  1 drivers
v0x27e62e0_0 .net *"_ivl_44", 0 0, L_0x2831210;  1 drivers
L_0x7f1f755d70c8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27e63a0_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d70c8;  1 drivers
v0x27e6590_0 .net *"_ivl_50", 0 0, L_0x2831460;  1 drivers
v0x27e6650_0 .net *"_ivl_52", 31 0, L_0x2831550;  1 drivers
L_0x7f1f755d7110 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27e6730_0 .net *"_ivl_55", 8 0, L_0x7f1f755d7110;  1 drivers
L_0x7f1f755d7158 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e6810_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d7158;  1 drivers
v0x27e68f0_0 .net *"_ivl_58", 0 0, L_0x28315f0;  1 drivers
L_0x7f1f755d6e40 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27e69b0_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d6e40;  1 drivers
L_0x7f1f755d71a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27e6a90_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d71a0;  1 drivers
v0x27e6b70_0 .net *"_ivl_64", 0 0, L_0x28318e0;  1 drivers
v0x27e6c30_0 .net *"_ivl_66", 31 0, L_0x2831a10;  1 drivers
L_0x7f1f755d71e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27e6d10_0 .net *"_ivl_69", 8 0, L_0x7f1f755d71e8;  1 drivers
L_0x7f1f755d7230 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e6df0_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d7230;  1 drivers
v0x27e6ed0_0 .net *"_ivl_72", 0 0, L_0x2831b40;  1 drivers
L_0x7f1f755d7278 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27e6f90_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d7278;  1 drivers
v0x27e7070_0 .net *"_ivl_78", 0 0, L_0x2831d50;  1 drivers
v0x27e7130_0 .net *"_ivl_8", 0 0, L_0x2830640;  1 drivers
v0x27e71f0_0 .net *"_ivl_80", 31 0, L_0x2831f10;  1 drivers
L_0x7f1f755d72c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27e74e0_0 .net *"_ivl_83", 8 0, L_0x7f1f755d72c0;  1 drivers
L_0x7f1f755d7308 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e75c0_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d7308;  1 drivers
v0x27e76a0_0 .net *"_ivl_86", 0 0, L_0x2832040;  1 drivers
E_0x27e54c0/0 .event anyedge, v0x27e7ba0_0, v0x27e81e0_0, v0x27e7940_0, v0x27e7f60_0;
E_0x27e54c0/1 .event anyedge, v0x27e7c60_0, v0x27e82a0_0, v0x27e7d20_0, v0x27e8360_0;
E_0x27e54c0/2 .event anyedge, v0x27d02f0_0, v0x27e7760_0, v0x27e7860_0, v0x27e79e0_0;
E_0x27e54c0/3 .event anyedge, v0x27e7ea0_0, v0x27e8020_0, v0x27e8bc0_0, v0x27e8bc0_0;
E_0x27e54c0/4 .event anyedge, v0x27e8bc0_0, v0x27e86c0_0, v0x27e8940_0;
E_0x27e54c0 .event/or E_0x27e54c0/0, E_0x27e54c0/1, E_0x27e54c0/2, E_0x27e54c0/3, E_0x27e54c0/4;
L_0x2830640 .cmp/eq 8, L_0x2830190, L_0x7f1f755d6e40;
L_0x2830710 .concat [ 23 9 0 0], L_0x2830230, L_0x7f1f755d6e88;
L_0x2830850 .cmp/ne 32, L_0x2830710, L_0x7f1f755d6ed0;
L_0x2830aa0 .cmp/eq 8, L_0x2830460, L_0x7f1f755d6f18;
L_0x2830c10 .concat [ 23 9 0 0], L_0x2830530, L_0x7f1f755d6f60;
L_0x2830d50 .cmp/ne 32, L_0x2830c10, L_0x7f1f755d6fa8;
L_0x2830fe0 .cmp/eq 8, L_0x2830190, L_0x7f1f755d6ff0;
L_0x28310d0 .concat [ 23 9 0 0], L_0x2830230, L_0x7f1f755d7038;
L_0x2831210 .cmp/eq 32, L_0x28310d0, L_0x7f1f755d7080;
L_0x2831460 .cmp/eq 8, L_0x2830460, L_0x7f1f755d70c8;
L_0x2831550 .concat [ 23 9 0 0], L_0x2830530, L_0x7f1f755d7110;
L_0x28315f0 .cmp/eq 32, L_0x2831550, L_0x7f1f755d7158;
L_0x28318e0 .cmp/eq 8, L_0x2830190, L_0x7f1f755d71a0;
L_0x2831a10 .concat [ 23 9 0 0], L_0x2830230, L_0x7f1f755d71e8;
L_0x2831b40 .cmp/eq 32, L_0x2831a10, L_0x7f1f755d7230;
L_0x2831d50 .cmp/eq 8, L_0x2830460, L_0x7f1f755d7278;
L_0x2831f10 .concat [ 23 9 0 0], L_0x2830530, L_0x7f1f755d72c0;
L_0x2832040 .cmp/eq 32, L_0x2831f10, L_0x7f1f755d7308;
S_0x27e8d20 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27e49c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27e8eb0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27e8ef0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27e8f30 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27e8f70 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27e92e0_0 .net "a", 31 0, o0x7f1f7562b588;  alias, 0 drivers
v0x27e93e0_0 .var "a_e", 9 0;
v0x27e94c0_0 .var "a_m", 23 0;
v0x27e95b0_0 .var "a_s", 0 0;
v0x27e9670_0 .net "b", 31 0, v0x27eadb0_0;  1 drivers
v0x27e97a0_0 .var "b_e", 9 0;
v0x27e9880_0 .var "b_m", 23 0;
v0x27e9960_0 .var "b_s", 0 0;
v0x27e9a20_0 .var "guard_bit", 0 0;
v0x27e9ae0_0 .var "product", 49 0;
v0x27e9bc0_0 .var "result", 31 0;
v0x27e9c80_0 .var "round_bit", 0 0;
v0x27e9d20_0 .var "sticky", 0 0;
v0x27e9de0_0 .var "z_e", 9 0;
v0x27e9ec0_0 .var "z_m", 23 0;
v0x27e9fa0_0 .var "z_s", 0 0;
E_0x27e9200/0 .event anyedge, v0x27e92e0_0, v0x27e9670_0, v0x27e93e0_0, v0x27e94c0_0;
E_0x27e9200/1 .event anyedge, v0x27e97a0_0, v0x27e9880_0, v0x27e95b0_0, v0x27e9960_0;
E_0x27e9200/2 .event anyedge, v0x27e9ae0_0, v0x27e9de0_0, v0x27e9ec0_0, v0x27e9a20_0;
E_0x27e9200/3 .event anyedge, v0x27e9d20_0, v0x27e9c80_0, v0x27e9fa0_0;
E_0x27e9200 .event/or E_0x27e9200/0, E_0x27e9200/1, E_0x27e9200/2, E_0x27e9200/3;
S_0x27eb2b0 .scope module, "pe42" "pe" 3 428, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27eb440 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27f09f0_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27f0a90_0 .net "mac_out", 31 0, v0x27ef180_0;  1 drivers
v0x27f0b80_0 .net "mult_out", 31 0, v0x27f04d0_0;  1 drivers
v0x27f0c50_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561e418;  alias, 0 drivers
v0x27f0cf0_0 .net "pe_enabled", 0 0, L_0x28245c0;  1 drivers
v0x27f0de0_0 .net "pe_input_in", 31 0, v0x27ea590_0;  alias, 1 drivers
v0x27f0ef0_0 .var "pe_input_out", 31 0;
v0x27f0fd0_0 .net "pe_psum_in", 31 0, v0x27d6d10_0;  alias, 1 drivers
v0x27f10e0_0 .var "pe_psum_out", 31 0;
v0x27f1250_0 .net "pe_switch_in", 0 0, v0x27d6e90_0;  alias, 1 drivers
v0x27f12f0_0 .var "pe_switch_out", 0 0;
v0x27f1390_0 .net "pe_valid_in", 0 0, v0x27eaad0_0;  alias, 1 drivers
v0x27f1430_0 .var "pe_valid_out", 0 0;
v0x27f14d0_0 .net "pe_weight_in", 31 0, v0x27d7130_0;  alias, 1 drivers
v0x27f1590_0 .var "pe_weight_out", 31 0;
v0x27f1650_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27f16f0_0 .var "weight_reg_active", 31 0;
v0x27f18c0_0 .var "weight_reg_inactive", 31 0;
S_0x27eb670 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27eb2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27eb870 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27eb8b0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27eb8f0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27eb930 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27ee080_0 .net "a", 31 0, v0x27f04d0_0;  alias, 1 drivers
v0x27ee180_0 .net "a_exp", 7 0, L_0x28324a0;  1 drivers
v0x27ee260_0 .net "a_inf", 0 0, L_0x2833660;  1 drivers
v0x27ee300_0 .net "a_mant", 22 0, L_0x2832540;  1 drivers
v0x27ee3e0_0 .var "a_mant_ext", 23 0;
v0x27ee4c0_0 .net "a_nan", 0 0, L_0x2832ca0;  1 drivers
v0x27ee580_0 .net "a_sign", 0 0, L_0x2832400;  1 drivers
v0x27ee640_0 .net "a_zero", 0 0, L_0x2833a40;  1 drivers
v0x27ee700_0 .net "b", 31 0, v0x27d6d10_0;  alias, 1 drivers
v0x27ee7c0_0 .net "b_exp", 7 0, L_0x2832770;  1 drivers
v0x27ee880_0 .net "b_inf", 0 0, L_0x2833ab0;  1 drivers
v0x27ee940_0 .net "b_mant", 22 0, L_0x2832840;  1 drivers
v0x27eea20_0 .var "b_mant_ext", 23 0;
v0x27eeb00_0 .net "b_nan", 0 0, L_0x28331e0;  1 drivers
v0x27eebc0_0 .net "b_sign", 0 0, L_0x28325e0;  1 drivers
v0x27eec80_0 .net "b_zero", 0 0, L_0x28244b0;  1 drivers
v0x27eed40_0 .var/i "exp_diff_i", 31 0;
v0x27eee20_0 .var/i "i", 31 0;
v0x27eef00_0 .var/i "larger_exp_i", 31 0;
v0x27eefe0_0 .var "mant_sub", 24 0;
v0x27ef0c0_0 .var "normalize_done", 0 0;
v0x27ef180_0 .var "result", 31 0;
v0x27ef260_0 .var/i "result_exp_i", 31 0;
v0x27ef340_0 .var "result_sign", 0 0;
v0x27ef400_0 .var/i "shift", 31 0;
v0x27ef4e0_0 .var "sum_mant", 24 0;
L_0x2832400 .part v0x27f04d0_0, 31, 1;
L_0x28324a0 .part v0x27f04d0_0, 23, 8;
L_0x2832540 .part v0x27f04d0_0, 0, 23;
L_0x28325e0 .part v0x27d6d10_0, 31, 1;
L_0x2832770 .part v0x27d6d10_0, 23, 8;
L_0x2832840 .part v0x27d6d10_0, 0, 23;
S_0x27ebbe0 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27eb670;
 .timescale -9 -12;
L_0x2832ca0 .functor AND 1, L_0x2832950, L_0x2832b60, C4<1>, C4<1>;
L_0x28331e0 .functor AND 1, L_0x2832db0, L_0x2833060, C4<1>, C4<1>;
L_0x2833660 .functor AND 1, L_0x28332f0, L_0x2833520, C4<1>, C4<1>;
L_0x2833ab0 .functor AND 1, L_0x2833770, L_0x2833900, C4<1>, C4<1>;
L_0x2833a40 .functor AND 1, L_0x2833bf0, L_0x2833e50, C4<1>, C4<1>;
L_0x28244b0 .functor AND 1, L_0x2834060, L_0x28242a0, C4<1>, C4<1>;
v0x27ebee0_0 .net *"_ivl_10", 31 0, L_0x2832a20;  1 drivers
L_0x7f1f755d7398 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27ebfe0_0 .net *"_ivl_13", 8 0, L_0x7f1f755d7398;  1 drivers
L_0x7f1f755d73e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ec0c0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d73e0;  1 drivers
v0x27ec1b0_0 .net *"_ivl_16", 0 0, L_0x2832b60;  1 drivers
L_0x7f1f755d7428 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27ec270_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d7428;  1 drivers
v0x27ec3a0_0 .net *"_ivl_22", 0 0, L_0x2832db0;  1 drivers
v0x27ec460_0 .net *"_ivl_24", 31 0, L_0x2832f20;  1 drivers
L_0x7f1f755d7470 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27ec540_0 .net *"_ivl_27", 8 0, L_0x7f1f755d7470;  1 drivers
L_0x7f1f755d74b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ec620_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d74b8;  1 drivers
v0x27ec700_0 .net *"_ivl_30", 0 0, L_0x2833060;  1 drivers
L_0x7f1f755d7500 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27ec7c0_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d7500;  1 drivers
v0x27ec8a0_0 .net *"_ivl_36", 0 0, L_0x28332f0;  1 drivers
v0x27ec960_0 .net *"_ivl_38", 31 0, L_0x28333e0;  1 drivers
L_0x7f1f755d7548 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27eca40_0 .net *"_ivl_41", 8 0, L_0x7f1f755d7548;  1 drivers
L_0x7f1f755d7590 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ecb20_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d7590;  1 drivers
v0x27ecc00_0 .net *"_ivl_44", 0 0, L_0x2833520;  1 drivers
L_0x7f1f755d75d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27eccc0_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d75d8;  1 drivers
v0x27eceb0_0 .net *"_ivl_50", 0 0, L_0x2833770;  1 drivers
v0x27ecf70_0 .net *"_ivl_52", 31 0, L_0x2833860;  1 drivers
L_0x7f1f755d7620 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27ed050_0 .net *"_ivl_55", 8 0, L_0x7f1f755d7620;  1 drivers
L_0x7f1f755d7668 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ed130_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d7668;  1 drivers
v0x27ed210_0 .net *"_ivl_58", 0 0, L_0x2833900;  1 drivers
L_0x7f1f755d7350 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27ed2d0_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d7350;  1 drivers
L_0x7f1f755d76b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27ed3b0_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d76b0;  1 drivers
v0x27ed490_0 .net *"_ivl_64", 0 0, L_0x2833bf0;  1 drivers
v0x27ed550_0 .net *"_ivl_66", 31 0, L_0x2833d20;  1 drivers
L_0x7f1f755d76f8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27ed630_0 .net *"_ivl_69", 8 0, L_0x7f1f755d76f8;  1 drivers
L_0x7f1f755d7740 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ed710_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d7740;  1 drivers
v0x27ed7f0_0 .net *"_ivl_72", 0 0, L_0x2833e50;  1 drivers
L_0x7f1f755d7788 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27ed8b0_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d7788;  1 drivers
v0x27ed990_0 .net *"_ivl_78", 0 0, L_0x2834060;  1 drivers
v0x27eda50_0 .net *"_ivl_8", 0 0, L_0x2832950;  1 drivers
v0x27edb10_0 .net *"_ivl_80", 31 0, L_0x2834220;  1 drivers
L_0x7f1f755d77d0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27ede00_0 .net *"_ivl_83", 8 0, L_0x7f1f755d77d0;  1 drivers
L_0x7f1f755d7818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27edee0_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d7818;  1 drivers
v0x27edfc0_0 .net *"_ivl_86", 0 0, L_0x28242a0;  1 drivers
E_0x27ebde0/0 .event anyedge, v0x27ee4c0_0, v0x27eeb00_0, v0x27ee260_0, v0x27ee880_0;
E_0x27ebde0/1 .event anyedge, v0x27ee580_0, v0x27eebc0_0, v0x27ee640_0, v0x27eec80_0;
E_0x27ebde0/2 .event anyedge, v0x27d6d10_0, v0x27ee080_0, v0x27ee180_0, v0x27ee300_0;
E_0x27ebde0/3 .event anyedge, v0x27ee7c0_0, v0x27ee940_0, v0x27ef4e0_0, v0x27ef4e0_0;
E_0x27ebde0/4 .event anyedge, v0x27ef4e0_0, v0x27eefe0_0, v0x27ef260_0;
E_0x27ebde0 .event/or E_0x27ebde0/0, E_0x27ebde0/1, E_0x27ebde0/2, E_0x27ebde0/3, E_0x27ebde0/4;
L_0x2832950 .cmp/eq 8, L_0x28324a0, L_0x7f1f755d7350;
L_0x2832a20 .concat [ 23 9 0 0], L_0x2832540, L_0x7f1f755d7398;
L_0x2832b60 .cmp/ne 32, L_0x2832a20, L_0x7f1f755d73e0;
L_0x2832db0 .cmp/eq 8, L_0x2832770, L_0x7f1f755d7428;
L_0x2832f20 .concat [ 23 9 0 0], L_0x2832840, L_0x7f1f755d7470;
L_0x2833060 .cmp/ne 32, L_0x2832f20, L_0x7f1f755d74b8;
L_0x28332f0 .cmp/eq 8, L_0x28324a0, L_0x7f1f755d7500;
L_0x28333e0 .concat [ 23 9 0 0], L_0x2832540, L_0x7f1f755d7548;
L_0x2833520 .cmp/eq 32, L_0x28333e0, L_0x7f1f755d7590;
L_0x2833770 .cmp/eq 8, L_0x2832770, L_0x7f1f755d75d8;
L_0x2833860 .concat [ 23 9 0 0], L_0x2832840, L_0x7f1f755d7620;
L_0x2833900 .cmp/eq 32, L_0x2833860, L_0x7f1f755d7668;
L_0x2833bf0 .cmp/eq 8, L_0x28324a0, L_0x7f1f755d76b0;
L_0x2833d20 .concat [ 23 9 0 0], L_0x2832540, L_0x7f1f755d76f8;
L_0x2833e50 .cmp/eq 32, L_0x2833d20, L_0x7f1f755d7740;
L_0x2834060 .cmp/eq 8, L_0x2832770, L_0x7f1f755d7788;
L_0x2834220 .concat [ 23 9 0 0], L_0x2832840, L_0x7f1f755d77d0;
L_0x28242a0 .cmp/eq 32, L_0x2834220, L_0x7f1f755d7818;
S_0x27ef640 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27eb2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27ef7d0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27ef810 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27ef850 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27ef890 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27efc00_0 .net "a", 31 0, v0x27ea590_0;  alias, 1 drivers
v0x27efd10_0 .var "a_e", 9 0;
v0x27efdd0_0 .var "a_m", 23 0;
v0x27efec0_0 .var "a_s", 0 0;
v0x27eff80_0 .net "b", 31 0, v0x27f16f0_0;  1 drivers
v0x27f00b0_0 .var "b_e", 9 0;
v0x27f0190_0 .var "b_m", 23 0;
v0x27f0270_0 .var "b_s", 0 0;
v0x27f0330_0 .var "guard_bit", 0 0;
v0x27f03f0_0 .var "product", 49 0;
v0x27f04d0_0 .var "result", 31 0;
v0x27f0590_0 .var "round_bit", 0 0;
v0x27f0630_0 .var "sticky", 0 0;
v0x27f06f0_0 .var "z_e", 9 0;
v0x27f07d0_0 .var "z_m", 23 0;
v0x27f08b0_0 .var "z_s", 0 0;
E_0x27efb20/0 .event anyedge, v0x27ea590_0, v0x27eff80_0, v0x27efd10_0, v0x27efdd0_0;
E_0x27efb20/1 .event anyedge, v0x27f00b0_0, v0x27f0190_0, v0x27efec0_0, v0x27f0270_0;
E_0x27efb20/2 .event anyedge, v0x27f03f0_0, v0x27f06f0_0, v0x27f07d0_0, v0x27f0330_0;
E_0x27efb20/3 .event anyedge, v0x27f0630_0, v0x27f0590_0, v0x27f08b0_0;
E_0x27efb20 .event/or E_0x27efb20/0, E_0x27efb20/1, E_0x27efb20/2, E_0x27efb20/3;
S_0x27f1bc0 .scope module, "pe43" "pe" 3 449, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27f1d50 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27f7300_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27f73a0_0 .net "mac_out", 31 0, v0x27f5a90_0;  1 drivers
v0x27f7490_0 .net "mult_out", 31 0, v0x27f6de0_0;  1 drivers
v0x27f7560_0 .net "pe_accept_w_in", 0 0, o0x7f1f7561f7c8;  alias, 0 drivers
v0x27f7600_0 .net "pe_enabled", 0 0, L_0x2837150;  1 drivers
v0x27f76f0_0 .net "pe_input_in", 31 0, v0x27f0ef0_0;  alias, 1 drivers
v0x27f7800_0 .var "pe_input_out", 31 0;
v0x27f78e0_0 .net "pe_psum_in", 31 0, v0x27dd5b0_0;  alias, 1 drivers
v0x27f79f0_0 .var "pe_psum_out", 31 0;
v0x27f7b60_0 .net "pe_switch_in", 0 0, v0x27dd7c0_0;  alias, 1 drivers
v0x27f7c00_0 .var "pe_switch_out", 0 0;
v0x27f7ca0_0 .net "pe_valid_in", 0 0, v0x27f1430_0;  alias, 1 drivers
v0x27f7d40_0 .var "pe_valid_out", 0 0;
v0x27f7de0_0 .net "pe_weight_in", 31 0, v0x27dda60_0;  alias, 1 drivers
v0x27f7ea0_0 .var "pe_weight_out", 31 0;
v0x27f7f60_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27f8000_0 .var "weight_reg_active", 31 0;
v0x27f81d0_0 .var "weight_reg_inactive", 31 0;
S_0x27f1f80 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27f1bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27f2180 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27f21c0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27f2200 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27f2240 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27f4990_0 .net "a", 31 0, v0x27f6de0_0;  alias, 1 drivers
v0x27f4a90_0 .net "a_exp", 7 0, L_0x2824700;  1 drivers
v0x27f4b70_0 .net "a_inf", 0 0, L_0x2836030;  1 drivers
v0x27f4c10_0 .net "a_mant", 22 0, L_0x28247a0;  1 drivers
v0x27f4cf0_0 .var "a_mant_ext", 23 0;
v0x27f4dd0_0 .net "a_nan", 0 0, L_0x2830080;  1 drivers
v0x27f4e90_0 .net "a_sign", 0 0, L_0x2824660;  1 drivers
v0x27f4f50_0 .net "a_zero", 0 0, L_0x28364a0;  1 drivers
v0x27f5010_0 .net "b", 31 0, v0x27dd5b0_0;  alias, 1 drivers
v0x27f50d0_0 .net "b_exp", 7 0, L_0x28249d0;  1 drivers
v0x27f5190_0 .net "b_inf", 0 0, L_0x2836510;  1 drivers
v0x27f5250_0 .net "b_mant", 22 0, L_0x2835360;  1 drivers
v0x27f5330_0 .var "b_mant_ext", 23 0;
v0x27f5410_0 .net "b_nan", 0 0, L_0x2835bb0;  1 drivers
v0x27f54d0_0 .net "b_sign", 0 0, L_0x2824840;  1 drivers
v0x27f5590_0 .net "b_zero", 0 0, L_0x2837040;  1 drivers
v0x27f5650_0 .var/i "exp_diff_i", 31 0;
v0x27f5730_0 .var/i "i", 31 0;
v0x27f5810_0 .var/i "larger_exp_i", 31 0;
v0x27f58f0_0 .var "mant_sub", 24 0;
v0x27f59d0_0 .var "normalize_done", 0 0;
v0x27f5a90_0 .var "result", 31 0;
v0x27f5b70_0 .var/i "result_exp_i", 31 0;
v0x27f5c50_0 .var "result_sign", 0 0;
v0x27f5d10_0 .var/i "shift", 31 0;
v0x27f5df0_0 .var "sum_mant", 24 0;
L_0x2824660 .part v0x27f6de0_0, 31, 1;
L_0x2824700 .part v0x27f6de0_0, 23, 8;
L_0x28247a0 .part v0x27f6de0_0, 0, 23;
L_0x2824840 .part v0x27dd5b0_0, 31, 1;
L_0x28249d0 .part v0x27dd5b0_0, 23, 8;
L_0x2835360 .part v0x27dd5b0_0, 0, 23;
S_0x27f24f0 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27f1f80;
 .timescale -9 -12;
L_0x2830080 .functor AND 1, L_0x2835400, L_0x28355e0, C4<1>, C4<1>;
L_0x2835bb0 .functor AND 1, L_0x28357c0, L_0x2835a70, C4<1>, C4<1>;
L_0x2836030 .functor AND 1, L_0x2835cc0, L_0x2835ef0, C4<1>, C4<1>;
L_0x2836510 .functor AND 1, L_0x2836140, L_0x2836330, C4<1>, C4<1>;
L_0x28364a0 .functor AND 1, L_0x2836650, L_0x2836930, C4<1>, C4<1>;
L_0x2837040 .functor AND 1, L_0x2836b40, L_0x2836e30, C4<1>, C4<1>;
v0x27f27f0_0 .net *"_ivl_10", 31 0, L_0x28354a0;  1 drivers
L_0x7f1f755d78a8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27f28f0_0 .net *"_ivl_13", 8 0, L_0x7f1f755d78a8;  1 drivers
L_0x7f1f755d78f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f29d0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d78f0;  1 drivers
v0x27f2ac0_0 .net *"_ivl_16", 0 0, L_0x28355e0;  1 drivers
L_0x7f1f755d7938 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27f2b80_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d7938;  1 drivers
v0x27f2cb0_0 .net *"_ivl_22", 0 0, L_0x28357c0;  1 drivers
v0x27f2d70_0 .net *"_ivl_24", 31 0, L_0x2835930;  1 drivers
L_0x7f1f755d7980 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27f2e50_0 .net *"_ivl_27", 8 0, L_0x7f1f755d7980;  1 drivers
L_0x7f1f755d79c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f2f30_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d79c8;  1 drivers
v0x27f3010_0 .net *"_ivl_30", 0 0, L_0x2835a70;  1 drivers
L_0x7f1f755d7a10 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27f30d0_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d7a10;  1 drivers
v0x27f31b0_0 .net *"_ivl_36", 0 0, L_0x2835cc0;  1 drivers
v0x27f3270_0 .net *"_ivl_38", 31 0, L_0x2835db0;  1 drivers
L_0x7f1f755d7a58 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27f3350_0 .net *"_ivl_41", 8 0, L_0x7f1f755d7a58;  1 drivers
L_0x7f1f755d7aa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f3430_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d7aa0;  1 drivers
v0x27f3510_0 .net *"_ivl_44", 0 0, L_0x2835ef0;  1 drivers
L_0x7f1f755d7ae8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27f35d0_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d7ae8;  1 drivers
v0x27f37c0_0 .net *"_ivl_50", 0 0, L_0x2836140;  1 drivers
v0x27f3880_0 .net *"_ivl_52", 31 0, L_0x2836290;  1 drivers
L_0x7f1f755d7b30 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27f3960_0 .net *"_ivl_55", 8 0, L_0x7f1f755d7b30;  1 drivers
L_0x7f1f755d7b78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f3a40_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d7b78;  1 drivers
v0x27f3b20_0 .net *"_ivl_58", 0 0, L_0x2836330;  1 drivers
L_0x7f1f755d7860 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27f3be0_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d7860;  1 drivers
L_0x7f1f755d7bc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27f3cc0_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d7bc0;  1 drivers
v0x27f3da0_0 .net *"_ivl_64", 0 0, L_0x2836650;  1 drivers
v0x27f3e60_0 .net *"_ivl_66", 31 0, L_0x2836780;  1 drivers
L_0x7f1f755d7c08 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27f3f40_0 .net *"_ivl_69", 8 0, L_0x7f1f755d7c08;  1 drivers
L_0x7f1f755d7c50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f4020_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d7c50;  1 drivers
v0x27f4100_0 .net *"_ivl_72", 0 0, L_0x2836930;  1 drivers
L_0x7f1f755d7c98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27f41c0_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d7c98;  1 drivers
v0x27f42a0_0 .net *"_ivl_78", 0 0, L_0x2836b40;  1 drivers
v0x27f4360_0 .net *"_ivl_8", 0 0, L_0x2835400;  1 drivers
v0x27f4420_0 .net *"_ivl_80", 31 0, L_0x2836d00;  1 drivers
L_0x7f1f755d7ce0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27f4710_0 .net *"_ivl_83", 8 0, L_0x7f1f755d7ce0;  1 drivers
L_0x7f1f755d7d28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f47f0_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d7d28;  1 drivers
v0x27f48d0_0 .net *"_ivl_86", 0 0, L_0x2836e30;  1 drivers
E_0x27f26f0/0 .event anyedge, v0x27f4dd0_0, v0x27f5410_0, v0x27f4b70_0, v0x27f5190_0;
E_0x27f26f0/1 .event anyedge, v0x27f4e90_0, v0x27f54d0_0, v0x27f4f50_0, v0x27f5590_0;
E_0x27f26f0/2 .event anyedge, v0x27dd5b0_0, v0x27f4990_0, v0x27f4a90_0, v0x27f4c10_0;
E_0x27f26f0/3 .event anyedge, v0x27f50d0_0, v0x27f5250_0, v0x27f5df0_0, v0x27f5df0_0;
E_0x27f26f0/4 .event anyedge, v0x27f5df0_0, v0x27f58f0_0, v0x27f5b70_0;
E_0x27f26f0 .event/or E_0x27f26f0/0, E_0x27f26f0/1, E_0x27f26f0/2, E_0x27f26f0/3, E_0x27f26f0/4;
L_0x2835400 .cmp/eq 8, L_0x2824700, L_0x7f1f755d7860;
L_0x28354a0 .concat [ 23 9 0 0], L_0x28247a0, L_0x7f1f755d78a8;
L_0x28355e0 .cmp/ne 32, L_0x28354a0, L_0x7f1f755d78f0;
L_0x28357c0 .cmp/eq 8, L_0x28249d0, L_0x7f1f755d7938;
L_0x2835930 .concat [ 23 9 0 0], L_0x2835360, L_0x7f1f755d7980;
L_0x2835a70 .cmp/ne 32, L_0x2835930, L_0x7f1f755d79c8;
L_0x2835cc0 .cmp/eq 8, L_0x2824700, L_0x7f1f755d7a10;
L_0x2835db0 .concat [ 23 9 0 0], L_0x28247a0, L_0x7f1f755d7a58;
L_0x2835ef0 .cmp/eq 32, L_0x2835db0, L_0x7f1f755d7aa0;
L_0x2836140 .cmp/eq 8, L_0x28249d0, L_0x7f1f755d7ae8;
L_0x2836290 .concat [ 23 9 0 0], L_0x2835360, L_0x7f1f755d7b30;
L_0x2836330 .cmp/eq 32, L_0x2836290, L_0x7f1f755d7b78;
L_0x2836650 .cmp/eq 8, L_0x2824700, L_0x7f1f755d7bc0;
L_0x2836780 .concat [ 23 9 0 0], L_0x28247a0, L_0x7f1f755d7c08;
L_0x2836930 .cmp/eq 32, L_0x2836780, L_0x7f1f755d7c50;
L_0x2836b40 .cmp/eq 8, L_0x28249d0, L_0x7f1f755d7c98;
L_0x2836d00 .concat [ 23 9 0 0], L_0x2835360, L_0x7f1f755d7ce0;
L_0x2836e30 .cmp/eq 32, L_0x2836d00, L_0x7f1f755d7d28;
S_0x27f5f50 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27f1bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27f60e0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27f6120 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27f6160 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27f61a0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27f6510_0 .net "a", 31 0, v0x27f0ef0_0;  alias, 1 drivers
v0x27f6620_0 .var "a_e", 9 0;
v0x27f66e0_0 .var "a_m", 23 0;
v0x27f67d0_0 .var "a_s", 0 0;
v0x27f6890_0 .net "b", 31 0, v0x27f8000_0;  1 drivers
v0x27f69c0_0 .var "b_e", 9 0;
v0x27f6aa0_0 .var "b_m", 23 0;
v0x27f6b80_0 .var "b_s", 0 0;
v0x27f6c40_0 .var "guard_bit", 0 0;
v0x27f6d00_0 .var "product", 49 0;
v0x27f6de0_0 .var "result", 31 0;
v0x27f6ea0_0 .var "round_bit", 0 0;
v0x27f6f40_0 .var "sticky", 0 0;
v0x27f7000_0 .var "z_e", 9 0;
v0x27f70e0_0 .var "z_m", 23 0;
v0x27f71c0_0 .var "z_s", 0 0;
E_0x27f6430/0 .event anyedge, v0x27f0ef0_0, v0x27f6890_0, v0x27f6620_0, v0x27f66e0_0;
E_0x27f6430/1 .event anyedge, v0x27f69c0_0, v0x27f6aa0_0, v0x27f67d0_0, v0x27f6b80_0;
E_0x27f6430/2 .event anyedge, v0x27f6d00_0, v0x27f7000_0, v0x27f70e0_0, v0x27f6c40_0;
E_0x27f6430/3 .event anyedge, v0x27f6f40_0, v0x27f6ea0_0, v0x27f71c0_0;
E_0x27f6430 .event/or E_0x27f6430/0, E_0x27f6430/1, E_0x27f6430/2, E_0x27f6430/3;
S_0x27f84d0 .scope module, "pe44" "pe" 3 470, 4 3 0, S_0x2757190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x27f8660 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x27fdc10_0 .net "clk", 0 0, o0x7f1f7561cfa8;  alias, 0 drivers
v0x27fdcb0_0 .net "mac_out", 31 0, v0x27fc3a0_0;  1 drivers
v0x27fdda0_0 .net "mult_out", 31 0, v0x27fd6f0_0;  1 drivers
v0x27fde70_0 .net "pe_accept_w_in", 0 0, o0x7f1f75620b78;  alias, 0 drivers
v0x27fdf10_0 .net "pe_enabled", 0 0, L_0x2839460;  1 drivers
v0x27fe000_0 .net "pe_input_in", 31 0, v0x27f7800_0;  alias, 1 drivers
v0x27fe110_0 .var "pe_input_out", 31 0;
v0x27fe1f0_0 .net "pe_psum_in", 31 0, v0x27e3ee0_0;  alias, 1 drivers
v0x27fe300_0 .var "pe_psum_out", 31 0;
v0x27fe470_0 .net "pe_switch_in", 0 0, v0x27e40f0_0;  alias, 1 drivers
v0x27fe510_0 .var "pe_switch_out", 0 0;
v0x27fe5b0_0 .net "pe_valid_in", 0 0, v0x27f7d40_0;  alias, 1 drivers
v0x27fe650_0 .var "pe_valid_out", 0 0;
v0x27fe6f0_0 .net "pe_weight_in", 31 0, v0x27e4390_0;  alias, 1 drivers
v0x27fe7b0_0 .var "pe_weight_out", 31 0;
v0x27fe870_0 .net "rst_n", 0 0, o0x7f1f7561d1b8;  alias, 0 drivers
v0x27fe910_0 .var "weight_reg_active", 31 0;
v0x27feae0_0 .var "weight_reg_inactive", 31 0;
S_0x27f8890 .scope module, "adder" "fp32_add" 4 58, 5 1 0, S_0x27f84d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27f8a90 .param/str "FORMAT" 0 5 2, "FP32";
P_0x27f8ad0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x27f8b10 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x27f8b50 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x27fb2a0_0 .net "a", 31 0, v0x27fd6f0_0;  alias, 1 drivers
v0x27fb3a0_0 .net "a_exp", 7 0, L_0x2837290;  1 drivers
v0x27fb480_0 .net "a_inf", 0 0, L_0x2838450;  1 drivers
v0x27fb520_0 .net "a_mant", 22 0, L_0x2837330;  1 drivers
v0x27fb600_0 .var "a_mant_ext", 23 0;
v0x27fb6e0_0 .net "a_nan", 0 0, L_0x2837a90;  1 drivers
v0x27fb7a0_0 .net "a_sign", 0 0, L_0x28371f0;  1 drivers
v0x27fb860_0 .net "a_zero", 0 0, L_0x2838830;  1 drivers
v0x27fb920_0 .net "b", 31 0, v0x27e3ee0_0;  alias, 1 drivers
v0x27fb9e0_0 .net "b_exp", 7 0, L_0x2837560;  1 drivers
v0x27fbaa0_0 .net "b_inf", 0 0, L_0x28388a0;  1 drivers
v0x27fbb60_0 .net "b_mant", 22 0, L_0x2837630;  1 drivers
v0x27fbc40_0 .var "b_mant_ext", 23 0;
v0x27fbd20_0 .net "b_nan", 0 0, L_0x2837fd0;  1 drivers
v0x27fbde0_0 .net "b_sign", 0 0, L_0x28373d0;  1 drivers
v0x27fbea0_0 .net "b_zero", 0 0, L_0x2839350;  1 drivers
v0x27fbf60_0 .var/i "exp_diff_i", 31 0;
v0x27fc040_0 .var/i "i", 31 0;
v0x27fc120_0 .var/i "larger_exp_i", 31 0;
v0x27fc200_0 .var "mant_sub", 24 0;
v0x27fc2e0_0 .var "normalize_done", 0 0;
v0x27fc3a0_0 .var "result", 31 0;
v0x27fc480_0 .var/i "result_exp_i", 31 0;
v0x27fc560_0 .var "result_sign", 0 0;
v0x27fc620_0 .var/i "shift", 31 0;
v0x27fc700_0 .var "sum_mant", 24 0;
L_0x28371f0 .part v0x27fd6f0_0, 31, 1;
L_0x2837290 .part v0x27fd6f0_0, 23, 8;
L_0x2837330 .part v0x27fd6f0_0, 0, 23;
L_0x28373d0 .part v0x27e3ee0_0, 31, 1;
L_0x2837560 .part v0x27e3ee0_0, 23, 8;
L_0x2837630 .part v0x27e3ee0_0, 0, 23;
S_0x27f8e00 .scope generate, "fp32_mode" "fp32_mode" 5 25, 5 25 0, S_0x27f8890;
 .timescale -9 -12;
L_0x2837a90 .functor AND 1, L_0x2837740, L_0x2837950, C4<1>, C4<1>;
L_0x2837fd0 .functor AND 1, L_0x2837ba0, L_0x2837e50, C4<1>, C4<1>;
L_0x2838450 .functor AND 1, L_0x28380e0, L_0x2838310, C4<1>, C4<1>;
L_0x28388a0 .functor AND 1, L_0x2838560, L_0x28386f0, C4<1>, C4<1>;
L_0x2838830 .functor AND 1, L_0x28389e0, L_0x2838c40, C4<1>, C4<1>;
L_0x2839350 .functor AND 1, L_0x2838e50, L_0x2839140, C4<1>, C4<1>;
v0x27f9100_0 .net *"_ivl_10", 31 0, L_0x2837810;  1 drivers
L_0x7f1f755d7db8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27f9200_0 .net *"_ivl_13", 8 0, L_0x7f1f755d7db8;  1 drivers
L_0x7f1f755d7e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f92e0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1f755d7e00;  1 drivers
v0x27f93d0_0 .net *"_ivl_16", 0 0, L_0x2837950;  1 drivers
L_0x7f1f755d7e48 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27f9490_0 .net/2u *"_ivl_20", 7 0, L_0x7f1f755d7e48;  1 drivers
v0x27f95c0_0 .net *"_ivl_22", 0 0, L_0x2837ba0;  1 drivers
v0x27f9680_0 .net *"_ivl_24", 31 0, L_0x2837d10;  1 drivers
L_0x7f1f755d7e90 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27f9760_0 .net *"_ivl_27", 8 0, L_0x7f1f755d7e90;  1 drivers
L_0x7f1f755d7ed8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f9840_0 .net/2u *"_ivl_28", 31 0, L_0x7f1f755d7ed8;  1 drivers
v0x27f9920_0 .net *"_ivl_30", 0 0, L_0x2837e50;  1 drivers
L_0x7f1f755d7f20 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27f99e0_0 .net/2u *"_ivl_34", 7 0, L_0x7f1f755d7f20;  1 drivers
v0x27f9ac0_0 .net *"_ivl_36", 0 0, L_0x28380e0;  1 drivers
v0x27f9b80_0 .net *"_ivl_38", 31 0, L_0x28381d0;  1 drivers
L_0x7f1f755d7f68 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27f9c60_0 .net *"_ivl_41", 8 0, L_0x7f1f755d7f68;  1 drivers
L_0x7f1f755d7fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f9d40_0 .net/2u *"_ivl_42", 31 0, L_0x7f1f755d7fb0;  1 drivers
v0x27f9e20_0 .net *"_ivl_44", 0 0, L_0x2838310;  1 drivers
L_0x7f1f755d7ff8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27f9ee0_0 .net/2u *"_ivl_48", 7 0, L_0x7f1f755d7ff8;  1 drivers
v0x27fa0d0_0 .net *"_ivl_50", 0 0, L_0x2838560;  1 drivers
v0x27fa190_0 .net *"_ivl_52", 31 0, L_0x2838650;  1 drivers
L_0x7f1f755d8040 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27fa270_0 .net *"_ivl_55", 8 0, L_0x7f1f755d8040;  1 drivers
L_0x7f1f755d8088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27fa350_0 .net/2u *"_ivl_56", 31 0, L_0x7f1f755d8088;  1 drivers
v0x27fa430_0 .net *"_ivl_58", 0 0, L_0x28386f0;  1 drivers
L_0x7f1f755d7d70 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x27fa4f0_0 .net/2u *"_ivl_6", 7 0, L_0x7f1f755d7d70;  1 drivers
L_0x7f1f755d80d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27fa5d0_0 .net/2u *"_ivl_62", 7 0, L_0x7f1f755d80d0;  1 drivers
v0x27fa6b0_0 .net *"_ivl_64", 0 0, L_0x28389e0;  1 drivers
v0x27fa770_0 .net *"_ivl_66", 31 0, L_0x2838b10;  1 drivers
L_0x7f1f755d8118 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27fa850_0 .net *"_ivl_69", 8 0, L_0x7f1f755d8118;  1 drivers
L_0x7f1f755d8160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27fa930_0 .net/2u *"_ivl_70", 31 0, L_0x7f1f755d8160;  1 drivers
v0x27faa10_0 .net *"_ivl_72", 0 0, L_0x2838c40;  1 drivers
L_0x7f1f755d81a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x27faad0_0 .net/2u *"_ivl_76", 7 0, L_0x7f1f755d81a8;  1 drivers
v0x27fabb0_0 .net *"_ivl_78", 0 0, L_0x2838e50;  1 drivers
v0x27fac70_0 .net *"_ivl_8", 0 0, L_0x2837740;  1 drivers
v0x27fad30_0 .net *"_ivl_80", 31 0, L_0x2839010;  1 drivers
L_0x7f1f755d81f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x27fb020_0 .net *"_ivl_83", 8 0, L_0x7f1f755d81f0;  1 drivers
L_0x7f1f755d8238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27fb100_0 .net/2u *"_ivl_84", 31 0, L_0x7f1f755d8238;  1 drivers
v0x27fb1e0_0 .net *"_ivl_86", 0 0, L_0x2839140;  1 drivers
E_0x27f9000/0 .event anyedge, v0x27fb6e0_0, v0x27fbd20_0, v0x27fb480_0, v0x27fbaa0_0;
E_0x27f9000/1 .event anyedge, v0x27fb7a0_0, v0x27fbde0_0, v0x27fb860_0, v0x27fbea0_0;
E_0x27f9000/2 .event anyedge, v0x27e3ee0_0, v0x27fb2a0_0, v0x27fb3a0_0, v0x27fb520_0;
E_0x27f9000/3 .event anyedge, v0x27fb9e0_0, v0x27fbb60_0, v0x27fc700_0, v0x27fc700_0;
E_0x27f9000/4 .event anyedge, v0x27fc700_0, v0x27fc200_0, v0x27fc480_0;
E_0x27f9000 .event/or E_0x27f9000/0, E_0x27f9000/1, E_0x27f9000/2, E_0x27f9000/3, E_0x27f9000/4;
L_0x2837740 .cmp/eq 8, L_0x2837290, L_0x7f1f755d7d70;
L_0x2837810 .concat [ 23 9 0 0], L_0x2837330, L_0x7f1f755d7db8;
L_0x2837950 .cmp/ne 32, L_0x2837810, L_0x7f1f755d7e00;
L_0x2837ba0 .cmp/eq 8, L_0x2837560, L_0x7f1f755d7e48;
L_0x2837d10 .concat [ 23 9 0 0], L_0x2837630, L_0x7f1f755d7e90;
L_0x2837e50 .cmp/ne 32, L_0x2837d10, L_0x7f1f755d7ed8;
L_0x28380e0 .cmp/eq 8, L_0x2837290, L_0x7f1f755d7f20;
L_0x28381d0 .concat [ 23 9 0 0], L_0x2837330, L_0x7f1f755d7f68;
L_0x2838310 .cmp/eq 32, L_0x28381d0, L_0x7f1f755d7fb0;
L_0x2838560 .cmp/eq 8, L_0x2837560, L_0x7f1f755d7ff8;
L_0x2838650 .concat [ 23 9 0 0], L_0x2837630, L_0x7f1f755d8040;
L_0x28386f0 .cmp/eq 32, L_0x2838650, L_0x7f1f755d8088;
L_0x28389e0 .cmp/eq 8, L_0x2837290, L_0x7f1f755d80d0;
L_0x2838b10 .concat [ 23 9 0 0], L_0x2837330, L_0x7f1f755d8118;
L_0x2838c40 .cmp/eq 32, L_0x2838b10, L_0x7f1f755d8160;
L_0x2838e50 .cmp/eq 8, L_0x2837560, L_0x7f1f755d81a8;
L_0x2839010 .concat [ 23 9 0 0], L_0x2837630, L_0x7f1f755d81f0;
L_0x2839140 .cmp/eq 32, L_0x2839010, L_0x7f1f755d8238;
S_0x27fc860 .scope module, "mult" "fp32_mul" 4 44, 6 1 0, S_0x27f84d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x27fc9f0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x27fca30 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x27fca70 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x27fcab0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x27fce20_0 .net "a", 31 0, v0x27f7800_0;  alias, 1 drivers
v0x27fcf30_0 .var "a_e", 9 0;
v0x27fcff0_0 .var "a_m", 23 0;
v0x27fd0e0_0 .var "a_s", 0 0;
v0x27fd1a0_0 .net "b", 31 0, v0x27fe910_0;  1 drivers
v0x27fd2d0_0 .var "b_e", 9 0;
v0x27fd3b0_0 .var "b_m", 23 0;
v0x27fd490_0 .var "b_s", 0 0;
v0x27fd550_0 .var "guard_bit", 0 0;
v0x27fd610_0 .var "product", 49 0;
v0x27fd6f0_0 .var "result", 31 0;
v0x27fd7b0_0 .var "round_bit", 0 0;
v0x27fd850_0 .var "sticky", 0 0;
v0x27fd910_0 .var "z_e", 9 0;
v0x27fd9f0_0 .var "z_m", 23 0;
v0x27fdad0_0 .var "z_s", 0 0;
E_0x27fcd40/0 .event anyedge, v0x27f7800_0, v0x27fd1a0_0, v0x27fcf30_0, v0x27fcff0_0;
E_0x27fcd40/1 .event anyedge, v0x27fd2d0_0, v0x27fd3b0_0, v0x27fd0e0_0, v0x27fd490_0;
E_0x27fcd40/2 .event anyedge, v0x27fd610_0, v0x27fd910_0, v0x27fd9f0_0, v0x27fd550_0;
E_0x27fcd40/3 .event anyedge, v0x27fd850_0, v0x27fd7b0_0, v0x27fdad0_0;
E_0x27fcd40 .event/or E_0x27fcd40/0, E_0x27fcd40/1, E_0x27fcd40/2, E_0x27fcd40/3;
    .scope S_0x279a770;
T_0 ;
    %wait E_0x2497140;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279b570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279b950_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x279b790_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x279b490_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x279b870_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279b3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279b630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279b6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x279ac90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x279ae70_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x279b020_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x279b230_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x279ac90_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x279ad90_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x279b020_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x279b150_0, 0, 10;
    %load/vec4 v0x279ac90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x279af60_0, 0, 1;
    %load/vec4 v0x279b020_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x279b310_0, 0, 1;
    %load/vec4 v0x279ad90_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.3, 4;
    %load/vec4 v0x279ae70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %flag_set/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0x279b150_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x279b230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.2;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x279b570_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x279ad90_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_0.5, 4;
    %load/vec4 v0x279b150_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0x279b230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x279b570_0, 0, 32;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x279af60_0;
    %load/vec4 v0x279b310_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x279b570_0, 0, 32;
T_0.8 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x279b150_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x279ad90_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v0x279ae70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x279b570_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x279af60_0;
    %load/vec4 v0x279b310_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x279b570_0, 0, 32;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x279ad90_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v0x279ae70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x279af60_0;
    %load/vec4 v0x279b310_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x279b570_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x279b150_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v0x279b230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %load/vec4 v0x279af60_0;
    %load/vec4 v0x279b310_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x279b570_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x279ad90_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x279ad90_0, 0, 10;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279ae70_0, 4, 1;
T_0.22 ;
    %load/vec4 v0x279b150_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x279b150_0, 0, 10;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b230_0, 4, 1;
T_0.24 ;
    %load/vec4 v0x279ae70_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %load/vec4 v0x279ae70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x279ae70_0, 0, 24;
    %load/vec4 v0x279ad90_0;
    %subi 1, 0, 10;
    %store/vec4 v0x279ad90_0, 0, 10;
T_0.25 ;
    %load/vec4 v0x279b230_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.27, 8;
    %load/vec4 v0x279b230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x279b230_0, 0, 24;
    %load/vec4 v0x279b150_0;
    %subi 1, 0, 10;
    %store/vec4 v0x279b150_0, 0, 10;
T_0.27 ;
    %load/vec4 v0x279af60_0;
    %load/vec4 v0x279b310_0;
    %xor;
    %store/vec4 v0x279b950_0, 0, 1;
    %load/vec4 v0x279ad90_0;
    %load/vec4 v0x279b150_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x279b790_0, 0, 10;
    %load/vec4 v0x279ae70_0;
    %pad/u 50;
    %load/vec4 v0x279b230_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x279b490_0, 0, 50;
    %load/vec4 v0x279b490_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x279b870_0, 0, 24;
    %load/vec4 v0x279b490_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x279b3d0_0, 0, 1;
    %load/vec4 v0x279b490_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x279b630_0, 0, 1;
    %load/vec4 v0x279b490_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x279b6d0_0, 0, 1;
    %load/vec4 v0x279b790_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_0.29, 5;
    %load/vec4 v0x279b790_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x279b790_0;
    %sub;
    %add;
    %store/vec4 v0x279b790_0, 0, 10;
    %load/vec4 v0x279b870_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x279b790_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x279b870_0, 0, 24;
    %load/vec4 v0x279b870_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x279b3d0_0, 0, 1;
    %load/vec4 v0x279b3d0_0;
    %store/vec4 v0x279b630_0, 0, 1;
    %load/vec4 v0x279b6d0_0;
    %load/vec4 v0x279b630_0;
    %or;
    %store/vec4 v0x279b6d0_0, 0, 1;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v0x279b870_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.31, 4;
    %load/vec4 v0x279b790_0;
    %subi 1, 0, 10;
    %store/vec4 v0x279b790_0, 0, 10;
    %load/vec4 v0x279b870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x279b870_0, 0, 24;
    %load/vec4 v0x279b3d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b870_0, 4, 1;
    %load/vec4 v0x279b630_0;
    %store/vec4 v0x279b3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279b630_0, 0, 1;
    %jmp T_0.32;
T_0.31 ;
    %load/vec4 v0x279b3d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.35, 9;
    %load/vec4 v0x279b630_0;
    %load/vec4 v0x279b6d0_0;
    %or;
    %load/vec4 v0x279b870_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_0.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %load/vec4 v0x279b870_0;
    %addi 1, 0, 24;
    %store/vec4 v0x279b870_0, 0, 24;
    %load/vec4 v0x279b870_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_0.36, 4;
    %load/vec4 v0x279b790_0;
    %addi 1, 0, 10;
    %store/vec4 v0x279b790_0, 0, 10;
T_0.36 ;
T_0.33 ;
T_0.32 ;
T_0.30 ;
    %load/vec4 v0x279b870_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b570_0, 4, 23;
    %load/vec4 v0x279b790_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b570_0, 4, 8;
    %load/vec4 v0x279b950_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b570_0, 4, 1;
    %load/vec4 v0x279b790_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.40, 4;
    %load/vec4 v0x279b870_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b570_0, 4, 8;
T_0.38 ;
    %load/vec4 v0x279b790_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b570_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b570_0, 4, 8;
    %load/vec4 v0x279b950_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x279b570_0, 4, 1;
T_0.41 ;
T_0.19 ;
T_0.16 ;
T_0.11 ;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x26ea380;
T_1 ;
Ewait_0 .event/or E_0x2494c40, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279a470_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27994d0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x2799b50_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x279a610_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279a030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2799e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279a390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279a1f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279a530_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x279a110_0, 0, 25;
    %load/vec4 v0x27995b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0x2799c30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x2799350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.5, 9;
    %load/vec4 v0x27999b0_0;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %load/vec4 v0x2799670_0;
    %load/vec4 v0x2799cf0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x2799670_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x2799350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x2799670_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x27999b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x2799cf0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x2799730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0x2799db0_0;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x2799670_0;
    %load/vec4 v0x2799cf0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x2799730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v0x27997f0_0;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x2799db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x2799170_0;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x2799270_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27993f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27993f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0x27994d0_0, 0, 24;
    %load/vec4 v0x27998d0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x2799a70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x2799a70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %store/vec4 v0x2799b50_0, 0, 24;
    %load/vec4 v0x27998d0_0;
    %load/vec4 v0x2799270_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.23, 5;
    %load/vec4 v0x2799270_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x279a030_0, 0, 32;
    %load/vec4 v0x2799270_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27998d0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x2799e70_0, 0, 32;
    %load/vec4 v0x2799b50_0;
    %load/vec4 v0x2799e70_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x2799b50_0, 0, 24;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0x27998d0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x279a030_0, 0, 32;
    %load/vec4 v0x27998d0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x2799270_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x2799e70_0, 0, 32;
    %load/vec4 v0x27994d0_0;
    %load/vec4 v0x2799e70_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27994d0_0, 0, 24;
T_1.24 ;
    %load/vec4 v0x2799670_0;
    %load/vec4 v0x2799cf0_0;
    %cmp/e;
    %jmp/0xz  T_1.25, 4;
    %load/vec4 v0x27994d0_0;
    %pad/u 25;
    %load/vec4 v0x2799b50_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x279a610_0, 0, 25;
    %load/vec4 v0x2799670_0;
    %store/vec4 v0x279a470_0, 0, 1;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0x2799b50_0;
    %load/vec4 v0x27994d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.27, 5;
    %load/vec4 v0x27994d0_0;
    %pad/u 25;
    %load/vec4 v0x2799b50_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x279a610_0, 0, 25;
    %load/vec4 v0x2799670_0;
    %store/vec4 v0x279a470_0, 0, 1;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0x2799b50_0;
    %pad/u 25;
    %load/vec4 v0x27994d0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x279a610_0, 0, 25;
    %load/vec4 v0x2799cf0_0;
    %store/vec4 v0x279a470_0, 0, 1;
T_1.28 ;
T_1.26 ;
    %load/vec4 v0x279a030_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.29, 4;
    %load/vec4 v0x279a610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0x279a610_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.33, 8;
    %load/vec4 v0x279a470_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x279a610_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v0x279a470_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x279a610_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x279a2b0_0, 0, 32;
T_1.34 ;
T_1.32 ;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v0x279a030_0;
    %store/vec4 v0x279a390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x279a1f0_0, 0, 1;
    %load/vec4 v0x279a610_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.35, 8;
    %load/vec4 v0x279a610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x279a610_0, 0, 25;
    %load/vec4 v0x279a390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x279a390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x279a1f0_0, 0, 1;
    %jmp T_1.36;
T_1.35 ;
    %load/vec4 v0x279a610_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x279a1f0_0, 0, 1;
T_1.37 ;
T_1.36 ;
    %load/vec4 v0x279a1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x2799f50_0, 0, 32;
T_1.41 ;
    %load/vec4 v0x2799f50_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.42, 5;
    %load/vec4 v0x279a610_0;
    %load/vec4 v0x2799f50_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.45, 9;
    %load/vec4 v0x279a1f0_0;
    %nor/r;
    %and;
T_1.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.43, 8;
    %load/vec4 v0x279a610_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x2799f50_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x279a610_0, 0, 25;
    %load/vec4 v0x279a390_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x2799f50_0;
    %sub;
    %sub;
    %store/vec4 v0x279a390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x279a1f0_0, 0, 1;
T_1.43 ;
    %load/vec4 v0x2799f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x2799f50_0, 0, 32;
    %jmp T_1.41;
T_1.42 ;
T_1.39 ;
    %load/vec4 v0x279a610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.47;
T_1.46 ;
    %load/vec4 v0x279a390_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.48, 5;
    %load/vec4 v0x279a470_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.49;
T_1.48 ;
    %load/vec4 v0x279a390_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x279a390_0;
    %sub;
    %store/vec4 v0x279a530_0, 0, 32;
    %load/vec4 v0x279a530_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.52, 5;
    %load/vec4 v0x279a470_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x279a2b0_0, 0, 32;
    %jmp T_1.53;
T_1.52 ;
    %load/vec4 v0x279a610_0;
    %load/vec4 v0x279a530_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x279a110_0, 0, 25;
    %load/vec4 v0x279a470_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x279a110_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x279a2b0_0, 0, 32;
T_1.53 ;
    %jmp T_1.51;
T_1.50 ;
    %load/vec4 v0x279a470_0;
    %load/vec4 v0x279a390_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x279a610_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x279a2b0_0, 0, 32;
T_1.51 ;
T_1.49 ;
T_1.47 ;
T_1.30 ;
T_1.18 ;
T_1.16 ;
T_1.13 ;
T_1.11 ;
T_1.9 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x2732d00;
T_2 ;
    %wait E_0x24955f0;
    %load/vec4 v0x279c710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279bf80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279c100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279c630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x279c490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x279c310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279c7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279c9d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x279bdb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279bf80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279c100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279c630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x279c490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x279c310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279c7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279c9d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x279c3d0_0;
    %assign/vec4 v0x279c490_0, 0;
    %load/vec4 v0x279c250_0;
    %assign/vec4 v0x279c310_0, 0;
    %load/vec4 v0x279bd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x279c550_0;
    %assign/vec4 v0x279c9d0_0, 0;
    %load/vec4 v0x279c550_0;
    %assign/vec4 v0x279c630_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279c630_0, 0;
T_2.5 ;
    %load/vec4 v0x279c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x279bd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x279c550_0;
    %assign/vec4 v0x279c7d0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x279c9d0_0;
    %assign/vec4 v0x279c7d0_0, 0;
T_2.9 ;
T_2.6 ;
    %load/vec4 v0x279c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x279bec0_0;
    %assign/vec4 v0x279bf80_0, 0;
    %load/vec4 v0x279bb50_0;
    %assign/vec4 v0x279c100_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x279c490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x279c100_0, 0;
T_2.11 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27a0e80;
T_3 ;
    %wait E_0x2451cc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a1ca0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a2080_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27a1ec0_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27a1bc0_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27a1fa0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a1b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a1d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a1e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27a13d0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a15a0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27a1750_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a1960_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27a13d0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27a14e0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27a1750_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27a1880_0, 0, 10;
    %load/vec4 v0x27a13d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27a1690_0, 0, 1;
    %load/vec4 v0x27a1750_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27a1a40_0, 0, 1;
    %load/vec4 v0x27a14e0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.3, 4;
    %load/vec4 v0x27a15a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.3;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v0x27a1880_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v0x27a1960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27a1ca0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x27a14e0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %load/vec4 v0x27a1880_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.9, 4;
    %load/vec4 v0x27a1960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27a1ca0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x27a1690_0;
    %load/vec4 v0x27a1a40_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a1ca0_0, 0, 32;
T_3.8 ;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x27a1880_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x27a14e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.14, 4;
    %load/vec4 v0x27a15a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27a1ca0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x27a1690_0;
    %load/vec4 v0x27a1a40_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a1ca0_0, 0, 32;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x27a14e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.17, 4;
    %load/vec4 v0x27a15a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x27a1690_0;
    %load/vec4 v0x27a1a40_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a1ca0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x27a1880_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.20, 4;
    %load/vec4 v0x27a1960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x27a1690_0;
    %load/vec4 v0x27a1a40_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a1ca0_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x27a14e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27a14e0_0, 0, 10;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a15a0_0, 4, 1;
T_3.22 ;
    %load/vec4 v0x27a1880_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27a1880_0, 0, 10;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a1960_0, 4, 1;
T_3.24 ;
    %load/vec4 v0x27a15a0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x27a15a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27a15a0_0, 0, 24;
    %load/vec4 v0x27a14e0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27a14e0_0, 0, 10;
T_3.25 ;
    %load/vec4 v0x27a1960_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x27a1960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27a1960_0, 0, 24;
    %load/vec4 v0x27a1880_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27a1880_0, 0, 10;
T_3.27 ;
    %load/vec4 v0x27a1690_0;
    %load/vec4 v0x27a1a40_0;
    %xor;
    %store/vec4 v0x27a2080_0, 0, 1;
    %load/vec4 v0x27a14e0_0;
    %load/vec4 v0x27a1880_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27a1ec0_0, 0, 10;
    %load/vec4 v0x27a15a0_0;
    %pad/u 50;
    %load/vec4 v0x27a1960_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27a1bc0_0, 0, 50;
    %load/vec4 v0x27a1bc0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27a1fa0_0, 0, 24;
    %load/vec4 v0x27a1bc0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27a1b00_0, 0, 1;
    %load/vec4 v0x27a1bc0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27a1d60_0, 0, 1;
    %load/vec4 v0x27a1bc0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27a1e00_0, 0, 1;
    %load/vec4 v0x27a1ec0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_3.29, 5;
    %load/vec4 v0x27a1ec0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27a1ec0_0;
    %sub;
    %add;
    %store/vec4 v0x27a1ec0_0, 0, 10;
    %load/vec4 v0x27a1fa0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27a1ec0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27a1fa0_0, 0, 24;
    %load/vec4 v0x27a1fa0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27a1b00_0, 0, 1;
    %load/vec4 v0x27a1b00_0;
    %store/vec4 v0x27a1d60_0, 0, 1;
    %load/vec4 v0x27a1e00_0;
    %load/vec4 v0x27a1d60_0;
    %or;
    %store/vec4 v0x27a1e00_0, 0, 1;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x27a1fa0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %load/vec4 v0x27a1ec0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27a1ec0_0, 0, 10;
    %load/vec4 v0x27a1fa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27a1fa0_0, 0, 24;
    %load/vec4 v0x27a1b00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a1fa0_0, 4, 1;
    %load/vec4 v0x27a1d60_0;
    %store/vec4 v0x27a1b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a1d60_0, 0, 1;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x27a1b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.35, 9;
    %load/vec4 v0x27a1d60_0;
    %load/vec4 v0x27a1e00_0;
    %or;
    %load/vec4 v0x27a1fa0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_3.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %load/vec4 v0x27a1fa0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27a1fa0_0, 0, 24;
    %load/vec4 v0x27a1fa0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_3.36, 4;
    %load/vec4 v0x27a1ec0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27a1ec0_0, 0, 10;
T_3.36 ;
T_3.33 ;
T_3.32 ;
T_3.30 ;
    %load/vec4 v0x27a1fa0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a1ca0_0, 4, 23;
    %load/vec4 v0x27a1ec0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a1ca0_0, 4, 8;
    %load/vec4 v0x27a2080_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a1ca0_0, 4, 1;
    %load/vec4 v0x27a1ec0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.40, 4;
    %load/vec4 v0x27a1fa0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a1ca0_0, 4, 8;
T_3.38 ;
    %load/vec4 v0x27a1ec0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a1ca0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a1ca0_0, 4, 8;
    %load/vec4 v0x27a2080_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a1ca0_0, 4, 1;
T_3.41 ;
T_3.19 ;
T_3.16 ;
T_3.11 ;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x279d420;
T_4 ;
Ewait_1 .event/or E_0x2496250, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a0b80_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x279fbe0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27a0260_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27a0d20_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a0740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a0580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a0aa0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a0900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a0c40_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27a0820_0, 0, 25;
    %load/vec4 v0x279fcc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0x27a0340_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x279fa60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x27a00c0_0;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v0x279fd80_0;
    %load/vec4 v0x27a0400_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0x279fd80_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x279fa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x279fd80_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x27a00c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x27a0400_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x279fe40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v0x27a04c0_0;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x279fd80_0;
    %load/vec4 v0x27a0400_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x279fe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x279ff00_0;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x27a04c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x279f880_0;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x279f980_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x279fb00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x279fb00_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x279fbe0_0, 0, 24;
    %load/vec4 v0x279ffe0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27a0180_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27a0180_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x27a0260_0, 0, 24;
    %load/vec4 v0x279ffe0_0;
    %load/vec4 v0x279f980_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.23, 5;
    %load/vec4 v0x279f980_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27a0740_0, 0, 32;
    %load/vec4 v0x279f980_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x279ffe0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27a0580_0, 0, 32;
    %load/vec4 v0x27a0260_0;
    %load/vec4 v0x27a0580_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27a0260_0, 0, 24;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0x279ffe0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27a0740_0, 0, 32;
    %load/vec4 v0x279ffe0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x279f980_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27a0580_0, 0, 32;
    %load/vec4 v0x279fbe0_0;
    %load/vec4 v0x27a0580_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x279fbe0_0, 0, 24;
T_4.24 ;
    %load/vec4 v0x279fd80_0;
    %load/vec4 v0x27a0400_0;
    %cmp/e;
    %jmp/0xz  T_4.25, 4;
    %load/vec4 v0x279fbe0_0;
    %pad/u 25;
    %load/vec4 v0x27a0260_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27a0d20_0, 0, 25;
    %load/vec4 v0x279fd80_0;
    %store/vec4 v0x27a0b80_0, 0, 1;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x27a0260_0;
    %load/vec4 v0x279fbe0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.27, 5;
    %load/vec4 v0x279fbe0_0;
    %pad/u 25;
    %load/vec4 v0x27a0260_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27a0d20_0, 0, 25;
    %load/vec4 v0x279fd80_0;
    %store/vec4 v0x27a0b80_0, 0, 1;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v0x27a0260_0;
    %pad/u 25;
    %load/vec4 v0x279fbe0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27a0d20_0, 0, 25;
    %load/vec4 v0x27a0400_0;
    %store/vec4 v0x27a0b80_0, 0, 1;
T_4.28 ;
T_4.26 ;
    %load/vec4 v0x27a0740_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.29, 4;
    %load/vec4 v0x27a0d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.32;
T_4.31 ;
    %load/vec4 v0x27a0d20_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.33, 8;
    %load/vec4 v0x27a0b80_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27a0d20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x27a0b80_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27a0d20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a09c0_0, 0, 32;
T_4.34 ;
T_4.32 ;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x27a0740_0;
    %store/vec4 v0x27a0aa0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a0900_0, 0, 1;
    %load/vec4 v0x27a0d20_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.35, 8;
    %load/vec4 v0x27a0d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27a0d20_0, 0, 25;
    %load/vec4 v0x27a0aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27a0aa0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27a0900_0, 0, 1;
    %jmp T_4.36;
T_4.35 ;
    %load/vec4 v0x27a0d20_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27a0900_0, 0, 1;
T_4.37 ;
T_4.36 ;
    %load/vec4 v0x27a0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27a0660_0, 0, 32;
T_4.41 ;
    %load/vec4 v0x27a0660_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.42, 5;
    %load/vec4 v0x27a0d20_0;
    %load/vec4 v0x27a0660_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.45, 9;
    %load/vec4 v0x27a0900_0;
    %nor/r;
    %and;
T_4.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.43, 8;
    %load/vec4 v0x27a0d20_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27a0660_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27a0d20_0, 0, 25;
    %load/vec4 v0x27a0aa0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27a0660_0;
    %sub;
    %sub;
    %store/vec4 v0x27a0aa0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27a0900_0, 0, 1;
T_4.43 ;
    %load/vec4 v0x27a0660_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27a0660_0, 0, 32;
    %jmp T_4.41;
T_4.42 ;
T_4.39 ;
    %load/vec4 v0x27a0d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v0x27a0aa0_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.48, 5;
    %load/vec4 v0x27a0b80_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v0x27a0aa0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27a0aa0_0;
    %sub;
    %store/vec4 v0x27a0c40_0, 0, 32;
    %load/vec4 v0x27a0c40_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.52, 5;
    %load/vec4 v0x27a0b80_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a09c0_0, 0, 32;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x27a0d20_0;
    %load/vec4 v0x27a0c40_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27a0820_0, 0, 25;
    %load/vec4 v0x27a0b80_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27a0820_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a09c0_0, 0, 32;
T_4.53 ;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v0x27a0b80_0;
    %load/vec4 v0x27a0aa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27a0d20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a09c0_0, 0, 32;
T_4.51 ;
T_4.49 ;
T_4.47 ;
T_4.30 ;
T_4.18 ;
T_4.16 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x279cc50;
T_5 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27a2e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a26f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a2890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a2d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a2bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a2a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a2ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a30d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27a24d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a26f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a2890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a2d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a2bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a2a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a2ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a30d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x27a2b20_0;
    %assign/vec4 v0x27a2bc0_0, 0;
    %load/vec4 v0x27a29e0_0;
    %assign/vec4 v0x27a2a80_0, 0;
    %load/vec4 v0x27a2430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x27a2c60_0;
    %assign/vec4 v0x27a30d0_0, 0;
    %load/vec4 v0x27a2c60_0;
    %assign/vec4 v0x27a2d40_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a2d40_0, 0;
T_5.5 ;
    %load/vec4 v0x27a29e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x27a2430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x27a2c60_0;
    %assign/vec4 v0x27a2ef0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x27a30d0_0;
    %assign/vec4 v0x27a2ef0_0, 0;
T_5.9 ;
T_5.6 ;
    %load/vec4 v0x27a2b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x27a25e0_0;
    %assign/vec4 v0x27a26f0_0, 0;
    %load/vec4 v0x27a2290_0;
    %assign/vec4 v0x27a2890_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a2bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a2890_0, 0;
T_5.11 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27a7610;
T_6 ;
    %wait E_0x27a7ac0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a8470_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a8850_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27a8690_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27a8390_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27a8770_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a8530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a85d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27a7ba0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a7d70_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27a7f20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a8130_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27a7ba0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27a7cb0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27a7f20_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27a8050_0, 0, 10;
    %load/vec4 v0x27a7ba0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27a7e60_0, 0, 1;
    %load/vec4 v0x27a7f20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27a8210_0, 0, 1;
    %load/vec4 v0x27a7cb0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v0x27a7d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x27a8050_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x27a8130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27a8470_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x27a7cb0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_6.5, 4;
    %load/vec4 v0x27a8050_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.9, 4;
    %load/vec4 v0x27a8130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27a8470_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x27a7e60_0;
    %load/vec4 v0x27a8210_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a8470_0, 0, 32;
T_6.8 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x27a8050_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x27a7cb0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.14, 4;
    %load/vec4 v0x27a7d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27a8470_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x27a7e60_0;
    %load/vec4 v0x27a8210_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a8470_0, 0, 32;
T_6.13 ;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x27a7cb0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.17, 4;
    %load/vec4 v0x27a7d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x27a7e60_0;
    %load/vec4 v0x27a8210_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a8470_0, 0, 32;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x27a8050_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.20, 4;
    %load/vec4 v0x27a8130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x27a7e60_0;
    %load/vec4 v0x27a8210_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a8470_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x27a7cb0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_6.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27a7cb0_0, 0, 10;
    %jmp T_6.22;
T_6.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a7d70_0, 4, 1;
T_6.22 ;
    %load/vec4 v0x27a8050_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27a8050_0, 0, 10;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8130_0, 4, 1;
T_6.24 ;
    %load/vec4 v0x27a7d70_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.25, 8;
    %load/vec4 v0x27a7d70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27a7d70_0, 0, 24;
    %load/vec4 v0x27a7cb0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27a7cb0_0, 0, 10;
T_6.25 ;
    %load/vec4 v0x27a8130_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v0x27a8130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27a8130_0, 0, 24;
    %load/vec4 v0x27a8050_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27a8050_0, 0, 10;
T_6.27 ;
    %load/vec4 v0x27a7e60_0;
    %load/vec4 v0x27a8210_0;
    %xor;
    %store/vec4 v0x27a8850_0, 0, 1;
    %load/vec4 v0x27a7cb0_0;
    %load/vec4 v0x27a8050_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27a8690_0, 0, 10;
    %load/vec4 v0x27a7d70_0;
    %pad/u 50;
    %load/vec4 v0x27a8130_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27a8390_0, 0, 50;
    %load/vec4 v0x27a8390_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27a8770_0, 0, 24;
    %load/vec4 v0x27a8390_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27a82d0_0, 0, 1;
    %load/vec4 v0x27a8390_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27a8530_0, 0, 1;
    %load/vec4 v0x27a8390_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27a85d0_0, 0, 1;
    %load/vec4 v0x27a8690_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_6.29, 5;
    %load/vec4 v0x27a8690_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27a8690_0;
    %sub;
    %add;
    %store/vec4 v0x27a8690_0, 0, 10;
    %load/vec4 v0x27a8770_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27a8690_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27a8770_0, 0, 24;
    %load/vec4 v0x27a8770_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27a82d0_0, 0, 1;
    %load/vec4 v0x27a82d0_0;
    %store/vec4 v0x27a8530_0, 0, 1;
    %load/vec4 v0x27a85d0_0;
    %load/vec4 v0x27a8530_0;
    %or;
    %store/vec4 v0x27a85d0_0, 0, 1;
    %jmp T_6.30;
T_6.29 ;
    %load/vec4 v0x27a8770_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.31, 4;
    %load/vec4 v0x27a8690_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27a8690_0, 0, 10;
    %load/vec4 v0x27a8770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27a8770_0, 0, 24;
    %load/vec4 v0x27a82d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8770_0, 4, 1;
    %load/vec4 v0x27a8530_0;
    %store/vec4 v0x27a82d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a8530_0, 0, 1;
    %jmp T_6.32;
T_6.31 ;
    %load/vec4 v0x27a82d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.35, 9;
    %load/vec4 v0x27a8530_0;
    %load/vec4 v0x27a85d0_0;
    %or;
    %load/vec4 v0x27a8770_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_6.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %load/vec4 v0x27a8770_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27a8770_0, 0, 24;
    %load/vec4 v0x27a8770_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_6.36, 4;
    %load/vec4 v0x27a8690_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27a8690_0, 0, 10;
T_6.36 ;
T_6.33 ;
T_6.32 ;
T_6.30 ;
    %load/vec4 v0x27a8770_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8470_0, 4, 23;
    %load/vec4 v0x27a8690_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8470_0, 4, 8;
    %load/vec4 v0x27a8850_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8470_0, 4, 1;
    %load/vec4 v0x27a8690_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.40, 4;
    %load/vec4 v0x27a8770_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8470_0, 4, 8;
T_6.38 ;
    %load/vec4 v0x27a8690_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8470_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8470_0, 4, 8;
    %load/vec4 v0x27a8850_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8470_0, 4, 1;
T_6.41 ;
T_6.19 ;
T_6.16 ;
T_6.11 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x27a3bb0;
T_7 ;
Ewait_2 .event/or E_0x2793810, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a7150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a7310_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27a6370_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27a69f0_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27a74b0_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a6ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a6d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a7230_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a7090_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a73d0_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27a6fb0_0, 0, 25;
    %load/vec4 v0x27a6450_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.2, 8;
    %load/vec4 v0x27a6ad0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27a61f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.5, 9;
    %load/vec4 v0x27a6850_0;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v0x27a6510_0;
    %load/vec4 v0x27a6b90_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x27a6510_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x27a61f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x27a6510_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x27a6850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x27a6b90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x27a65d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v0x27a6c50_0;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x27a6510_0;
    %load/vec4 v0x27a6b90_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x27a65d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x27a6690_0;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x27a6c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %load/vec4 v0x27a6010_0;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x27a6110_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27a6290_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.20, 8;
T_7.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27a6290_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.20, 8;
 ; End of false expr.
    %blend;
T_7.20;
    %store/vec4 v0x27a6370_0, 0, 24;
    %load/vec4 v0x27a6770_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27a6910_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27a6910_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v0x27a69f0_0, 0, 24;
    %load/vec4 v0x27a6770_0;
    %load/vec4 v0x27a6110_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.23, 5;
    %load/vec4 v0x27a6110_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27a6ed0_0, 0, 32;
    %load/vec4 v0x27a6110_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27a6770_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27a6d10_0, 0, 32;
    %load/vec4 v0x27a69f0_0;
    %load/vec4 v0x27a6d10_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27a69f0_0, 0, 24;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v0x27a6770_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27a6ed0_0, 0, 32;
    %load/vec4 v0x27a6770_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27a6110_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27a6d10_0, 0, 32;
    %load/vec4 v0x27a6370_0;
    %load/vec4 v0x27a6d10_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27a6370_0, 0, 24;
T_7.24 ;
    %load/vec4 v0x27a6510_0;
    %load/vec4 v0x27a6b90_0;
    %cmp/e;
    %jmp/0xz  T_7.25, 4;
    %load/vec4 v0x27a6370_0;
    %pad/u 25;
    %load/vec4 v0x27a69f0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27a74b0_0, 0, 25;
    %load/vec4 v0x27a6510_0;
    %store/vec4 v0x27a7310_0, 0, 1;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0x27a69f0_0;
    %load/vec4 v0x27a6370_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.27, 5;
    %load/vec4 v0x27a6370_0;
    %pad/u 25;
    %load/vec4 v0x27a69f0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27a74b0_0, 0, 25;
    %load/vec4 v0x27a6510_0;
    %store/vec4 v0x27a7310_0, 0, 1;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0x27a69f0_0;
    %pad/u 25;
    %load/vec4 v0x27a6370_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27a74b0_0, 0, 25;
    %load/vec4 v0x27a6b90_0;
    %store/vec4 v0x27a7310_0, 0, 1;
T_7.28 ;
T_7.26 ;
    %load/vec4 v0x27a6ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.29, 4;
    %load/vec4 v0x27a74b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v0x27a74b0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %load/vec4 v0x27a7310_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27a74b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0x27a7310_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27a74b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a7150_0, 0, 32;
T_7.34 ;
T_7.32 ;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x27a6ed0_0;
    %store/vec4 v0x27a7230_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a7090_0, 0, 1;
    %load/vec4 v0x27a74b0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.35, 8;
    %load/vec4 v0x27a74b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27a74b0_0, 0, 25;
    %load/vec4 v0x27a7230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27a7230_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27a7090_0, 0, 1;
    %jmp T_7.36;
T_7.35 ;
    %load/vec4 v0x27a74b0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27a7090_0, 0, 1;
T_7.37 ;
T_7.36 ;
    %load/vec4 v0x27a7090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27a6df0_0, 0, 32;
T_7.41 ;
    %load/vec4 v0x27a6df0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_7.42, 5;
    %load/vec4 v0x27a74b0_0;
    %load/vec4 v0x27a6df0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.45, 9;
    %load/vec4 v0x27a7090_0;
    %nor/r;
    %and;
T_7.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.43, 8;
    %load/vec4 v0x27a74b0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27a6df0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27a74b0_0, 0, 25;
    %load/vec4 v0x27a7230_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27a6df0_0;
    %sub;
    %sub;
    %store/vec4 v0x27a7230_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27a7090_0, 0, 1;
T_7.43 ;
    %load/vec4 v0x27a6df0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27a6df0_0, 0, 32;
    %jmp T_7.41;
T_7.42 ;
T_7.39 ;
    %load/vec4 v0x27a74b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v0x27a7230_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.48, 5;
    %load/vec4 v0x27a7310_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.49;
T_7.48 ;
    %load/vec4 v0x27a7230_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27a7230_0;
    %sub;
    %store/vec4 v0x27a73d0_0, 0, 32;
    %load/vec4 v0x27a73d0_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.52, 5;
    %load/vec4 v0x27a7310_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27a7150_0, 0, 32;
    %jmp T_7.53;
T_7.52 ;
    %load/vec4 v0x27a74b0_0;
    %load/vec4 v0x27a73d0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27a6fb0_0, 0, 25;
    %load/vec4 v0x27a7310_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27a6fb0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a7150_0, 0, 32;
T_7.53 ;
    %jmp T_7.51;
T_7.50 ;
    %load/vec4 v0x27a7310_0;
    %load/vec4 v0x27a7230_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27a74b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27a7150_0, 0, 32;
T_7.51 ;
T_7.49 ;
T_7.47 ;
T_7.30 ;
T_7.18 ;
T_7.16 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x27a33d0;
T_8 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27a9600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a8ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a9070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a9520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a93a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a9260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a96a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a9870_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x27a8cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a8ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a9070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a9520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a93a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a9260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a96a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a9870_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x27a9300_0;
    %assign/vec4 v0x27a93a0_0, 0;
    %load/vec4 v0x27a91c0_0;
    %assign/vec4 v0x27a9260_0, 0;
    %load/vec4 v0x27a8c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x27a9440_0;
    %assign/vec4 v0x27a9870_0, 0;
    %load/vec4 v0x27a9440_0;
    %assign/vec4 v0x27a9520_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a9520_0, 0;
T_8.5 ;
    %load/vec4 v0x27a91c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x27a8c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x27a9440_0;
    %assign/vec4 v0x27a96a0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x27a9870_0;
    %assign/vec4 v0x27a96a0_0, 0;
T_8.9 ;
T_8.6 ;
    %load/vec4 v0x27a9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x27a8dc0_0;
    %assign/vec4 v0x27a8ed0_0, 0;
    %load/vec4 v0x27a8a30_0;
    %assign/vec4 v0x27a9070_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27a93a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27a9070_0, 0;
T_8.11 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x27ade30;
T_9 ;
    %wait E_0x27ae2e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27aec90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27af070_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27aeeb0_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27aebb0_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27aef90_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27aeaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27aed50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27aedf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27ae3c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ae590_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27ae740_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ae950_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27ae3c0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27ae4d0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27ae740_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27ae870_0, 0, 10;
    %load/vec4 v0x27ae3c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27ae680_0, 0, 1;
    %load/vec4 v0x27ae740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27aea30_0, 0, 1;
    %load/vec4 v0x27ae4d0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.3, 4;
    %load/vec4 v0x27ae590_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.3;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v0x27ae870_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.4, 4;
    %load/vec4 v0x27ae950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27aec90_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x27ae4d0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %load/vec4 v0x27ae870_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.9, 4;
    %load/vec4 v0x27ae950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27aec90_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x27ae680_0;
    %load/vec4 v0x27aea30_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27aec90_0, 0, 32;
T_9.8 ;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x27ae870_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x27ae4d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.14, 4;
    %load/vec4 v0x27ae590_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27aec90_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x27ae680_0;
    %load/vec4 v0x27aea30_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27aec90_0, 0, 32;
T_9.13 ;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x27ae4d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.17, 4;
    %load/vec4 v0x27ae590_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v0x27ae680_0;
    %load/vec4 v0x27aea30_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27aec90_0, 0, 32;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x27ae870_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.20, 4;
    %load/vec4 v0x27ae950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %load/vec4 v0x27ae680_0;
    %load/vec4 v0x27aea30_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27aec90_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x27ae4d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27ae4d0_0, 0, 10;
    %jmp T_9.22;
T_9.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ae590_0, 4, 1;
T_9.22 ;
    %load/vec4 v0x27ae870_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27ae870_0, 0, 10;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ae950_0, 4, 1;
T_9.24 ;
    %load/vec4 v0x27ae590_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %load/vec4 v0x27ae590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27ae590_0, 0, 24;
    %load/vec4 v0x27ae4d0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27ae4d0_0, 0, 10;
T_9.25 ;
    %load/vec4 v0x27ae950_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %load/vec4 v0x27ae950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27ae950_0, 0, 24;
    %load/vec4 v0x27ae870_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27ae870_0, 0, 10;
T_9.27 ;
    %load/vec4 v0x27ae680_0;
    %load/vec4 v0x27aea30_0;
    %xor;
    %store/vec4 v0x27af070_0, 0, 1;
    %load/vec4 v0x27ae4d0_0;
    %load/vec4 v0x27ae870_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27aeeb0_0, 0, 10;
    %load/vec4 v0x27ae590_0;
    %pad/u 50;
    %load/vec4 v0x27ae950_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27aebb0_0, 0, 50;
    %load/vec4 v0x27aebb0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27aef90_0, 0, 24;
    %load/vec4 v0x27aebb0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27aeaf0_0, 0, 1;
    %load/vec4 v0x27aebb0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27aed50_0, 0, 1;
    %load/vec4 v0x27aebb0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27aedf0_0, 0, 1;
    %load/vec4 v0x27aeeb0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_9.29, 5;
    %load/vec4 v0x27aeeb0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27aeeb0_0;
    %sub;
    %add;
    %store/vec4 v0x27aeeb0_0, 0, 10;
    %load/vec4 v0x27aef90_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27aeeb0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27aef90_0, 0, 24;
    %load/vec4 v0x27aef90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27aeaf0_0, 0, 1;
    %load/vec4 v0x27aeaf0_0;
    %store/vec4 v0x27aed50_0, 0, 1;
    %load/vec4 v0x27aedf0_0;
    %load/vec4 v0x27aed50_0;
    %or;
    %store/vec4 v0x27aedf0_0, 0, 1;
    %jmp T_9.30;
T_9.29 ;
    %load/vec4 v0x27aef90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.31, 4;
    %load/vec4 v0x27aeeb0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27aeeb0_0, 0, 10;
    %load/vec4 v0x27aef90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27aef90_0, 0, 24;
    %load/vec4 v0x27aeaf0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aef90_0, 4, 1;
    %load/vec4 v0x27aed50_0;
    %store/vec4 v0x27aeaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27aed50_0, 0, 1;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v0x27aeaf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.35, 9;
    %load/vec4 v0x27aed50_0;
    %load/vec4 v0x27aedf0_0;
    %or;
    %load/vec4 v0x27aef90_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_9.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %load/vec4 v0x27aef90_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27aef90_0, 0, 24;
    %load/vec4 v0x27aef90_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_9.36, 4;
    %load/vec4 v0x27aeeb0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27aeeb0_0, 0, 10;
T_9.36 ;
T_9.33 ;
T_9.32 ;
T_9.30 ;
    %load/vec4 v0x27aef90_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aec90_0, 4, 23;
    %load/vec4 v0x27aeeb0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aec90_0, 4, 8;
    %load/vec4 v0x27af070_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aec90_0, 4, 1;
    %load/vec4 v0x27aeeb0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.40, 4;
    %load/vec4 v0x27aef90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aec90_0, 4, 8;
T_9.38 ;
    %load/vec4 v0x27aeeb0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aec90_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aec90_0, 4, 8;
    %load/vec4 v0x27af070_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27aec90_0, 4, 1;
T_9.41 ;
T_9.19 ;
T_9.16 ;
T_9.11 ;
T_9.6 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x27aa390;
T_10 ;
Ewait_3 .event/or E_0x27aa590, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ad970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27adb30_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27acb90_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27ad210_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27adcd0_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ad6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ad530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ada50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ad8b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27adbf0_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27ad7d0_0, 0, 25;
    %load/vec4 v0x27acc70_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.2, 8;
    %load/vec4 v0x27ad2f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.2;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x27aca10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0x27ad070_0;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %load/vec4 v0x27acd30_0;
    %load/vec4 v0x27ad3b0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.6, 8;
    %load/vec4 v0x27acd30_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x27aca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x27acd30_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x27ad070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x27ad3b0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x27acdf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.14, 9;
    %load/vec4 v0x27ad470_0;
    %and;
T_10.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x27acd30_0;
    %load/vec4 v0x27ad3b0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x27acdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %load/vec4 v0x27aceb0_0;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x27ad470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %load/vec4 v0x27ac830_0;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v0x27ac930_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27acab0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27acab0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0x27acb90_0, 0, 24;
    %load/vec4 v0x27acf90_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27ad130_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.22, 8;
T_10.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27ad130_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_10.22, 8;
 ; End of false expr.
    %blend;
T_10.22;
    %store/vec4 v0x27ad210_0, 0, 24;
    %load/vec4 v0x27acf90_0;
    %load/vec4 v0x27ac930_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.23, 5;
    %load/vec4 v0x27ac930_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27ad6f0_0, 0, 32;
    %load/vec4 v0x27ac930_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27acf90_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27ad530_0, 0, 32;
    %load/vec4 v0x27ad210_0;
    %load/vec4 v0x27ad530_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27ad210_0, 0, 24;
    %jmp T_10.24;
T_10.23 ;
    %load/vec4 v0x27acf90_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27ad6f0_0, 0, 32;
    %load/vec4 v0x27acf90_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27ac930_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27ad530_0, 0, 32;
    %load/vec4 v0x27acb90_0;
    %load/vec4 v0x27ad530_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27acb90_0, 0, 24;
T_10.24 ;
    %load/vec4 v0x27acd30_0;
    %load/vec4 v0x27ad3b0_0;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %load/vec4 v0x27acb90_0;
    %pad/u 25;
    %load/vec4 v0x27ad210_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27adcd0_0, 0, 25;
    %load/vec4 v0x27acd30_0;
    %store/vec4 v0x27adb30_0, 0, 1;
    %jmp T_10.26;
T_10.25 ;
    %load/vec4 v0x27ad210_0;
    %load/vec4 v0x27acb90_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.27, 5;
    %load/vec4 v0x27acb90_0;
    %pad/u 25;
    %load/vec4 v0x27ad210_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27adcd0_0, 0, 25;
    %load/vec4 v0x27acd30_0;
    %store/vec4 v0x27adb30_0, 0, 1;
    %jmp T_10.28;
T_10.27 ;
    %load/vec4 v0x27ad210_0;
    %pad/u 25;
    %load/vec4 v0x27acb90_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27adcd0_0, 0, 25;
    %load/vec4 v0x27ad3b0_0;
    %store/vec4 v0x27adb30_0, 0, 1;
T_10.28 ;
T_10.26 ;
    %load/vec4 v0x27ad6f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0x27adcd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %load/vec4 v0x27adcd0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.33, 8;
    %load/vec4 v0x27adb30_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27adcd0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.34;
T_10.33 ;
    %load/vec4 v0x27adb30_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27adcd0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ad970_0, 0, 32;
T_10.34 ;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %load/vec4 v0x27ad6f0_0;
    %store/vec4 v0x27ada50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ad8b0_0, 0, 1;
    %load/vec4 v0x27adcd0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.35, 8;
    %load/vec4 v0x27adcd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27adcd0_0, 0, 25;
    %load/vec4 v0x27ada50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27ada50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ad8b0_0, 0, 1;
    %jmp T_10.36;
T_10.35 ;
    %load/vec4 v0x27adcd0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ad8b0_0, 0, 1;
T_10.37 ;
T_10.36 ;
    %load/vec4 v0x27ad8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27ad610_0, 0, 32;
T_10.41 ;
    %load/vec4 v0x27ad610_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_10.42, 5;
    %load/vec4 v0x27adcd0_0;
    %load/vec4 v0x27ad610_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.45, 9;
    %load/vec4 v0x27ad8b0_0;
    %nor/r;
    %and;
T_10.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.43, 8;
    %load/vec4 v0x27adcd0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27ad610_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27adcd0_0, 0, 25;
    %load/vec4 v0x27ada50_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27ad610_0;
    %sub;
    %sub;
    %store/vec4 v0x27ada50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ad8b0_0, 0, 1;
T_10.43 ;
    %load/vec4 v0x27ad610_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27ad610_0, 0, 32;
    %jmp T_10.41;
T_10.42 ;
T_10.39 ;
    %load/vec4 v0x27adcd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.47;
T_10.46 ;
    %load/vec4 v0x27ada50_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.48, 5;
    %load/vec4 v0x27adb30_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.49;
T_10.48 ;
    %load/vec4 v0x27ada50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27ada50_0;
    %sub;
    %store/vec4 v0x27adbf0_0, 0, 32;
    %load/vec4 v0x27adbf0_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.52, 5;
    %load/vec4 v0x27adb30_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ad970_0, 0, 32;
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v0x27adcd0_0;
    %load/vec4 v0x27adbf0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27ad7d0_0, 0, 25;
    %load/vec4 v0x27adb30_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27ad7d0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ad970_0, 0, 32;
T_10.53 ;
    %jmp T_10.51;
T_10.50 ;
    %load/vec4 v0x27adb30_0;
    %load/vec4 v0x27ada50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27adcd0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ad970_0, 0, 32;
T_10.51 ;
T_10.49 ;
T_10.47 ;
T_10.30 ;
T_10.18 ;
T_10.16 ;
T_10.13 ;
T_10.11 ;
T_10.9 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x27a9b70;
T_11 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27afe00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27afd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27afba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27afa60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27afea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b00a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x27af4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27afd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27afba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27afa60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27afea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b00a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x27afb00_0;
    %assign/vec4 v0x27afba0_0, 0;
    %load/vec4 v0x27af9c0_0;
    %assign/vec4 v0x27afa60_0, 0;
    %load/vec4 v0x27af410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x27afc40_0;
    %assign/vec4 v0x27b00a0_0, 0;
    %load/vec4 v0x27afc40_0;
    %assign/vec4 v0x27afd20_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27afd20_0, 0;
T_11.5 ;
    %load/vec4 v0x27af9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x27af410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x27afc40_0;
    %assign/vec4 v0x27afea0_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x27b00a0_0;
    %assign/vec4 v0x27afea0_0, 0;
T_11.9 ;
T_11.6 ;
    %load/vec4 v0x27afb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x27af5c0_0;
    %assign/vec4 v0x27af6d0_0, 0;
    %load/vec4 v0x27af250_0;
    %assign/vec4 v0x27af870_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27afba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af870_0, 0;
T_11.11 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x27b45f0;
T_12 ;
    %wait E_0x27b4ad0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27b5490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b5870_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27b56b0_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27b53b0_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27b5790_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b52f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b5550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b55f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27b4bb0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27b4d90_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27b4f40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27b5150_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27b4bb0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27b4cb0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27b4f40_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27b5070_0, 0, 10;
    %load/vec4 v0x27b4bb0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27b4e80_0, 0, 1;
    %load/vec4 v0x27b4f40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27b5230_0, 0, 1;
    %load/vec4 v0x27b4cb0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.3, 4;
    %load/vec4 v0x27b4d90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 8;
    %jmp/1 T_12.2, 8;
    %load/vec4 v0x27b5070_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.4, 4;
    %load/vec4 v0x27b5150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.2;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27b5490_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x27b4cb0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_12.5, 4;
    %load/vec4 v0x27b5070_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.9, 4;
    %load/vec4 v0x27b5150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27b5490_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x27b4e80_0;
    %load/vec4 v0x27b5230_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27b5490_0, 0, 32;
T_12.8 ;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x27b5070_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x27b4cb0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.14, 4;
    %load/vec4 v0x27b4d90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27b5490_0, 0, 32;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x27b4e80_0;
    %load/vec4 v0x27b5230_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27b5490_0, 0, 32;
T_12.13 ;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x27b4cb0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.17, 4;
    %load/vec4 v0x27b4d90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v0x27b4e80_0;
    %load/vec4 v0x27b5230_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27b5490_0, 0, 32;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0x27b5070_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.20, 4;
    %load/vec4 v0x27b5150_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0x27b4e80_0;
    %load/vec4 v0x27b5230_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27b5490_0, 0, 32;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x27b4cb0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27b4cb0_0, 0, 10;
    %jmp T_12.22;
T_12.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b4d90_0, 4, 1;
T_12.22 ;
    %load/vec4 v0x27b5070_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_12.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27b5070_0, 0, 10;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b5150_0, 4, 1;
T_12.24 ;
    %load/vec4 v0x27b4d90_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.25, 8;
    %load/vec4 v0x27b4d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27b4d90_0, 0, 24;
    %load/vec4 v0x27b4cb0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27b4cb0_0, 0, 10;
T_12.25 ;
    %load/vec4 v0x27b5150_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.27, 8;
    %load/vec4 v0x27b5150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27b5150_0, 0, 24;
    %load/vec4 v0x27b5070_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27b5070_0, 0, 10;
T_12.27 ;
    %load/vec4 v0x27b4e80_0;
    %load/vec4 v0x27b5230_0;
    %xor;
    %store/vec4 v0x27b5870_0, 0, 1;
    %load/vec4 v0x27b4cb0_0;
    %load/vec4 v0x27b5070_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27b56b0_0, 0, 10;
    %load/vec4 v0x27b4d90_0;
    %pad/u 50;
    %load/vec4 v0x27b5150_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27b53b0_0, 0, 50;
    %load/vec4 v0x27b53b0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27b5790_0, 0, 24;
    %load/vec4 v0x27b53b0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27b52f0_0, 0, 1;
    %load/vec4 v0x27b53b0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27b5550_0, 0, 1;
    %load/vec4 v0x27b53b0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27b55f0_0, 0, 1;
    %load/vec4 v0x27b56b0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_12.29, 5;
    %load/vec4 v0x27b56b0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27b56b0_0;
    %sub;
    %add;
    %store/vec4 v0x27b56b0_0, 0, 10;
    %load/vec4 v0x27b5790_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27b56b0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27b5790_0, 0, 24;
    %load/vec4 v0x27b5790_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27b52f0_0, 0, 1;
    %load/vec4 v0x27b52f0_0;
    %store/vec4 v0x27b5550_0, 0, 1;
    %load/vec4 v0x27b55f0_0;
    %load/vec4 v0x27b5550_0;
    %or;
    %store/vec4 v0x27b55f0_0, 0, 1;
    %jmp T_12.30;
T_12.29 ;
    %load/vec4 v0x27b5790_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0x27b56b0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27b56b0_0, 0, 10;
    %load/vec4 v0x27b5790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27b5790_0, 0, 24;
    %load/vec4 v0x27b52f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b5790_0, 4, 1;
    %load/vec4 v0x27b5550_0;
    %store/vec4 v0x27b52f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b5550_0, 0, 1;
    %jmp T_12.32;
T_12.31 ;
    %load/vec4 v0x27b52f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.35, 9;
    %load/vec4 v0x27b5550_0;
    %load/vec4 v0x27b55f0_0;
    %or;
    %load/vec4 v0x27b5790_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_12.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.33, 8;
    %load/vec4 v0x27b5790_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27b5790_0, 0, 24;
    %load/vec4 v0x27b5790_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_12.36, 4;
    %load/vec4 v0x27b56b0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27b56b0_0, 0, 10;
T_12.36 ;
T_12.33 ;
T_12.32 ;
T_12.30 ;
    %load/vec4 v0x27b5790_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b5490_0, 4, 23;
    %load/vec4 v0x27b56b0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b5490_0, 4, 8;
    %load/vec4 v0x27b5870_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b5490_0, 4, 1;
    %load/vec4 v0x27b56b0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.40, 4;
    %load/vec4 v0x27b5790_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b5490_0, 4, 8;
T_12.38 ;
    %load/vec4 v0x27b56b0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_12.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b5490_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b5490_0, 4, 8;
    %load/vec4 v0x27b5870_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b5490_0, 4, 1;
T_12.41 ;
T_12.19 ;
T_12.16 ;
T_12.11 ;
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x27b0b90;
T_13 ;
Ewait_4 .event/or E_0x27b0d90, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27b4130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b42f0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27b3390_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27b39d0_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27b4490_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27b3eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27b3cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27b4210_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b4070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27b43b0_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27b3f90_0, 0, 25;
    %load/vec4 v0x27b3470_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x27b3ab0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x27b3210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.5, 9;
    %load/vec4 v0x27b3830_0;
    %and;
T_13.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.3, 8;
    %load/vec4 v0x27b3530_0;
    %load/vec4 v0x27b3b70_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_13.6, 8;
    %load/vec4 v0x27b3530_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x27b3210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x27b3530_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x27b3830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x27b3b70_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x27b35f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.14, 9;
    %load/vec4 v0x27b3c30_0;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x27b3530_0;
    %load/vec4 v0x27b3b70_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x27b35f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0x27b36b0_0;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x27b3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %load/vec4 v0x27b3030_0;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x27b3130_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27b32b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.20, 8;
T_13.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27b32b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.20, 8;
 ; End of false expr.
    %blend;
T_13.20;
    %store/vec4 v0x27b3390_0, 0, 24;
    %load/vec4 v0x27b3770_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27b38f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.22, 8;
T_13.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27b38f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.22, 8;
 ; End of false expr.
    %blend;
T_13.22;
    %store/vec4 v0x27b39d0_0, 0, 24;
    %load/vec4 v0x27b3770_0;
    %load/vec4 v0x27b3130_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.23, 5;
    %load/vec4 v0x27b3130_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27b3eb0_0, 0, 32;
    %load/vec4 v0x27b3130_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27b3770_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27b3cf0_0, 0, 32;
    %load/vec4 v0x27b39d0_0;
    %load/vec4 v0x27b3cf0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27b39d0_0, 0, 24;
    %jmp T_13.24;
T_13.23 ;
    %load/vec4 v0x27b3770_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27b3eb0_0, 0, 32;
    %load/vec4 v0x27b3770_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27b3130_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27b3cf0_0, 0, 32;
    %load/vec4 v0x27b3390_0;
    %load/vec4 v0x27b3cf0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27b3390_0, 0, 24;
T_13.24 ;
    %load/vec4 v0x27b3530_0;
    %load/vec4 v0x27b3b70_0;
    %cmp/e;
    %jmp/0xz  T_13.25, 4;
    %load/vec4 v0x27b3390_0;
    %pad/u 25;
    %load/vec4 v0x27b39d0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27b4490_0, 0, 25;
    %load/vec4 v0x27b3530_0;
    %store/vec4 v0x27b42f0_0, 0, 1;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x27b39d0_0;
    %load/vec4 v0x27b3390_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.27, 5;
    %load/vec4 v0x27b3390_0;
    %pad/u 25;
    %load/vec4 v0x27b39d0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27b4490_0, 0, 25;
    %load/vec4 v0x27b3530_0;
    %store/vec4 v0x27b42f0_0, 0, 1;
    %jmp T_13.28;
T_13.27 ;
    %load/vec4 v0x27b39d0_0;
    %pad/u 25;
    %load/vec4 v0x27b3390_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27b4490_0, 0, 25;
    %load/vec4 v0x27b3b70_0;
    %store/vec4 v0x27b42f0_0, 0, 1;
T_13.28 ;
T_13.26 ;
    %load/vec4 v0x27b3eb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.29, 4;
    %load/vec4 v0x27b4490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.32;
T_13.31 ;
    %load/vec4 v0x27b4490_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.33, 8;
    %load/vec4 v0x27b42f0_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27b4490_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.34;
T_13.33 ;
    %load/vec4 v0x27b42f0_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27b4490_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27b4130_0, 0, 32;
T_13.34 ;
T_13.32 ;
    %jmp T_13.30;
T_13.29 ;
    %load/vec4 v0x27b3eb0_0;
    %store/vec4 v0x27b4210_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b4070_0, 0, 1;
    %load/vec4 v0x27b4490_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.35, 8;
    %load/vec4 v0x27b4490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27b4490_0, 0, 25;
    %load/vec4 v0x27b4210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27b4210_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b4070_0, 0, 1;
    %jmp T_13.36;
T_13.35 ;
    %load/vec4 v0x27b4490_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b4070_0, 0, 1;
T_13.37 ;
T_13.36 ;
    %load/vec4 v0x27b4070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27b3dd0_0, 0, 32;
T_13.41 ;
    %load/vec4 v0x27b3dd0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_13.42, 5;
    %load/vec4 v0x27b4490_0;
    %load/vec4 v0x27b3dd0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.45, 9;
    %load/vec4 v0x27b4070_0;
    %nor/r;
    %and;
T_13.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.43, 8;
    %load/vec4 v0x27b4490_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27b3dd0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27b4490_0, 0, 25;
    %load/vec4 v0x27b4210_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27b3dd0_0;
    %sub;
    %sub;
    %store/vec4 v0x27b4210_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b4070_0, 0, 1;
T_13.43 ;
    %load/vec4 v0x27b3dd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27b3dd0_0, 0, 32;
    %jmp T_13.41;
T_13.42 ;
T_13.39 ;
    %load/vec4 v0x27b4490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.47;
T_13.46 ;
    %load/vec4 v0x27b4210_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.48, 5;
    %load/vec4 v0x27b42f0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.49;
T_13.48 ;
    %load/vec4 v0x27b4210_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27b4210_0;
    %sub;
    %store/vec4 v0x27b43b0_0, 0, 32;
    %load/vec4 v0x27b43b0_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.52, 5;
    %load/vec4 v0x27b42f0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27b4130_0, 0, 32;
    %jmp T_13.53;
T_13.52 ;
    %load/vec4 v0x27b4490_0;
    %load/vec4 v0x27b43b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27b3f90_0, 0, 25;
    %load/vec4 v0x27b42f0_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27b3f90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27b4130_0, 0, 32;
T_13.53 ;
    %jmp T_13.51;
T_13.50 ;
    %load/vec4 v0x27b42f0_0;
    %load/vec4 v0x27b4210_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27b4490_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27b4130_0, 0, 32;
T_13.51 ;
T_13.49 ;
T_13.47 ;
T_13.30 ;
T_13.18 ;
T_13.16 ;
T_13.13 ;
T_13.11 ;
T_13.9 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x27b03a0;
T_14 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27b6620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b5e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b6050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b6560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b63e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b6260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b6750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b6920_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x27b5d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b5e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b6050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b6560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b63e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b6260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b6750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b6920_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x27b6320_0;
    %assign/vec4 v0x27b63e0_0, 0;
    %load/vec4 v0x27b61c0_0;
    %assign/vec4 v0x27b6260_0, 0;
    %load/vec4 v0x27b5ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x27b64a0_0;
    %assign/vec4 v0x27b6920_0, 0;
    %load/vec4 v0x27b64a0_0;
    %assign/vec4 v0x27b6560_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b6560_0, 0;
T_14.5 ;
    %load/vec4 v0x27b61c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x27b5ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x27b64a0_0;
    %assign/vec4 v0x27b6750_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x27b6920_0;
    %assign/vec4 v0x27b6750_0, 0;
T_14.9 ;
T_14.6 ;
    %load/vec4 v0x27b6320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0x27b5de0_0;
    %assign/vec4 v0x27b5e80_0, 0;
    %load/vec4 v0x27b5ae0_0;
    %assign/vec4 v0x27b6050_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27b63e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27b6050_0, 0;
T_14.11 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x27bae50;
T_15 ;
    %wait E_0x27bb330;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27bbce0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bc0c0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27bbf00_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27bbc00_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27bbfe0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bbb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bbda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bbe40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27bb410_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27bb5e0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27bb790_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27bb9a0_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27bb410_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27bb520_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27bb790_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27bb8c0_0, 0, 10;
    %load/vec4 v0x27bb410_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27bb6d0_0, 0, 1;
    %load/vec4 v0x27bb790_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27bba80_0, 0, 1;
    %load/vec4 v0x27bb520_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.3, 4;
    %load/vec4 v0x27bb5e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.3;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v0x27bb8c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.4, 4;
    %load/vec4 v0x27bb9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27bbce0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x27bb520_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_15.5, 4;
    %load/vec4 v0x27bb8c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.9, 4;
    %load/vec4 v0x27bb9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27bbce0_0, 0, 32;
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0x27bb6d0_0;
    %load/vec4 v0x27bba80_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27bbce0_0, 0, 32;
T_15.8 ;
    %jmp T_15.6;
T_15.5 ;
    %load/vec4 v0x27bb8c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x27bb520_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.14, 4;
    %load/vec4 v0x27bb5e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27bbce0_0, 0, 32;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x27bb6d0_0;
    %load/vec4 v0x27bba80_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27bbce0_0, 0, 32;
T_15.13 ;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x27bb520_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.17, 4;
    %load/vec4 v0x27bb5e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %load/vec4 v0x27bb6d0_0;
    %load/vec4 v0x27bba80_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27bbce0_0, 0, 32;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0x27bb8c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.20, 4;
    %load/vec4 v0x27bb9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %load/vec4 v0x27bb6d0_0;
    %load/vec4 v0x27bba80_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27bbce0_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x27bb520_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_15.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27bb520_0, 0, 10;
    %jmp T_15.22;
T_15.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bb5e0_0, 4, 1;
T_15.22 ;
    %load/vec4 v0x27bb8c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_15.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27bb8c0_0, 0, 10;
    %jmp T_15.24;
T_15.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bb9a0_0, 4, 1;
T_15.24 ;
    %load/vec4 v0x27bb5e0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.25, 8;
    %load/vec4 v0x27bb5e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27bb5e0_0, 0, 24;
    %load/vec4 v0x27bb520_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27bb520_0, 0, 10;
T_15.25 ;
    %load/vec4 v0x27bb9a0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.27, 8;
    %load/vec4 v0x27bb9a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27bb9a0_0, 0, 24;
    %load/vec4 v0x27bb8c0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27bb8c0_0, 0, 10;
T_15.27 ;
    %load/vec4 v0x27bb6d0_0;
    %load/vec4 v0x27bba80_0;
    %xor;
    %store/vec4 v0x27bc0c0_0, 0, 1;
    %load/vec4 v0x27bb520_0;
    %load/vec4 v0x27bb8c0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27bbf00_0, 0, 10;
    %load/vec4 v0x27bb5e0_0;
    %pad/u 50;
    %load/vec4 v0x27bb9a0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27bbc00_0, 0, 50;
    %load/vec4 v0x27bbc00_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27bbfe0_0, 0, 24;
    %load/vec4 v0x27bbc00_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27bbb40_0, 0, 1;
    %load/vec4 v0x27bbc00_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27bbda0_0, 0, 1;
    %load/vec4 v0x27bbc00_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27bbe40_0, 0, 1;
    %load/vec4 v0x27bbf00_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_15.29, 5;
    %load/vec4 v0x27bbf00_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27bbf00_0;
    %sub;
    %add;
    %store/vec4 v0x27bbf00_0, 0, 10;
    %load/vec4 v0x27bbfe0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27bbf00_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27bbfe0_0, 0, 24;
    %load/vec4 v0x27bbfe0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27bbb40_0, 0, 1;
    %load/vec4 v0x27bbb40_0;
    %store/vec4 v0x27bbda0_0, 0, 1;
    %load/vec4 v0x27bbe40_0;
    %load/vec4 v0x27bbda0_0;
    %or;
    %store/vec4 v0x27bbe40_0, 0, 1;
    %jmp T_15.30;
T_15.29 ;
    %load/vec4 v0x27bbfe0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.31, 4;
    %load/vec4 v0x27bbf00_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27bbf00_0, 0, 10;
    %load/vec4 v0x27bbfe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27bbfe0_0, 0, 24;
    %load/vec4 v0x27bbb40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bbfe0_0, 4, 1;
    %load/vec4 v0x27bbda0_0;
    %store/vec4 v0x27bbb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bbda0_0, 0, 1;
    %jmp T_15.32;
T_15.31 ;
    %load/vec4 v0x27bbb40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.35, 9;
    %load/vec4 v0x27bbda0_0;
    %load/vec4 v0x27bbe40_0;
    %or;
    %load/vec4 v0x27bbfe0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_15.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.33, 8;
    %load/vec4 v0x27bbfe0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27bbfe0_0, 0, 24;
    %load/vec4 v0x27bbfe0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_15.36, 4;
    %load/vec4 v0x27bbf00_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27bbf00_0, 0, 10;
T_15.36 ;
T_15.33 ;
T_15.32 ;
T_15.30 ;
    %load/vec4 v0x27bbfe0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bbce0_0, 4, 23;
    %load/vec4 v0x27bbf00_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bbce0_0, 4, 8;
    %load/vec4 v0x27bc0c0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bbce0_0, 4, 1;
    %load/vec4 v0x27bbf00_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.40, 4;
    %load/vec4 v0x27bbfe0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bbce0_0, 4, 8;
T_15.38 ;
    %load/vec4 v0x27bbf00_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bbce0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bbce0_0, 4, 8;
    %load/vec4 v0x27bc0c0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27bbce0_0, 4, 1;
T_15.41 ;
T_15.19 ;
T_15.16 ;
T_15.11 ;
T_15.6 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x27b73f0;
T_16 ;
Ewait_5 .event/or E_0x27b75f0, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ba990_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27bab50_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27b9bf0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27ba230_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27bacf0_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ba710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ba550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27baa70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ba8d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27bac10_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27ba7f0_0, 0, 25;
    %load/vec4 v0x27b9cd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x27ba310_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x27b9a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.5, 9;
    %load/vec4 v0x27ba090_0;
    %and;
T_16.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %load/vec4 v0x27b9d90_0;
    %load/vec4 v0x27ba3d0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_16.6, 8;
    %load/vec4 v0x27b9d90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x27b9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x27b9d90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x27ba090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x27ba3d0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x27b9e50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.14, 9;
    %load/vec4 v0x27ba490_0;
    %and;
T_16.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v0x27b9d90_0;
    %load/vec4 v0x27ba3d0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x27b9e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v0x27b9f10_0;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0x27ba490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v0x27b9890_0;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.18;
T_16.17 ;
    %load/vec4 v0x27b9990_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27b9b10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.20, 8;
T_16.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27b9b10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.20, 8;
 ; End of false expr.
    %blend;
T_16.20;
    %store/vec4 v0x27b9bf0_0, 0, 24;
    %load/vec4 v0x27b9fd0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27ba150_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.22, 8;
T_16.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27ba150_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.22, 8;
 ; End of false expr.
    %blend;
T_16.22;
    %store/vec4 v0x27ba230_0, 0, 24;
    %load/vec4 v0x27b9fd0_0;
    %load/vec4 v0x27b9990_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.23, 5;
    %load/vec4 v0x27b9990_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27ba710_0, 0, 32;
    %load/vec4 v0x27b9990_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27b9fd0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27ba550_0, 0, 32;
    %load/vec4 v0x27ba230_0;
    %load/vec4 v0x27ba550_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27ba230_0, 0, 24;
    %jmp T_16.24;
T_16.23 ;
    %load/vec4 v0x27b9fd0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27ba710_0, 0, 32;
    %load/vec4 v0x27b9fd0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27b9990_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27ba550_0, 0, 32;
    %load/vec4 v0x27b9bf0_0;
    %load/vec4 v0x27ba550_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27b9bf0_0, 0, 24;
T_16.24 ;
    %load/vec4 v0x27b9d90_0;
    %load/vec4 v0x27ba3d0_0;
    %cmp/e;
    %jmp/0xz  T_16.25, 4;
    %load/vec4 v0x27b9bf0_0;
    %pad/u 25;
    %load/vec4 v0x27ba230_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27bacf0_0, 0, 25;
    %load/vec4 v0x27b9d90_0;
    %store/vec4 v0x27bab50_0, 0, 1;
    %jmp T_16.26;
T_16.25 ;
    %load/vec4 v0x27ba230_0;
    %load/vec4 v0x27b9bf0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.27, 5;
    %load/vec4 v0x27b9bf0_0;
    %pad/u 25;
    %load/vec4 v0x27ba230_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27bacf0_0, 0, 25;
    %load/vec4 v0x27b9d90_0;
    %store/vec4 v0x27bab50_0, 0, 1;
    %jmp T_16.28;
T_16.27 ;
    %load/vec4 v0x27ba230_0;
    %pad/u 25;
    %load/vec4 v0x27b9bf0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27bacf0_0, 0, 25;
    %load/vec4 v0x27ba3d0_0;
    %store/vec4 v0x27bab50_0, 0, 1;
T_16.28 ;
T_16.26 ;
    %load/vec4 v0x27ba710_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.29, 4;
    %load/vec4 v0x27bacf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.32;
T_16.31 ;
    %load/vec4 v0x27bacf0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.33, 8;
    %load/vec4 v0x27bab50_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27bacf0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.34;
T_16.33 ;
    %load/vec4 v0x27bab50_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27bacf0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ba990_0, 0, 32;
T_16.34 ;
T_16.32 ;
    %jmp T_16.30;
T_16.29 ;
    %load/vec4 v0x27ba710_0;
    %store/vec4 v0x27baa70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ba8d0_0, 0, 1;
    %load/vec4 v0x27bacf0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.35, 8;
    %load/vec4 v0x27bacf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27bacf0_0, 0, 25;
    %load/vec4 v0x27baa70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27baa70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ba8d0_0, 0, 1;
    %jmp T_16.36;
T_16.35 ;
    %load/vec4 v0x27bacf0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ba8d0_0, 0, 1;
T_16.37 ;
T_16.36 ;
    %load/vec4 v0x27ba8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27ba630_0, 0, 32;
T_16.41 ;
    %load/vec4 v0x27ba630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_16.42, 5;
    %load/vec4 v0x27bacf0_0;
    %load/vec4 v0x27ba630_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.45, 9;
    %load/vec4 v0x27ba8d0_0;
    %nor/r;
    %and;
T_16.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.43, 8;
    %load/vec4 v0x27bacf0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27ba630_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27bacf0_0, 0, 25;
    %load/vec4 v0x27baa70_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27ba630_0;
    %sub;
    %sub;
    %store/vec4 v0x27baa70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ba8d0_0, 0, 1;
T_16.43 ;
    %load/vec4 v0x27ba630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27ba630_0, 0, 32;
    %jmp T_16.41;
T_16.42 ;
T_16.39 ;
    %load/vec4 v0x27bacf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.47;
T_16.46 ;
    %load/vec4 v0x27baa70_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.48, 5;
    %load/vec4 v0x27bab50_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.49;
T_16.48 ;
    %load/vec4 v0x27baa70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_16.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27baa70_0;
    %sub;
    %store/vec4 v0x27bac10_0, 0, 32;
    %load/vec4 v0x27bac10_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.52, 5;
    %load/vec4 v0x27bab50_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ba990_0, 0, 32;
    %jmp T_16.53;
T_16.52 ;
    %load/vec4 v0x27bacf0_0;
    %load/vec4 v0x27bac10_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27ba7f0_0, 0, 25;
    %load/vec4 v0x27bab50_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27ba7f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ba990_0, 0, 32;
T_16.53 ;
    %jmp T_16.51;
T_16.50 ;
    %load/vec4 v0x27bab50_0;
    %load/vec4 v0x27baa70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27bacf0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ba990_0, 0, 32;
T_16.51 ;
T_16.49 ;
T_16.47 ;
T_16.30 ;
T_16.18 ;
T_16.16 ;
T_16.13 ;
T_16.11 ;
T_16.9 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x27b6c20;
T_17 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27bce60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bc6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bc8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bcda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bcc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bcae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bcf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bd0d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x27bc500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bc6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bc8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bcda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bcc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bcae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bcf00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bd0d0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x27bcba0_0;
    %assign/vec4 v0x27bcc40_0, 0;
    %load/vec4 v0x27bca40_0;
    %assign/vec4 v0x27bcae0_0, 0;
    %load/vec4 v0x27bc460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x27bcce0_0;
    %assign/vec4 v0x27bd0d0_0, 0;
    %load/vec4 v0x27bcce0_0;
    %assign/vec4 v0x27bcda0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bcda0_0, 0;
T_17.5 ;
    %load/vec4 v0x27bca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x27bc460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x27bcce0_0;
    %assign/vec4 v0x27bcf00_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x27bd0d0_0;
    %assign/vec4 v0x27bcf00_0, 0;
T_17.9 ;
T_17.6 ;
    %load/vec4 v0x27bcba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x27bc5f0_0;
    %assign/vec4 v0x27bc6e0_0, 0;
    %load/vec4 v0x27bc2a0_0;
    %assign/vec4 v0x27bc8d0_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27bcc40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27bc8d0_0, 0;
T_17.11 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x27c1620;
T_18 ;
    %wait E_0x27c1b00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c24b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2890_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27c26d0_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27c23d0_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27c27b0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27c1be0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c1db0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27c1f60_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c2170_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27c1be0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27c1cf0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27c1f60_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27c2090_0, 0, 10;
    %load/vec4 v0x27c1be0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27c1ea0_0, 0, 1;
    %load/vec4 v0x27c1f60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27c2250_0, 0, 1;
    %load/vec4 v0x27c1cf0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.3, 4;
    %load/vec4 v0x27c1db0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %flag_set/vec4 8;
    %jmp/1 T_18.2, 8;
    %load/vec4 v0x27c2090_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.4, 4;
    %load/vec4 v0x27c2170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.2;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27c24b0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x27c1cf0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_18.5, 4;
    %load/vec4 v0x27c2090_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.9, 4;
    %load/vec4 v0x27c2170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27c24b0_0, 0, 32;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x27c1ea0_0;
    %load/vec4 v0x27c2250_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c24b0_0, 0, 32;
T_18.8 ;
    %jmp T_18.6;
T_18.5 ;
    %load/vec4 v0x27c2090_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %load/vec4 v0x27c1cf0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.14, 4;
    %load/vec4 v0x27c1db0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27c24b0_0, 0, 32;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x27c1ea0_0;
    %load/vec4 v0x27c2250_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c24b0_0, 0, 32;
T_18.13 ;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x27c1cf0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.17, 4;
    %load/vec4 v0x27c1db0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %load/vec4 v0x27c1ea0_0;
    %load/vec4 v0x27c2250_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c24b0_0, 0, 32;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x27c2090_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.20, 4;
    %load/vec4 v0x27c2170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %load/vec4 v0x27c1ea0_0;
    %load/vec4 v0x27c2250_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c24b0_0, 0, 32;
    %jmp T_18.19;
T_18.18 ;
    %load/vec4 v0x27c1cf0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_18.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27c1cf0_0, 0, 10;
    %jmp T_18.22;
T_18.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c1db0_0, 4, 1;
T_18.22 ;
    %load/vec4 v0x27c2090_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_18.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27c2090_0, 0, 10;
    %jmp T_18.24;
T_18.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c2170_0, 4, 1;
T_18.24 ;
    %load/vec4 v0x27c1db0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.25, 8;
    %load/vec4 v0x27c1db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27c1db0_0, 0, 24;
    %load/vec4 v0x27c1cf0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27c1cf0_0, 0, 10;
T_18.25 ;
    %load/vec4 v0x27c2170_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.27, 8;
    %load/vec4 v0x27c2170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27c2170_0, 0, 24;
    %load/vec4 v0x27c2090_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27c2090_0, 0, 10;
T_18.27 ;
    %load/vec4 v0x27c1ea0_0;
    %load/vec4 v0x27c2250_0;
    %xor;
    %store/vec4 v0x27c2890_0, 0, 1;
    %load/vec4 v0x27c1cf0_0;
    %load/vec4 v0x27c2090_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27c26d0_0, 0, 10;
    %load/vec4 v0x27c1db0_0;
    %pad/u 50;
    %load/vec4 v0x27c2170_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27c23d0_0, 0, 50;
    %load/vec4 v0x27c23d0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27c27b0_0, 0, 24;
    %load/vec4 v0x27c23d0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27c2310_0, 0, 1;
    %load/vec4 v0x27c23d0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27c2570_0, 0, 1;
    %load/vec4 v0x27c23d0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27c2610_0, 0, 1;
    %load/vec4 v0x27c26d0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_18.29, 5;
    %load/vec4 v0x27c26d0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27c26d0_0;
    %sub;
    %add;
    %store/vec4 v0x27c26d0_0, 0, 10;
    %load/vec4 v0x27c27b0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27c26d0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27c27b0_0, 0, 24;
    %load/vec4 v0x27c27b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27c2310_0, 0, 1;
    %load/vec4 v0x27c2310_0;
    %store/vec4 v0x27c2570_0, 0, 1;
    %load/vec4 v0x27c2610_0;
    %load/vec4 v0x27c2570_0;
    %or;
    %store/vec4 v0x27c2610_0, 0, 1;
    %jmp T_18.30;
T_18.29 ;
    %load/vec4 v0x27c27b0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.31, 4;
    %load/vec4 v0x27c26d0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27c26d0_0, 0, 10;
    %load/vec4 v0x27c27b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27c27b0_0, 0, 24;
    %load/vec4 v0x27c2310_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c27b0_0, 4, 1;
    %load/vec4 v0x27c2570_0;
    %store/vec4 v0x27c2310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c2570_0, 0, 1;
    %jmp T_18.32;
T_18.31 ;
    %load/vec4 v0x27c2310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.35, 9;
    %load/vec4 v0x27c2570_0;
    %load/vec4 v0x27c2610_0;
    %or;
    %load/vec4 v0x27c27b0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_18.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.33, 8;
    %load/vec4 v0x27c27b0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27c27b0_0, 0, 24;
    %load/vec4 v0x27c27b0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_18.36, 4;
    %load/vec4 v0x27c26d0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27c26d0_0, 0, 10;
T_18.36 ;
T_18.33 ;
T_18.32 ;
T_18.30 ;
    %load/vec4 v0x27c27b0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c24b0_0, 4, 23;
    %load/vec4 v0x27c26d0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c24b0_0, 4, 8;
    %load/vec4 v0x27c2890_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c24b0_0, 4, 1;
    %load/vec4 v0x27c26d0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.40, 4;
    %load/vec4 v0x27c27b0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c24b0_0, 4, 8;
T_18.38 ;
    %load/vec4 v0x27c26d0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c24b0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c24b0_0, 4, 8;
    %load/vec4 v0x27c2890_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c24b0_0, 4, 1;
T_18.41 ;
T_18.19 ;
T_18.16 ;
T_18.11 ;
T_18.6 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x27bdbc0;
T_19 ;
Ewait_6 .event/or E_0x27bddc0, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c1160_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c1320_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27c03c0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27c0a00_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27c14c0_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c0ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c0d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c1240_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c10a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c13e0_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27c0fc0_0, 0, 25;
    %load/vec4 v0x27c04a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.2, 8;
    %load/vec4 v0x27c0ae0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.2;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x27c0240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.5, 9;
    %load/vec4 v0x27c0860_0;
    %and;
T_19.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %load/vec4 v0x27c0560_0;
    %load/vec4 v0x27c0ba0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_19.6, 8;
    %load/vec4 v0x27c0560_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x27c0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x27c0560_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x27c0860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x27c0ba0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x27c0620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.14, 9;
    %load/vec4 v0x27c0c60_0;
    %and;
T_19.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x27c0560_0;
    %load/vec4 v0x27c0ba0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0x27c0620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %load/vec4 v0x27c06e0_0;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.16;
T_19.15 ;
    %load/vec4 v0x27c0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.17, 8;
    %load/vec4 v0x27c0060_0;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.18;
T_19.17 ;
    %load/vec4 v0x27c0160_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_19.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27c02e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_19.20, 8;
T_19.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27c02e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_19.20, 8;
 ; End of false expr.
    %blend;
T_19.20;
    %store/vec4 v0x27c03c0_0, 0, 24;
    %load/vec4 v0x27c07a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_19.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27c0920_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_19.22, 8;
T_19.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27c0920_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_19.22, 8;
 ; End of false expr.
    %blend;
T_19.22;
    %store/vec4 v0x27c0a00_0, 0, 24;
    %load/vec4 v0x27c07a0_0;
    %load/vec4 v0x27c0160_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.23, 5;
    %load/vec4 v0x27c0160_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27c0ee0_0, 0, 32;
    %load/vec4 v0x27c0160_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27c07a0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27c0d20_0, 0, 32;
    %load/vec4 v0x27c0a00_0;
    %load/vec4 v0x27c0d20_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27c0a00_0, 0, 24;
    %jmp T_19.24;
T_19.23 ;
    %load/vec4 v0x27c07a0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27c0ee0_0, 0, 32;
    %load/vec4 v0x27c07a0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27c0160_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27c0d20_0, 0, 32;
    %load/vec4 v0x27c03c0_0;
    %load/vec4 v0x27c0d20_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27c03c0_0, 0, 24;
T_19.24 ;
    %load/vec4 v0x27c0560_0;
    %load/vec4 v0x27c0ba0_0;
    %cmp/e;
    %jmp/0xz  T_19.25, 4;
    %load/vec4 v0x27c03c0_0;
    %pad/u 25;
    %load/vec4 v0x27c0a00_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27c14c0_0, 0, 25;
    %load/vec4 v0x27c0560_0;
    %store/vec4 v0x27c1320_0, 0, 1;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x27c0a00_0;
    %load/vec4 v0x27c03c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.27, 5;
    %load/vec4 v0x27c03c0_0;
    %pad/u 25;
    %load/vec4 v0x27c0a00_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27c14c0_0, 0, 25;
    %load/vec4 v0x27c0560_0;
    %store/vec4 v0x27c1320_0, 0, 1;
    %jmp T_19.28;
T_19.27 ;
    %load/vec4 v0x27c0a00_0;
    %pad/u 25;
    %load/vec4 v0x27c03c0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27c14c0_0, 0, 25;
    %load/vec4 v0x27c0ba0_0;
    %store/vec4 v0x27c1320_0, 0, 1;
T_19.28 ;
T_19.26 ;
    %load/vec4 v0x27c0ee0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.29, 4;
    %load/vec4 v0x27c14c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.32;
T_19.31 ;
    %load/vec4 v0x27c14c0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.33, 8;
    %load/vec4 v0x27c1320_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27c14c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.34;
T_19.33 ;
    %load/vec4 v0x27c1320_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27c14c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c1160_0, 0, 32;
T_19.34 ;
T_19.32 ;
    %jmp T_19.30;
T_19.29 ;
    %load/vec4 v0x27c0ee0_0;
    %store/vec4 v0x27c1240_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c10a0_0, 0, 1;
    %load/vec4 v0x27c14c0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.35, 8;
    %load/vec4 v0x27c14c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27c14c0_0, 0, 25;
    %load/vec4 v0x27c1240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27c1240_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c10a0_0, 0, 1;
    %jmp T_19.36;
T_19.35 ;
    %load/vec4 v0x27c14c0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c10a0_0, 0, 1;
T_19.37 ;
T_19.36 ;
    %load/vec4 v0x27c10a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27c0e00_0, 0, 32;
T_19.41 ;
    %load/vec4 v0x27c0e00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_19.42, 5;
    %load/vec4 v0x27c14c0_0;
    %load/vec4 v0x27c0e00_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.45, 9;
    %load/vec4 v0x27c10a0_0;
    %nor/r;
    %and;
T_19.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.43, 8;
    %load/vec4 v0x27c14c0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27c0e00_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27c14c0_0, 0, 25;
    %load/vec4 v0x27c1240_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27c0e00_0;
    %sub;
    %sub;
    %store/vec4 v0x27c1240_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c10a0_0, 0, 1;
T_19.43 ;
    %load/vec4 v0x27c0e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27c0e00_0, 0, 32;
    %jmp T_19.41;
T_19.42 ;
T_19.39 ;
    %load/vec4 v0x27c14c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.47;
T_19.46 ;
    %load/vec4 v0x27c1240_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.48, 5;
    %load/vec4 v0x27c1320_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.49;
T_19.48 ;
    %load/vec4 v0x27c1240_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27c1240_0;
    %sub;
    %store/vec4 v0x27c13e0_0, 0, 32;
    %load/vec4 v0x27c13e0_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.52, 5;
    %load/vec4 v0x27c1320_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c1160_0, 0, 32;
    %jmp T_19.53;
T_19.52 ;
    %load/vec4 v0x27c14c0_0;
    %load/vec4 v0x27c13e0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27c0fc0_0, 0, 25;
    %load/vec4 v0x27c1320_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27c0fc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c1160_0, 0, 32;
T_19.53 ;
    %jmp T_19.51;
T_19.50 ;
    %load/vec4 v0x27c1320_0;
    %load/vec4 v0x27c1240_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27c14c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c1160_0, 0, 32;
T_19.51 ;
T_19.49 ;
T_19.47 ;
T_19.30 ;
T_19.18 ;
T_19.16 ;
T_19.13 ;
T_19.11 ;
T_19.9 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x27bd3d0;
T_20 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27c3630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c2eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c30a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c3570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c3410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c32b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c36d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c38a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x27c2cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c2eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c30a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c3570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c3410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c32b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c36d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c38a0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x27c3370_0;
    %assign/vec4 v0x27c3410_0, 0;
    %load/vec4 v0x27c3210_0;
    %assign/vec4 v0x27c32b0_0, 0;
    %load/vec4 v0x27c2c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x27c34b0_0;
    %assign/vec4 v0x27c38a0_0, 0;
    %load/vec4 v0x27c34b0_0;
    %assign/vec4 v0x27c3570_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c3570_0, 0;
T_20.5 ;
    %load/vec4 v0x27c3210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x27c2c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x27c34b0_0;
    %assign/vec4 v0x27c36d0_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x27c38a0_0;
    %assign/vec4 v0x27c36d0_0, 0;
T_20.9 ;
T_20.6 ;
    %load/vec4 v0x27c3370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0x27c2dc0_0;
    %assign/vec4 v0x27c2eb0_0, 0;
    %load/vec4 v0x27c2a70_0;
    %assign/vec4 v0x27c30a0_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c3410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c30a0_0, 0;
T_20.11 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x27c7df0;
T_21 ;
    %wait E_0x27c82d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c8c80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c9060_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27c8ea0_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27c8ba0_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27c8f80_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c8ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c8d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c8de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27c83b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c8580_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27c8730_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c8940_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27c83b0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27c84c0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27c8730_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27c8860_0, 0, 10;
    %load/vec4 v0x27c83b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27c8670_0, 0, 1;
    %load/vec4 v0x27c8730_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27c8a20_0, 0, 1;
    %load/vec4 v0x27c84c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.3, 4;
    %load/vec4 v0x27c8580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.3;
    %flag_set/vec4 8;
    %jmp/1 T_21.2, 8;
    %load/vec4 v0x27c8860_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.4, 4;
    %load/vec4 v0x27c8940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.2;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27c8c80_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x27c84c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_21.5, 4;
    %load/vec4 v0x27c8860_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.9, 4;
    %load/vec4 v0x27c8940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27c8c80_0, 0, 32;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0x27c8670_0;
    %load/vec4 v0x27c8a20_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c8c80_0, 0, 32;
T_21.8 ;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0x27c8860_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_21.10, 4;
    %load/vec4 v0x27c84c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.14, 4;
    %load/vec4 v0x27c8580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27c8c80_0, 0, 32;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0x27c8670_0;
    %load/vec4 v0x27c8a20_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c8c80_0, 0, 32;
T_21.13 ;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x27c84c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.17, 4;
    %load/vec4 v0x27c8580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %load/vec4 v0x27c8670_0;
    %load/vec4 v0x27c8a20_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c8c80_0, 0, 32;
    %jmp T_21.16;
T_21.15 ;
    %load/vec4 v0x27c8860_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.20, 4;
    %load/vec4 v0x27c8940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %load/vec4 v0x27c8670_0;
    %load/vec4 v0x27c8a20_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c8c80_0, 0, 32;
    %jmp T_21.19;
T_21.18 ;
    %load/vec4 v0x27c84c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_21.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27c84c0_0, 0, 10;
    %jmp T_21.22;
T_21.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c8580_0, 4, 1;
T_21.22 ;
    %load/vec4 v0x27c8860_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_21.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27c8860_0, 0, 10;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c8940_0, 4, 1;
T_21.24 ;
    %load/vec4 v0x27c8580_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.25, 8;
    %load/vec4 v0x27c8580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27c8580_0, 0, 24;
    %load/vec4 v0x27c84c0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27c84c0_0, 0, 10;
T_21.25 ;
    %load/vec4 v0x27c8940_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %load/vec4 v0x27c8940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27c8940_0, 0, 24;
    %load/vec4 v0x27c8860_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27c8860_0, 0, 10;
T_21.27 ;
    %load/vec4 v0x27c8670_0;
    %load/vec4 v0x27c8a20_0;
    %xor;
    %store/vec4 v0x27c9060_0, 0, 1;
    %load/vec4 v0x27c84c0_0;
    %load/vec4 v0x27c8860_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27c8ea0_0, 0, 10;
    %load/vec4 v0x27c8580_0;
    %pad/u 50;
    %load/vec4 v0x27c8940_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27c8ba0_0, 0, 50;
    %load/vec4 v0x27c8ba0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27c8f80_0, 0, 24;
    %load/vec4 v0x27c8ba0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27c8ae0_0, 0, 1;
    %load/vec4 v0x27c8ba0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27c8d40_0, 0, 1;
    %load/vec4 v0x27c8ba0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27c8de0_0, 0, 1;
    %load/vec4 v0x27c8ea0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_21.29, 5;
    %load/vec4 v0x27c8ea0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27c8ea0_0;
    %sub;
    %add;
    %store/vec4 v0x27c8ea0_0, 0, 10;
    %load/vec4 v0x27c8f80_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27c8ea0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27c8f80_0, 0, 24;
    %load/vec4 v0x27c8f80_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27c8ae0_0, 0, 1;
    %load/vec4 v0x27c8ae0_0;
    %store/vec4 v0x27c8d40_0, 0, 1;
    %load/vec4 v0x27c8de0_0;
    %load/vec4 v0x27c8d40_0;
    %or;
    %store/vec4 v0x27c8de0_0, 0, 1;
    %jmp T_21.30;
T_21.29 ;
    %load/vec4 v0x27c8f80_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.31, 4;
    %load/vec4 v0x27c8ea0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27c8ea0_0, 0, 10;
    %load/vec4 v0x27c8f80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27c8f80_0, 0, 24;
    %load/vec4 v0x27c8ae0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c8f80_0, 4, 1;
    %load/vec4 v0x27c8d40_0;
    %store/vec4 v0x27c8ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c8d40_0, 0, 1;
    %jmp T_21.32;
T_21.31 ;
    %load/vec4 v0x27c8ae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.35, 9;
    %load/vec4 v0x27c8d40_0;
    %load/vec4 v0x27c8de0_0;
    %or;
    %load/vec4 v0x27c8f80_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_21.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.33, 8;
    %load/vec4 v0x27c8f80_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27c8f80_0, 0, 24;
    %load/vec4 v0x27c8f80_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_21.36, 4;
    %load/vec4 v0x27c8ea0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27c8ea0_0, 0, 10;
T_21.36 ;
T_21.33 ;
T_21.32 ;
T_21.30 ;
    %load/vec4 v0x27c8f80_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c8c80_0, 4, 23;
    %load/vec4 v0x27c8ea0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c8c80_0, 4, 8;
    %load/vec4 v0x27c9060_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c8c80_0, 4, 1;
    %load/vec4 v0x27c8ea0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.40, 4;
    %load/vec4 v0x27c8f80_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c8c80_0, 4, 8;
T_21.38 ;
    %load/vec4 v0x27c8ea0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c8c80_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c8c80_0, 4, 8;
    %load/vec4 v0x27c9060_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c8c80_0, 4, 1;
T_21.41 ;
T_21.19 ;
T_21.16 ;
T_21.11 ;
T_21.6 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x27c4390;
T_22 ;
Ewait_7 .event/or E_0x27c4590, E_0x0;
    %wait Ewait_7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c7930_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c7af0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27c6b90_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27c71d0_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27c7c90_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c76b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c74f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c7a10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c7870_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c7bb0_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27c7790_0, 0, 25;
    %load/vec4 v0x27c6c70_0;
    %flag_set/vec4 8;
    %jmp/1 T_22.2, 8;
    %load/vec4 v0x27c72b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_22.2;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x27c6a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.5, 9;
    %load/vec4 v0x27c7030_0;
    %and;
T_22.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.3, 8;
    %load/vec4 v0x27c6d30_0;
    %load/vec4 v0x27c7370_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_22.6, 8;
    %load/vec4 v0x27c6d30_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_22.7, 8;
T_22.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_22.7, 8;
 ; End of false expr.
    %blend;
T_22.7;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v0x27c6a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x27c6d30_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x27c7030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0x27c7370_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x27c6df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.14, 9;
    %load/vec4 v0x27c7430_0;
    %and;
T_22.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x27c6d30_0;
    %load/vec4 v0x27c7370_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x27c6df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.15, 8;
    %load/vec4 v0x27c6eb0_0;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.16;
T_22.15 ;
    %load/vec4 v0x27c7430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.17, 8;
    %load/vec4 v0x27c6830_0;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x27c6930_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_22.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27c6ab0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_22.20, 8;
T_22.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27c6ab0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_22.20, 8;
 ; End of false expr.
    %blend;
T_22.20;
    %store/vec4 v0x27c6b90_0, 0, 24;
    %load/vec4 v0x27c6f70_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_22.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27c70f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_22.22, 8;
T_22.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27c70f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_22.22, 8;
 ; End of false expr.
    %blend;
T_22.22;
    %store/vec4 v0x27c71d0_0, 0, 24;
    %load/vec4 v0x27c6f70_0;
    %load/vec4 v0x27c6930_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.23, 5;
    %load/vec4 v0x27c6930_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27c76b0_0, 0, 32;
    %load/vec4 v0x27c6930_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27c6f70_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27c74f0_0, 0, 32;
    %load/vec4 v0x27c71d0_0;
    %load/vec4 v0x27c74f0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27c71d0_0, 0, 24;
    %jmp T_22.24;
T_22.23 ;
    %load/vec4 v0x27c6f70_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27c76b0_0, 0, 32;
    %load/vec4 v0x27c6f70_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27c6930_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27c74f0_0, 0, 32;
    %load/vec4 v0x27c6b90_0;
    %load/vec4 v0x27c74f0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27c6b90_0, 0, 24;
T_22.24 ;
    %load/vec4 v0x27c6d30_0;
    %load/vec4 v0x27c7370_0;
    %cmp/e;
    %jmp/0xz  T_22.25, 4;
    %load/vec4 v0x27c6b90_0;
    %pad/u 25;
    %load/vec4 v0x27c71d0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27c7c90_0, 0, 25;
    %load/vec4 v0x27c6d30_0;
    %store/vec4 v0x27c7af0_0, 0, 1;
    %jmp T_22.26;
T_22.25 ;
    %load/vec4 v0x27c71d0_0;
    %load/vec4 v0x27c6b90_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.27, 5;
    %load/vec4 v0x27c6b90_0;
    %pad/u 25;
    %load/vec4 v0x27c71d0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27c7c90_0, 0, 25;
    %load/vec4 v0x27c6d30_0;
    %store/vec4 v0x27c7af0_0, 0, 1;
    %jmp T_22.28;
T_22.27 ;
    %load/vec4 v0x27c71d0_0;
    %pad/u 25;
    %load/vec4 v0x27c6b90_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27c7c90_0, 0, 25;
    %load/vec4 v0x27c7370_0;
    %store/vec4 v0x27c7af0_0, 0, 1;
T_22.28 ;
T_22.26 ;
    %load/vec4 v0x27c76b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.29, 4;
    %load/vec4 v0x27c7c90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.32;
T_22.31 ;
    %load/vec4 v0x27c7c90_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.33, 8;
    %load/vec4 v0x27c7af0_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27c7c90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.34;
T_22.33 ;
    %load/vec4 v0x27c7af0_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27c7c90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c7930_0, 0, 32;
T_22.34 ;
T_22.32 ;
    %jmp T_22.30;
T_22.29 ;
    %load/vec4 v0x27c76b0_0;
    %store/vec4 v0x27c7a10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c7870_0, 0, 1;
    %load/vec4 v0x27c7c90_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.35, 8;
    %load/vec4 v0x27c7c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27c7c90_0, 0, 25;
    %load/vec4 v0x27c7a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27c7a10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c7870_0, 0, 1;
    %jmp T_22.36;
T_22.35 ;
    %load/vec4 v0x27c7c90_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c7870_0, 0, 1;
T_22.37 ;
T_22.36 ;
    %load/vec4 v0x27c7870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27c75d0_0, 0, 32;
T_22.41 ;
    %load/vec4 v0x27c75d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_22.42, 5;
    %load/vec4 v0x27c7c90_0;
    %load/vec4 v0x27c75d0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.45, 9;
    %load/vec4 v0x27c7870_0;
    %nor/r;
    %and;
T_22.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.43, 8;
    %load/vec4 v0x27c7c90_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27c75d0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27c7c90_0, 0, 25;
    %load/vec4 v0x27c7a10_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27c75d0_0;
    %sub;
    %sub;
    %store/vec4 v0x27c7a10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c7870_0, 0, 1;
T_22.43 ;
    %load/vec4 v0x27c75d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27c75d0_0, 0, 32;
    %jmp T_22.41;
T_22.42 ;
T_22.39 ;
    %load/vec4 v0x27c7c90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.47;
T_22.46 ;
    %load/vec4 v0x27c7a10_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.48, 5;
    %load/vec4 v0x27c7af0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.49;
T_22.48 ;
    %load/vec4 v0x27c7a10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_22.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27c7a10_0;
    %sub;
    %store/vec4 v0x27c7bb0_0, 0, 32;
    %load/vec4 v0x27c7bb0_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.52, 5;
    %load/vec4 v0x27c7af0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27c7930_0, 0, 32;
    %jmp T_22.53;
T_22.52 ;
    %load/vec4 v0x27c7c90_0;
    %load/vec4 v0x27c7bb0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27c7790_0, 0, 25;
    %load/vec4 v0x27c7af0_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27c7790_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c7930_0, 0, 32;
T_22.53 ;
    %jmp T_22.51;
T_22.50 ;
    %load/vec4 v0x27c7af0_0;
    %load/vec4 v0x27c7a10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27c7c90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27c7930_0, 0, 32;
T_22.51 ;
T_22.49 ;
T_22.47 ;
T_22.30 ;
T_22.18 ;
T_22.16 ;
T_22.13 ;
T_22.11 ;
T_22.9 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x27c3ba0;
T_23 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27c9de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c9680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c9870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c9d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c9e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ca080_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x27c94a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c9680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c9870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c9d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c9e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ca080_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x27c9b20_0;
    %assign/vec4 v0x27c9bc0_0, 0;
    %load/vec4 v0x27c99e0_0;
    %assign/vec4 v0x27c9a80_0, 0;
    %load/vec4 v0x27c9400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x27c9c60_0;
    %assign/vec4 v0x27ca080_0, 0;
    %load/vec4 v0x27c9c60_0;
    %assign/vec4 v0x27c9d20_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c9d20_0, 0;
T_23.5 ;
    %load/vec4 v0x27c99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x27c9400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x27c9c60_0;
    %assign/vec4 v0x27c9e80_0, 0;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x27ca080_0;
    %assign/vec4 v0x27c9e80_0, 0;
T_23.9 ;
T_23.6 ;
    %load/vec4 v0x27c9b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x27c9590_0;
    %assign/vec4 v0x27c9680_0, 0;
    %load/vec4 v0x27c9240_0;
    %assign/vec4 v0x27c9870_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27c9870_0, 0;
T_23.11 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x27ce750;
T_24 ;
    %wait E_0x27cec30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27cf5f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cf9d0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27cf810_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27cf510_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27cf8f0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cf450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cf6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cf750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27ced10_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ceef0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27cf0a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27cf2b0_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27ced10_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27cee10_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27cf0a0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27cf1d0_0, 0, 10;
    %load/vec4 v0x27ced10_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27cefe0_0, 0, 1;
    %load/vec4 v0x27cf0a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27cf390_0, 0, 1;
    %load/vec4 v0x27cee10_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.3, 4;
    %load/vec4 v0x27ceef0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.3;
    %flag_set/vec4 8;
    %jmp/1 T_24.2, 8;
    %load/vec4 v0x27cf1d0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.4, 4;
    %load/vec4 v0x27cf2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.2;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27cf5f0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x27cee10_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_24.5, 4;
    %load/vec4 v0x27cf1d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.9, 4;
    %load/vec4 v0x27cf2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27cf5f0_0, 0, 32;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0x27cefe0_0;
    %load/vec4 v0x27cf390_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27cf5f0_0, 0, 32;
T_24.8 ;
    %jmp T_24.6;
T_24.5 ;
    %load/vec4 v0x27cf1d0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_24.10, 4;
    %load/vec4 v0x27cee10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.14, 4;
    %load/vec4 v0x27ceef0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27cf5f0_0, 0, 32;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v0x27cefe0_0;
    %load/vec4 v0x27cf390_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27cf5f0_0, 0, 32;
T_24.13 ;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v0x27cee10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.17, 4;
    %load/vec4 v0x27ceef0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.15, 8;
    %load/vec4 v0x27cefe0_0;
    %load/vec4 v0x27cf390_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27cf5f0_0, 0, 32;
    %jmp T_24.16;
T_24.15 ;
    %load/vec4 v0x27cf1d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.20, 4;
    %load/vec4 v0x27cf2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0x27cefe0_0;
    %load/vec4 v0x27cf390_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27cf5f0_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v0x27cee10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_24.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27cee10_0, 0, 10;
    %jmp T_24.22;
T_24.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ceef0_0, 4, 1;
T_24.22 ;
    %load/vec4 v0x27cf1d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_24.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27cf1d0_0, 0, 10;
    %jmp T_24.24;
T_24.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cf2b0_0, 4, 1;
T_24.24 ;
    %load/vec4 v0x27ceef0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.25, 8;
    %load/vec4 v0x27ceef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27ceef0_0, 0, 24;
    %load/vec4 v0x27cee10_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27cee10_0, 0, 10;
T_24.25 ;
    %load/vec4 v0x27cf2b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v0x27cf2b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27cf2b0_0, 0, 24;
    %load/vec4 v0x27cf1d0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27cf1d0_0, 0, 10;
T_24.27 ;
    %load/vec4 v0x27cefe0_0;
    %load/vec4 v0x27cf390_0;
    %xor;
    %store/vec4 v0x27cf9d0_0, 0, 1;
    %load/vec4 v0x27cee10_0;
    %load/vec4 v0x27cf1d0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27cf810_0, 0, 10;
    %load/vec4 v0x27ceef0_0;
    %pad/u 50;
    %load/vec4 v0x27cf2b0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27cf510_0, 0, 50;
    %load/vec4 v0x27cf510_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27cf8f0_0, 0, 24;
    %load/vec4 v0x27cf510_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27cf450_0, 0, 1;
    %load/vec4 v0x27cf510_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27cf6b0_0, 0, 1;
    %load/vec4 v0x27cf510_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27cf750_0, 0, 1;
    %load/vec4 v0x27cf810_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_24.29, 5;
    %load/vec4 v0x27cf810_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27cf810_0;
    %sub;
    %add;
    %store/vec4 v0x27cf810_0, 0, 10;
    %load/vec4 v0x27cf8f0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27cf810_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27cf8f0_0, 0, 24;
    %load/vec4 v0x27cf8f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27cf450_0, 0, 1;
    %load/vec4 v0x27cf450_0;
    %store/vec4 v0x27cf6b0_0, 0, 1;
    %load/vec4 v0x27cf750_0;
    %load/vec4 v0x27cf6b0_0;
    %or;
    %store/vec4 v0x27cf750_0, 0, 1;
    %jmp T_24.30;
T_24.29 ;
    %load/vec4 v0x27cf8f0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.31, 4;
    %load/vec4 v0x27cf810_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27cf810_0, 0, 10;
    %load/vec4 v0x27cf8f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27cf8f0_0, 0, 24;
    %load/vec4 v0x27cf450_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cf8f0_0, 4, 1;
    %load/vec4 v0x27cf6b0_0;
    %store/vec4 v0x27cf450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cf6b0_0, 0, 1;
    %jmp T_24.32;
T_24.31 ;
    %load/vec4 v0x27cf450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.35, 9;
    %load/vec4 v0x27cf6b0_0;
    %load/vec4 v0x27cf750_0;
    %or;
    %load/vec4 v0x27cf8f0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_24.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.33, 8;
    %load/vec4 v0x27cf8f0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27cf8f0_0, 0, 24;
    %load/vec4 v0x27cf8f0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_24.36, 4;
    %load/vec4 v0x27cf810_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27cf810_0, 0, 10;
T_24.36 ;
T_24.33 ;
T_24.32 ;
T_24.30 ;
    %load/vec4 v0x27cf8f0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cf5f0_0, 4, 23;
    %load/vec4 v0x27cf810_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cf5f0_0, 4, 8;
    %load/vec4 v0x27cf9d0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cf5f0_0, 4, 1;
    %load/vec4 v0x27cf810_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.40, 4;
    %load/vec4 v0x27cf8f0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cf5f0_0, 4, 8;
T_24.38 ;
    %load/vec4 v0x27cf810_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cf5f0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cf5f0_0, 4, 8;
    %load/vec4 v0x27cf9d0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cf5f0_0, 4, 1;
T_24.41 ;
T_24.19 ;
T_24.16 ;
T_24.11 ;
T_24.6 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x27cacf0;
T_25 ;
Ewait_8 .event/or E_0x27caef0, E_0x0;
    %wait Ewait_8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ce290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ce450_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27cd4f0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27cdb30_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27ce5f0_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ce010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27cde50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ce370_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ce1d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ce510_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27ce0f0_0, 0, 25;
    %load/vec4 v0x27cd5d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_25.2, 8;
    %load/vec4 v0x27cdc10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_25.2;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x27cd370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.5, 9;
    %load/vec4 v0x27cd990_0;
    %and;
T_25.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.3, 8;
    %load/vec4 v0x27cd690_0;
    %load/vec4 v0x27cdcd0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_25.6, 8;
    %load/vec4 v0x27cd690_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_25.7, 8;
T_25.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_25.7, 8;
 ; End of false expr.
    %blend;
T_25.7;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0x27cd370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0x27cd690_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x27cd990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %load/vec4 v0x27cdcd0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v0x27cd750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.14, 9;
    %load/vec4 v0x27cdd90_0;
    %and;
T_25.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %load/vec4 v0x27cd690_0;
    %load/vec4 v0x27cdcd0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.13;
T_25.12 ;
    %load/vec4 v0x27cd750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.15, 8;
    %load/vec4 v0x27cd810_0;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.16;
T_25.15 ;
    %load/vec4 v0x27cdd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.17, 8;
    %load/vec4 v0x27cd190_0;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.18;
T_25.17 ;
    %load/vec4 v0x27cd290_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_25.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27cd410_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_25.20, 8;
T_25.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27cd410_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_25.20, 8;
 ; End of false expr.
    %blend;
T_25.20;
    %store/vec4 v0x27cd4f0_0, 0, 24;
    %load/vec4 v0x27cd8d0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_25.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27cda50_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_25.22, 8;
T_25.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27cda50_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_25.22, 8;
 ; End of false expr.
    %blend;
T_25.22;
    %store/vec4 v0x27cdb30_0, 0, 24;
    %load/vec4 v0x27cd8d0_0;
    %load/vec4 v0x27cd290_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.23, 5;
    %load/vec4 v0x27cd290_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27ce010_0, 0, 32;
    %load/vec4 v0x27cd290_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27cd8d0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27cde50_0, 0, 32;
    %load/vec4 v0x27cdb30_0;
    %load/vec4 v0x27cde50_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27cdb30_0, 0, 24;
    %jmp T_25.24;
T_25.23 ;
    %load/vec4 v0x27cd8d0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27ce010_0, 0, 32;
    %load/vec4 v0x27cd8d0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27cd290_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27cde50_0, 0, 32;
    %load/vec4 v0x27cd4f0_0;
    %load/vec4 v0x27cde50_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27cd4f0_0, 0, 24;
T_25.24 ;
    %load/vec4 v0x27cd690_0;
    %load/vec4 v0x27cdcd0_0;
    %cmp/e;
    %jmp/0xz  T_25.25, 4;
    %load/vec4 v0x27cd4f0_0;
    %pad/u 25;
    %load/vec4 v0x27cdb30_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27ce5f0_0, 0, 25;
    %load/vec4 v0x27cd690_0;
    %store/vec4 v0x27ce450_0, 0, 1;
    %jmp T_25.26;
T_25.25 ;
    %load/vec4 v0x27cdb30_0;
    %load/vec4 v0x27cd4f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.27, 5;
    %load/vec4 v0x27cd4f0_0;
    %pad/u 25;
    %load/vec4 v0x27cdb30_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27ce5f0_0, 0, 25;
    %load/vec4 v0x27cd690_0;
    %store/vec4 v0x27ce450_0, 0, 1;
    %jmp T_25.28;
T_25.27 ;
    %load/vec4 v0x27cdb30_0;
    %pad/u 25;
    %load/vec4 v0x27cd4f0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27ce5f0_0, 0, 25;
    %load/vec4 v0x27cdcd0_0;
    %store/vec4 v0x27ce450_0, 0, 1;
T_25.28 ;
T_25.26 ;
    %load/vec4 v0x27ce010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.29, 4;
    %load/vec4 v0x27ce5f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.32;
T_25.31 ;
    %load/vec4 v0x27ce5f0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.33, 8;
    %load/vec4 v0x27ce450_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27ce5f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.34;
T_25.33 ;
    %load/vec4 v0x27ce450_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27ce5f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ce290_0, 0, 32;
T_25.34 ;
T_25.32 ;
    %jmp T_25.30;
T_25.29 ;
    %load/vec4 v0x27ce010_0;
    %store/vec4 v0x27ce370_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ce1d0_0, 0, 1;
    %load/vec4 v0x27ce5f0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.35, 8;
    %load/vec4 v0x27ce5f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27ce5f0_0, 0, 25;
    %load/vec4 v0x27ce370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27ce370_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ce1d0_0, 0, 1;
    %jmp T_25.36;
T_25.35 ;
    %load/vec4 v0x27ce5f0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ce1d0_0, 0, 1;
T_25.37 ;
T_25.36 ;
    %load/vec4 v0x27ce1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27cdf30_0, 0, 32;
T_25.41 ;
    %load/vec4 v0x27cdf30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_25.42, 5;
    %load/vec4 v0x27ce5f0_0;
    %load/vec4 v0x27cdf30_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.45, 9;
    %load/vec4 v0x27ce1d0_0;
    %nor/r;
    %and;
T_25.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.43, 8;
    %load/vec4 v0x27ce5f0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27cdf30_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27ce5f0_0, 0, 25;
    %load/vec4 v0x27ce370_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27cdf30_0;
    %sub;
    %sub;
    %store/vec4 v0x27ce370_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ce1d0_0, 0, 1;
T_25.43 ;
    %load/vec4 v0x27cdf30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27cdf30_0, 0, 32;
    %jmp T_25.41;
T_25.42 ;
T_25.39 ;
    %load/vec4 v0x27ce5f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.47;
T_25.46 ;
    %load/vec4 v0x27ce370_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.48, 5;
    %load/vec4 v0x27ce450_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.49;
T_25.48 ;
    %load/vec4 v0x27ce370_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_25.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27ce370_0;
    %sub;
    %store/vec4 v0x27ce510_0, 0, 32;
    %load/vec4 v0x27ce510_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.52, 5;
    %load/vec4 v0x27ce450_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ce290_0, 0, 32;
    %jmp T_25.53;
T_25.52 ;
    %load/vec4 v0x27ce5f0_0;
    %load/vec4 v0x27ce510_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27ce0f0_0, 0, 25;
    %load/vec4 v0x27ce450_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27ce0f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ce290_0, 0, 32;
T_25.53 ;
    %jmp T_25.51;
T_25.50 ;
    %load/vec4 v0x27ce450_0;
    %load/vec4 v0x27ce370_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27ce5f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ce290_0, 0, 32;
T_25.51 ;
T_25.49 ;
T_25.47 ;
T_25.30 ;
T_25.18 ;
T_25.16 ;
T_25.13 ;
T_25.11 ;
T_25.9 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x27ca380;
T_26 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27d0810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d02f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d0750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d05d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d0470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d09c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d0b90_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x27cff70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d02f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d0750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d05d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d0470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d09c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d0b90_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x27d0510_0;
    %assign/vec4 v0x27d05d0_0, 0;
    %load/vec4 v0x27d03d0_0;
    %assign/vec4 v0x27d0470_0, 0;
    %load/vec4 v0x27cfe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x27d0690_0;
    %assign/vec4 v0x27d0b90_0, 0;
    %load/vec4 v0x27d0690_0;
    %assign/vec4 v0x27d0750_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d0750_0, 0;
T_26.5 ;
    %load/vec4 v0x27d03d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x27cfe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x27d0690_0;
    %assign/vec4 v0x27d09c0_0, 0;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x27d0b90_0;
    %assign/vec4 v0x27d09c0_0, 0;
T_26.9 ;
T_26.6 ;
    %load/vec4 v0x27d0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %load/vec4 v0x27d0060_0;
    %assign/vec4 v0x27d0120_0, 0;
    %load/vec4 v0x27cfcc0_0;
    %assign/vec4 v0x27d02f0_0, 0;
    %jmp T_26.11;
T_26.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d05d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d02f0_0, 0;
T_26.11 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x27d5220;
T_27 ;
    %wait E_0x27d5700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27d60b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d6490_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27d62d0_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27d5fd0_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27d63b0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d5f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d6170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d6210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27d57e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27d59b0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27d5b60_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27d5d70_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27d57e0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27d58f0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27d5b60_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27d5c90_0, 0, 10;
    %load/vec4 v0x27d57e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27d5aa0_0, 0, 1;
    %load/vec4 v0x27d5b60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27d5e50_0, 0, 1;
    %load/vec4 v0x27d58f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.3, 4;
    %load/vec4 v0x27d59b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.3;
    %flag_set/vec4 8;
    %jmp/1 T_27.2, 8;
    %load/vec4 v0x27d5c90_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.4, 4;
    %load/vec4 v0x27d5d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_27.2;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27d60b0_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x27d58f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_27.5, 4;
    %load/vec4 v0x27d5c90_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.9, 4;
    %load/vec4 v0x27d5d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27d60b0_0, 0, 32;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x27d5aa0_0;
    %load/vec4 v0x27d5e50_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27d60b0_0, 0, 32;
T_27.8 ;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0x27d5c90_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_27.10, 4;
    %load/vec4 v0x27d58f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.14, 4;
    %load/vec4 v0x27d59b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27d60b0_0, 0, 32;
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x27d5aa0_0;
    %load/vec4 v0x27d5e50_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27d60b0_0, 0, 32;
T_27.13 ;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x27d58f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.17, 4;
    %load/vec4 v0x27d59b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.15, 8;
    %load/vec4 v0x27d5aa0_0;
    %load/vec4 v0x27d5e50_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27d60b0_0, 0, 32;
    %jmp T_27.16;
T_27.15 ;
    %load/vec4 v0x27d5c90_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.20, 4;
    %load/vec4 v0x27d5d70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %load/vec4 v0x27d5aa0_0;
    %load/vec4 v0x27d5e50_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27d60b0_0, 0, 32;
    %jmp T_27.19;
T_27.18 ;
    %load/vec4 v0x27d58f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_27.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27d58f0_0, 0, 10;
    %jmp T_27.22;
T_27.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d59b0_0, 4, 1;
T_27.22 ;
    %load/vec4 v0x27d5c90_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_27.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27d5c90_0, 0, 10;
    %jmp T_27.24;
T_27.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d5d70_0, 4, 1;
T_27.24 ;
    %load/vec4 v0x27d59b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %load/vec4 v0x27d59b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27d59b0_0, 0, 24;
    %load/vec4 v0x27d58f0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27d58f0_0, 0, 10;
T_27.25 ;
    %load/vec4 v0x27d5d70_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.27, 8;
    %load/vec4 v0x27d5d70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27d5d70_0, 0, 24;
    %load/vec4 v0x27d5c90_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27d5c90_0, 0, 10;
T_27.27 ;
    %load/vec4 v0x27d5aa0_0;
    %load/vec4 v0x27d5e50_0;
    %xor;
    %store/vec4 v0x27d6490_0, 0, 1;
    %load/vec4 v0x27d58f0_0;
    %load/vec4 v0x27d5c90_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27d62d0_0, 0, 10;
    %load/vec4 v0x27d59b0_0;
    %pad/u 50;
    %load/vec4 v0x27d5d70_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27d5fd0_0, 0, 50;
    %load/vec4 v0x27d5fd0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27d63b0_0, 0, 24;
    %load/vec4 v0x27d5fd0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27d5f10_0, 0, 1;
    %load/vec4 v0x27d5fd0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27d6170_0, 0, 1;
    %load/vec4 v0x27d5fd0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27d6210_0, 0, 1;
    %load/vec4 v0x27d62d0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_27.29, 5;
    %load/vec4 v0x27d62d0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27d62d0_0;
    %sub;
    %add;
    %store/vec4 v0x27d62d0_0, 0, 10;
    %load/vec4 v0x27d63b0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27d62d0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27d63b0_0, 0, 24;
    %load/vec4 v0x27d63b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27d5f10_0, 0, 1;
    %load/vec4 v0x27d5f10_0;
    %store/vec4 v0x27d6170_0, 0, 1;
    %load/vec4 v0x27d6210_0;
    %load/vec4 v0x27d6170_0;
    %or;
    %store/vec4 v0x27d6210_0, 0, 1;
    %jmp T_27.30;
T_27.29 ;
    %load/vec4 v0x27d63b0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.31, 4;
    %load/vec4 v0x27d62d0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27d62d0_0, 0, 10;
    %load/vec4 v0x27d63b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27d63b0_0, 0, 24;
    %load/vec4 v0x27d5f10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d63b0_0, 4, 1;
    %load/vec4 v0x27d6170_0;
    %store/vec4 v0x27d5f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d6170_0, 0, 1;
    %jmp T_27.32;
T_27.31 ;
    %load/vec4 v0x27d5f10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.35, 9;
    %load/vec4 v0x27d6170_0;
    %load/vec4 v0x27d6210_0;
    %or;
    %load/vec4 v0x27d63b0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_27.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.33, 8;
    %load/vec4 v0x27d63b0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27d63b0_0, 0, 24;
    %load/vec4 v0x27d63b0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_27.36, 4;
    %load/vec4 v0x27d62d0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27d62d0_0, 0, 10;
T_27.36 ;
T_27.33 ;
T_27.32 ;
T_27.30 ;
    %load/vec4 v0x27d63b0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d60b0_0, 4, 23;
    %load/vec4 v0x27d62d0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d60b0_0, 4, 8;
    %load/vec4 v0x27d6490_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d60b0_0, 4, 1;
    %load/vec4 v0x27d62d0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.40, 4;
    %load/vec4 v0x27d63b0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d60b0_0, 4, 8;
T_27.38 ;
    %load/vec4 v0x27d62d0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d60b0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d60b0_0, 4, 8;
    %load/vec4 v0x27d6490_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d60b0_0, 4, 1;
T_27.41 ;
T_27.19 ;
T_27.16 ;
T_27.11 ;
T_27.6 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x27d17c0;
T_28 ;
Ewait_9 .event/or E_0x27d19c0, E_0x0;
    %wait Ewait_9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d4f20_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27d3fc0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27d4600_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27d50c0_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27d4ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27d4920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27d4e40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d4ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27d4fe0_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27d4bc0_0, 0, 25;
    %load/vec4 v0x27d40a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_28.2, 8;
    %load/vec4 v0x27d46e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_28.2;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x27d3e40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.5, 9;
    %load/vec4 v0x27d4460_0;
    %and;
T_28.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.3, 8;
    %load/vec4 v0x27d4160_0;
    %load/vec4 v0x27d47a0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_28.6, 8;
    %load/vec4 v0x27d4160_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_28.7, 8;
T_28.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_28.7, 8;
 ; End of false expr.
    %blend;
T_28.7;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0x27d3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %load/vec4 v0x27d4160_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x27d4460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %load/vec4 v0x27d47a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.11;
T_28.10 ;
    %load/vec4 v0x27d4220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.14, 9;
    %load/vec4 v0x27d4860_0;
    %and;
T_28.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.12, 8;
    %load/vec4 v0x27d4160_0;
    %load/vec4 v0x27d47a0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.13;
T_28.12 ;
    %load/vec4 v0x27d4220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.15, 8;
    %load/vec4 v0x27d42e0_0;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.16;
T_28.15 ;
    %load/vec4 v0x27d4860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.17, 8;
    %load/vec4 v0x27d3c60_0;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.18;
T_28.17 ;
    %load/vec4 v0x27d3d60_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_28.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27d3ee0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.20, 8;
T_28.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27d3ee0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.20, 8;
 ; End of false expr.
    %blend;
T_28.20;
    %store/vec4 v0x27d3fc0_0, 0, 24;
    %load/vec4 v0x27d43a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_28.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27d4520_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.22, 8;
T_28.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27d4520_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.22, 8;
 ; End of false expr.
    %blend;
T_28.22;
    %store/vec4 v0x27d4600_0, 0, 24;
    %load/vec4 v0x27d43a0_0;
    %load/vec4 v0x27d3d60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.23, 5;
    %load/vec4 v0x27d3d60_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27d4ae0_0, 0, 32;
    %load/vec4 v0x27d3d60_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27d43a0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27d4920_0, 0, 32;
    %load/vec4 v0x27d4600_0;
    %load/vec4 v0x27d4920_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27d4600_0, 0, 24;
    %jmp T_28.24;
T_28.23 ;
    %load/vec4 v0x27d43a0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27d4ae0_0, 0, 32;
    %load/vec4 v0x27d43a0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27d3d60_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27d4920_0, 0, 32;
    %load/vec4 v0x27d3fc0_0;
    %load/vec4 v0x27d4920_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27d3fc0_0, 0, 24;
T_28.24 ;
    %load/vec4 v0x27d4160_0;
    %load/vec4 v0x27d47a0_0;
    %cmp/e;
    %jmp/0xz  T_28.25, 4;
    %load/vec4 v0x27d3fc0_0;
    %pad/u 25;
    %load/vec4 v0x27d4600_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27d50c0_0, 0, 25;
    %load/vec4 v0x27d4160_0;
    %store/vec4 v0x27d4f20_0, 0, 1;
    %jmp T_28.26;
T_28.25 ;
    %load/vec4 v0x27d4600_0;
    %load/vec4 v0x27d3fc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.27, 5;
    %load/vec4 v0x27d3fc0_0;
    %pad/u 25;
    %load/vec4 v0x27d4600_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27d50c0_0, 0, 25;
    %load/vec4 v0x27d4160_0;
    %store/vec4 v0x27d4f20_0, 0, 1;
    %jmp T_28.28;
T_28.27 ;
    %load/vec4 v0x27d4600_0;
    %pad/u 25;
    %load/vec4 v0x27d3fc0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27d50c0_0, 0, 25;
    %load/vec4 v0x27d47a0_0;
    %store/vec4 v0x27d4f20_0, 0, 1;
T_28.28 ;
T_28.26 ;
    %load/vec4 v0x27d4ae0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.29, 4;
    %load/vec4 v0x27d50c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.32;
T_28.31 ;
    %load/vec4 v0x27d50c0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.33, 8;
    %load/vec4 v0x27d4f20_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27d50c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.34;
T_28.33 ;
    %load/vec4 v0x27d4f20_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27d50c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27d4d60_0, 0, 32;
T_28.34 ;
T_28.32 ;
    %jmp T_28.30;
T_28.29 ;
    %load/vec4 v0x27d4ae0_0;
    %store/vec4 v0x27d4e40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d4ca0_0, 0, 1;
    %load/vec4 v0x27d50c0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.35, 8;
    %load/vec4 v0x27d50c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27d50c0_0, 0, 25;
    %load/vec4 v0x27d4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27d4e40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d4ca0_0, 0, 1;
    %jmp T_28.36;
T_28.35 ;
    %load/vec4 v0x27d50c0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d4ca0_0, 0, 1;
T_28.37 ;
T_28.36 ;
    %load/vec4 v0x27d4ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27d4a00_0, 0, 32;
T_28.41 ;
    %load/vec4 v0x27d4a00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_28.42, 5;
    %load/vec4 v0x27d50c0_0;
    %load/vec4 v0x27d4a00_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.45, 9;
    %load/vec4 v0x27d4ca0_0;
    %nor/r;
    %and;
T_28.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.43, 8;
    %load/vec4 v0x27d50c0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27d4a00_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27d50c0_0, 0, 25;
    %load/vec4 v0x27d4e40_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27d4a00_0;
    %sub;
    %sub;
    %store/vec4 v0x27d4e40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d4ca0_0, 0, 1;
T_28.43 ;
    %load/vec4 v0x27d4a00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27d4a00_0, 0, 32;
    %jmp T_28.41;
T_28.42 ;
T_28.39 ;
    %load/vec4 v0x27d50c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.47;
T_28.46 ;
    %load/vec4 v0x27d4e40_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.48, 5;
    %load/vec4 v0x27d4f20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.49;
T_28.48 ;
    %load/vec4 v0x27d4e40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27d4e40_0;
    %sub;
    %store/vec4 v0x27d4fe0_0, 0, 32;
    %load/vec4 v0x27d4fe0_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.52, 5;
    %load/vec4 v0x27d4f20_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27d4d60_0, 0, 32;
    %jmp T_28.53;
T_28.52 ;
    %load/vec4 v0x27d50c0_0;
    %load/vec4 v0x27d4fe0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27d4bc0_0, 0, 25;
    %load/vec4 v0x27d4f20_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27d4bc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27d4d60_0, 0, 32;
T_28.53 ;
    %jmp T_28.51;
T_28.50 ;
    %load/vec4 v0x27d4f20_0;
    %load/vec4 v0x27d4e40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27d50c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27d4d60_0, 0, 32;
T_28.51 ;
T_28.49 ;
T_28.47 ;
T_28.30 ;
T_28.18 ;
T_28.16 ;
T_28.13 ;
T_28.11 ;
T_28.9 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x27d0e90;
T_29 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27d71f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d6b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d6d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d7130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d6fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d6e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d7290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d7460_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x27d6920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d6b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d6d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d7130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d6fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d6e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d7290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d7460_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x27d6f30_0;
    %assign/vec4 v0x27d6fd0_0, 0;
    %load/vec4 v0x27d6df0_0;
    %assign/vec4 v0x27d6e90_0, 0;
    %load/vec4 v0x27d6830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x27d7070_0;
    %assign/vec4 v0x27d7460_0, 0;
    %load/vec4 v0x27d7070_0;
    %assign/vec4 v0x27d7130_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d7130_0, 0;
T_29.5 ;
    %load/vec4 v0x27d6df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x27d6830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %load/vec4 v0x27d7070_0;
    %assign/vec4 v0x27d7290_0, 0;
    %jmp T_29.9;
T_29.8 ;
    %load/vec4 v0x27d7460_0;
    %assign/vec4 v0x27d7290_0, 0;
T_29.9 ;
T_29.6 ;
    %load/vec4 v0x27d6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %load/vec4 v0x27d6a10_0;
    %assign/vec4 v0x27d6b20_0, 0;
    %load/vec4 v0x27d6670_0;
    %assign/vec4 v0x27d6d10_0, 0;
    %jmp T_29.11;
T_29.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d6fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27d6d10_0, 0;
T_29.11 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x27dbac0;
T_30 ;
    %wait E_0x27dbfa0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27dc950_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dcd30_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27dcb70_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27dc870_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27dcc50_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dc7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dca10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dcab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27dc080_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27dc250_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27dc400_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27dc610_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27dc080_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27dc190_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27dc400_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27dc530_0, 0, 10;
    %load/vec4 v0x27dc080_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27dc340_0, 0, 1;
    %load/vec4 v0x27dc400_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27dc6f0_0, 0, 1;
    %load/vec4 v0x27dc190_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.3, 4;
    %load/vec4 v0x27dc250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.3;
    %flag_set/vec4 8;
    %jmp/1 T_30.2, 8;
    %load/vec4 v0x27dc530_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.4, 4;
    %load/vec4 v0x27dc610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_30.2;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27dc950_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x27dc190_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_30.5, 4;
    %load/vec4 v0x27dc530_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.9, 4;
    %load/vec4 v0x27dc610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27dc950_0, 0, 32;
    %jmp T_30.8;
T_30.7 ;
    %load/vec4 v0x27dc340_0;
    %load/vec4 v0x27dc6f0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27dc950_0, 0, 32;
T_30.8 ;
    %jmp T_30.6;
T_30.5 ;
    %load/vec4 v0x27dc530_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_30.10, 4;
    %load/vec4 v0x27dc190_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.14, 4;
    %load/vec4 v0x27dc250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27dc950_0, 0, 32;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x27dc340_0;
    %load/vec4 v0x27dc6f0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27dc950_0, 0, 32;
T_30.13 ;
    %jmp T_30.11;
T_30.10 ;
    %load/vec4 v0x27dc190_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.17, 4;
    %load/vec4 v0x27dc250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.15, 8;
    %load/vec4 v0x27dc340_0;
    %load/vec4 v0x27dc6f0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27dc950_0, 0, 32;
    %jmp T_30.16;
T_30.15 ;
    %load/vec4 v0x27dc530_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.20, 4;
    %load/vec4 v0x27dc610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %load/vec4 v0x27dc340_0;
    %load/vec4 v0x27dc6f0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27dc950_0, 0, 32;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x27dc190_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_30.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27dc190_0, 0, 10;
    %jmp T_30.22;
T_30.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27dc250_0, 4, 1;
T_30.22 ;
    %load/vec4 v0x27dc530_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_30.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27dc530_0, 0, 10;
    %jmp T_30.24;
T_30.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27dc610_0, 4, 1;
T_30.24 ;
    %load/vec4 v0x27dc250_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.25, 8;
    %load/vec4 v0x27dc250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27dc250_0, 0, 24;
    %load/vec4 v0x27dc190_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27dc190_0, 0, 10;
T_30.25 ;
    %load/vec4 v0x27dc610_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.27, 8;
    %load/vec4 v0x27dc610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27dc610_0, 0, 24;
    %load/vec4 v0x27dc530_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27dc530_0, 0, 10;
T_30.27 ;
    %load/vec4 v0x27dc340_0;
    %load/vec4 v0x27dc6f0_0;
    %xor;
    %store/vec4 v0x27dcd30_0, 0, 1;
    %load/vec4 v0x27dc190_0;
    %load/vec4 v0x27dc530_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27dcb70_0, 0, 10;
    %load/vec4 v0x27dc250_0;
    %pad/u 50;
    %load/vec4 v0x27dc610_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27dc870_0, 0, 50;
    %load/vec4 v0x27dc870_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27dcc50_0, 0, 24;
    %load/vec4 v0x27dc870_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27dc7b0_0, 0, 1;
    %load/vec4 v0x27dc870_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27dca10_0, 0, 1;
    %load/vec4 v0x27dc870_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27dcab0_0, 0, 1;
    %load/vec4 v0x27dcb70_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_30.29, 5;
    %load/vec4 v0x27dcb70_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27dcb70_0;
    %sub;
    %add;
    %store/vec4 v0x27dcb70_0, 0, 10;
    %load/vec4 v0x27dcc50_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27dcb70_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27dcc50_0, 0, 24;
    %load/vec4 v0x27dcc50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27dc7b0_0, 0, 1;
    %load/vec4 v0x27dc7b0_0;
    %store/vec4 v0x27dca10_0, 0, 1;
    %load/vec4 v0x27dcab0_0;
    %load/vec4 v0x27dca10_0;
    %or;
    %store/vec4 v0x27dcab0_0, 0, 1;
    %jmp T_30.30;
T_30.29 ;
    %load/vec4 v0x27dcc50_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.31, 4;
    %load/vec4 v0x27dcb70_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27dcb70_0, 0, 10;
    %load/vec4 v0x27dcc50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27dcc50_0, 0, 24;
    %load/vec4 v0x27dc7b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27dcc50_0, 4, 1;
    %load/vec4 v0x27dca10_0;
    %store/vec4 v0x27dc7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27dca10_0, 0, 1;
    %jmp T_30.32;
T_30.31 ;
    %load/vec4 v0x27dc7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.35, 9;
    %load/vec4 v0x27dca10_0;
    %load/vec4 v0x27dcab0_0;
    %or;
    %load/vec4 v0x27dcc50_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_30.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.33, 8;
    %load/vec4 v0x27dcc50_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27dcc50_0, 0, 24;
    %load/vec4 v0x27dcc50_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_30.36, 4;
    %load/vec4 v0x27dcb70_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27dcb70_0, 0, 10;
T_30.36 ;
T_30.33 ;
T_30.32 ;
T_30.30 ;
    %load/vec4 v0x27dcc50_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27dc950_0, 4, 23;
    %load/vec4 v0x27dcb70_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27dc950_0, 4, 8;
    %load/vec4 v0x27dcd30_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27dc950_0, 4, 1;
    %load/vec4 v0x27dcb70_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.40, 4;
    %load/vec4 v0x27dcc50_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27dc950_0, 4, 8;
T_30.38 ;
    %load/vec4 v0x27dcb70_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27dc950_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27dc950_0, 4, 8;
    %load/vec4 v0x27dcd30_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27dc950_0, 4, 1;
T_30.41 ;
T_30.19 ;
T_30.16 ;
T_30.11 ;
T_30.6 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x27d8060;
T_31 ;
Ewait_10 .event/or E_0x27d8260, E_0x0;
    %wait Ewait_10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27db600_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27db7c0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27da860_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27daea0_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27db960_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27db380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27db1c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27db6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27db540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27db880_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27db460_0, 0, 25;
    %load/vec4 v0x27da940_0;
    %flag_set/vec4 8;
    %jmp/1 T_31.2, 8;
    %load/vec4 v0x27daf80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.2;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x27da6e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.5, 9;
    %load/vec4 v0x27dad00_0;
    %and;
T_31.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.3, 8;
    %load/vec4 v0x27daa00_0;
    %load/vec4 v0x27db040_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_31.6, 8;
    %load/vec4 v0x27daa00_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_31.7, 8;
T_31.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_31.7, 8;
 ; End of false expr.
    %blend;
T_31.7;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x27da6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x27daa00_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0x27dad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v0x27db040_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x27daac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.14, 9;
    %load/vec4 v0x27db100_0;
    %and;
T_31.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x27daa00_0;
    %load/vec4 v0x27db040_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v0x27daac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.15, 8;
    %load/vec4 v0x27dab80_0;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.16;
T_31.15 ;
    %load/vec4 v0x27db100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.17, 8;
    %load/vec4 v0x27da500_0;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.18;
T_31.17 ;
    %load/vec4 v0x27da600_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27da780_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.20, 8;
T_31.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27da780_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.20, 8;
 ; End of false expr.
    %blend;
T_31.20;
    %store/vec4 v0x27da860_0, 0, 24;
    %load/vec4 v0x27dac40_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27dadc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.22, 8;
T_31.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27dadc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.22, 8;
 ; End of false expr.
    %blend;
T_31.22;
    %store/vec4 v0x27daea0_0, 0, 24;
    %load/vec4 v0x27dac40_0;
    %load/vec4 v0x27da600_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.23, 5;
    %load/vec4 v0x27da600_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27db380_0, 0, 32;
    %load/vec4 v0x27da600_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27dac40_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27db1c0_0, 0, 32;
    %load/vec4 v0x27daea0_0;
    %load/vec4 v0x27db1c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27daea0_0, 0, 24;
    %jmp T_31.24;
T_31.23 ;
    %load/vec4 v0x27dac40_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27db380_0, 0, 32;
    %load/vec4 v0x27dac40_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27da600_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27db1c0_0, 0, 32;
    %load/vec4 v0x27da860_0;
    %load/vec4 v0x27db1c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27da860_0, 0, 24;
T_31.24 ;
    %load/vec4 v0x27daa00_0;
    %load/vec4 v0x27db040_0;
    %cmp/e;
    %jmp/0xz  T_31.25, 4;
    %load/vec4 v0x27da860_0;
    %pad/u 25;
    %load/vec4 v0x27daea0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27db960_0, 0, 25;
    %load/vec4 v0x27daa00_0;
    %store/vec4 v0x27db7c0_0, 0, 1;
    %jmp T_31.26;
T_31.25 ;
    %load/vec4 v0x27daea0_0;
    %load/vec4 v0x27da860_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.27, 5;
    %load/vec4 v0x27da860_0;
    %pad/u 25;
    %load/vec4 v0x27daea0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27db960_0, 0, 25;
    %load/vec4 v0x27daa00_0;
    %store/vec4 v0x27db7c0_0, 0, 1;
    %jmp T_31.28;
T_31.27 ;
    %load/vec4 v0x27daea0_0;
    %pad/u 25;
    %load/vec4 v0x27da860_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27db960_0, 0, 25;
    %load/vec4 v0x27db040_0;
    %store/vec4 v0x27db7c0_0, 0, 1;
T_31.28 ;
T_31.26 ;
    %load/vec4 v0x27db380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.29, 4;
    %load/vec4 v0x27db960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.32;
T_31.31 ;
    %load/vec4 v0x27db960_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.33, 8;
    %load/vec4 v0x27db7c0_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27db960_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.34;
T_31.33 ;
    %load/vec4 v0x27db7c0_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27db960_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27db600_0, 0, 32;
T_31.34 ;
T_31.32 ;
    %jmp T_31.30;
T_31.29 ;
    %load/vec4 v0x27db380_0;
    %store/vec4 v0x27db6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27db540_0, 0, 1;
    %load/vec4 v0x27db960_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.35, 8;
    %load/vec4 v0x27db960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27db960_0, 0, 25;
    %load/vec4 v0x27db6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27db6e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27db540_0, 0, 1;
    %jmp T_31.36;
T_31.35 ;
    %load/vec4 v0x27db960_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27db540_0, 0, 1;
T_31.37 ;
T_31.36 ;
    %load/vec4 v0x27db540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27db2a0_0, 0, 32;
T_31.41 ;
    %load/vec4 v0x27db2a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_31.42, 5;
    %load/vec4 v0x27db960_0;
    %load/vec4 v0x27db2a0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.45, 9;
    %load/vec4 v0x27db540_0;
    %nor/r;
    %and;
T_31.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.43, 8;
    %load/vec4 v0x27db960_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27db2a0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27db960_0, 0, 25;
    %load/vec4 v0x27db6e0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27db2a0_0;
    %sub;
    %sub;
    %store/vec4 v0x27db6e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27db540_0, 0, 1;
T_31.43 ;
    %load/vec4 v0x27db2a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27db2a0_0, 0, 32;
    %jmp T_31.41;
T_31.42 ;
T_31.39 ;
    %load/vec4 v0x27db960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.47;
T_31.46 ;
    %load/vec4 v0x27db6e0_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.48, 5;
    %load/vec4 v0x27db7c0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.49;
T_31.48 ;
    %load/vec4 v0x27db6e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_31.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27db6e0_0;
    %sub;
    %store/vec4 v0x27db880_0, 0, 32;
    %load/vec4 v0x27db880_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.52, 5;
    %load/vec4 v0x27db7c0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27db600_0, 0, 32;
    %jmp T_31.53;
T_31.52 ;
    %load/vec4 v0x27db960_0;
    %load/vec4 v0x27db880_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27db460_0, 0, 25;
    %load/vec4 v0x27db7c0_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27db460_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27db600_0, 0, 32;
T_31.53 ;
    %jmp T_31.51;
T_31.50 ;
    %load/vec4 v0x27db7c0_0;
    %load/vec4 v0x27db6e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27db960_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27db600_0, 0, 32;
T_31.51 ;
T_31.49 ;
T_31.47 ;
T_31.30 ;
T_31.18 ;
T_31.16 ;
T_31.13 ;
T_31.11 ;
T_31.9 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x27d7760;
T_32 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27ddb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27dd3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27dd5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27dda60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27dd900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27dd7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ddbc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ddd90_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x27dd1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27dd3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27dd5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27dda60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27dd900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27dd7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ddbc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ddd90_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x27dd860_0;
    %assign/vec4 v0x27dd900_0, 0;
    %load/vec4 v0x27dd720_0;
    %assign/vec4 v0x27dd7c0_0, 0;
    %load/vec4 v0x27dd0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x27dd9a0_0;
    %assign/vec4 v0x27ddd90_0, 0;
    %load/vec4 v0x27dd9a0_0;
    %assign/vec4 v0x27dda60_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27dda60_0, 0;
T_32.5 ;
    %load/vec4 v0x27dd720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x27dd0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %load/vec4 v0x27dd9a0_0;
    %assign/vec4 v0x27ddbc0_0, 0;
    %jmp T_32.9;
T_32.8 ;
    %load/vec4 v0x27ddd90_0;
    %assign/vec4 v0x27ddbc0_0, 0;
T_32.9 ;
T_32.6 ;
    %load/vec4 v0x27dd860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %load/vec4 v0x27dd2b0_0;
    %assign/vec4 v0x27dd3c0_0, 0;
    %load/vec4 v0x27dcf10_0;
    %assign/vec4 v0x27dd5b0_0, 0;
    %jmp T_32.11;
T_32.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27dd900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27dd5b0_0, 0;
T_32.11 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x27e23f0;
T_33 ;
    %wait E_0x27e28d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e3280_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e3660_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27e34a0_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27e31a0_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27e3580_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e30e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e3340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e33e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27e29b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e2b80_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27e2d30_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e2f40_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27e29b0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27e2ac0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27e2d30_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27e2e60_0, 0, 10;
    %load/vec4 v0x27e29b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27e2c70_0, 0, 1;
    %load/vec4 v0x27e2d30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27e3020_0, 0, 1;
    %load/vec4 v0x27e2ac0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.3, 4;
    %load/vec4 v0x27e2b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.3;
    %flag_set/vec4 8;
    %jmp/1 T_33.2, 8;
    %load/vec4 v0x27e2e60_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.4, 4;
    %load/vec4 v0x27e2f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_33.2;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27e3280_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x27e2ac0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_33.5, 4;
    %load/vec4 v0x27e2e60_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.9, 4;
    %load/vec4 v0x27e2f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27e3280_0, 0, 32;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v0x27e2c70_0;
    %load/vec4 v0x27e3020_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e3280_0, 0, 32;
T_33.8 ;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v0x27e2e60_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_33.10, 4;
    %load/vec4 v0x27e2ac0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.14, 4;
    %load/vec4 v0x27e2b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27e3280_0, 0, 32;
    %jmp T_33.13;
T_33.12 ;
    %load/vec4 v0x27e2c70_0;
    %load/vec4 v0x27e3020_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e3280_0, 0, 32;
T_33.13 ;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x27e2ac0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.17, 4;
    %load/vec4 v0x27e2b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.15, 8;
    %load/vec4 v0x27e2c70_0;
    %load/vec4 v0x27e3020_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e3280_0, 0, 32;
    %jmp T_33.16;
T_33.15 ;
    %load/vec4 v0x27e2e60_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.20, 4;
    %load/vec4 v0x27e2f40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.18, 8;
    %load/vec4 v0x27e2c70_0;
    %load/vec4 v0x27e3020_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e3280_0, 0, 32;
    %jmp T_33.19;
T_33.18 ;
    %load/vec4 v0x27e2ac0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_33.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27e2ac0_0, 0, 10;
    %jmp T_33.22;
T_33.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e2b80_0, 4, 1;
T_33.22 ;
    %load/vec4 v0x27e2e60_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_33.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27e2e60_0, 0, 10;
    %jmp T_33.24;
T_33.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e2f40_0, 4, 1;
T_33.24 ;
    %load/vec4 v0x27e2b80_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.25, 8;
    %load/vec4 v0x27e2b80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27e2b80_0, 0, 24;
    %load/vec4 v0x27e2ac0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27e2ac0_0, 0, 10;
T_33.25 ;
    %load/vec4 v0x27e2f40_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.27, 8;
    %load/vec4 v0x27e2f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27e2f40_0, 0, 24;
    %load/vec4 v0x27e2e60_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27e2e60_0, 0, 10;
T_33.27 ;
    %load/vec4 v0x27e2c70_0;
    %load/vec4 v0x27e3020_0;
    %xor;
    %store/vec4 v0x27e3660_0, 0, 1;
    %load/vec4 v0x27e2ac0_0;
    %load/vec4 v0x27e2e60_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27e34a0_0, 0, 10;
    %load/vec4 v0x27e2b80_0;
    %pad/u 50;
    %load/vec4 v0x27e2f40_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27e31a0_0, 0, 50;
    %load/vec4 v0x27e31a0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27e3580_0, 0, 24;
    %load/vec4 v0x27e31a0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27e30e0_0, 0, 1;
    %load/vec4 v0x27e31a0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27e3340_0, 0, 1;
    %load/vec4 v0x27e31a0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27e33e0_0, 0, 1;
    %load/vec4 v0x27e34a0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_33.29, 5;
    %load/vec4 v0x27e34a0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27e34a0_0;
    %sub;
    %add;
    %store/vec4 v0x27e34a0_0, 0, 10;
    %load/vec4 v0x27e3580_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27e34a0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27e3580_0, 0, 24;
    %load/vec4 v0x27e3580_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27e30e0_0, 0, 1;
    %load/vec4 v0x27e30e0_0;
    %store/vec4 v0x27e3340_0, 0, 1;
    %load/vec4 v0x27e33e0_0;
    %load/vec4 v0x27e3340_0;
    %or;
    %store/vec4 v0x27e33e0_0, 0, 1;
    %jmp T_33.30;
T_33.29 ;
    %load/vec4 v0x27e3580_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.31, 4;
    %load/vec4 v0x27e34a0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27e34a0_0, 0, 10;
    %load/vec4 v0x27e3580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27e3580_0, 0, 24;
    %load/vec4 v0x27e30e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e3580_0, 4, 1;
    %load/vec4 v0x27e3340_0;
    %store/vec4 v0x27e30e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e3340_0, 0, 1;
    %jmp T_33.32;
T_33.31 ;
    %load/vec4 v0x27e30e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.35, 9;
    %load/vec4 v0x27e3340_0;
    %load/vec4 v0x27e33e0_0;
    %or;
    %load/vec4 v0x27e3580_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_33.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.33, 8;
    %load/vec4 v0x27e3580_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27e3580_0, 0, 24;
    %load/vec4 v0x27e3580_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_33.36, 4;
    %load/vec4 v0x27e34a0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27e34a0_0, 0, 10;
T_33.36 ;
T_33.33 ;
T_33.32 ;
T_33.30 ;
    %load/vec4 v0x27e3580_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e3280_0, 4, 23;
    %load/vec4 v0x27e34a0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e3280_0, 4, 8;
    %load/vec4 v0x27e3660_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e3280_0, 4, 1;
    %load/vec4 v0x27e34a0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.40, 4;
    %load/vec4 v0x27e3580_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e3280_0, 4, 8;
T_33.38 ;
    %load/vec4 v0x27e34a0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e3280_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e3280_0, 4, 8;
    %load/vec4 v0x27e3660_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e3280_0, 4, 1;
T_33.41 ;
T_33.19 ;
T_33.16 ;
T_33.11 ;
T_33.6 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x27de990;
T_34 ;
Ewait_11 .event/or E_0x27deb90, E_0x0;
    %wait Ewait_11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e20f0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27e1190_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27e17d0_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27e2290_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e1cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e1af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e2010_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e1e70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e21b0_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27e1d90_0, 0, 25;
    %load/vec4 v0x27e1270_0;
    %flag_set/vec4 8;
    %jmp/1 T_34.2, 8;
    %load/vec4 v0x27e18b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_34.2;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x27e1010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.5, 9;
    %load/vec4 v0x27e1630_0;
    %and;
T_34.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.3, 8;
    %load/vec4 v0x27e1330_0;
    %load/vec4 v0x27e1970_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_34.6, 8;
    %load/vec4 v0x27e1330_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_34.7, 8;
T_34.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_34.7, 8;
 ; End of false expr.
    %blend;
T_34.7;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0x27e1010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.8, 8;
    %load/vec4 v0x27e1330_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.9;
T_34.8 ;
    %load/vec4 v0x27e1630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.10, 8;
    %load/vec4 v0x27e1970_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.11;
T_34.10 ;
    %load/vec4 v0x27e13f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.14, 9;
    %load/vec4 v0x27e1a30_0;
    %and;
T_34.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.12, 8;
    %load/vec4 v0x27e1330_0;
    %load/vec4 v0x27e1970_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.13;
T_34.12 ;
    %load/vec4 v0x27e13f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %load/vec4 v0x27e14b0_0;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.16;
T_34.15 ;
    %load/vec4 v0x27e1a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.17, 8;
    %load/vec4 v0x27e0e30_0;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.18;
T_34.17 ;
    %load/vec4 v0x27e0f30_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_34.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27e10b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_34.20, 8;
T_34.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27e10b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_34.20, 8;
 ; End of false expr.
    %blend;
T_34.20;
    %store/vec4 v0x27e1190_0, 0, 24;
    %load/vec4 v0x27e1570_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_34.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27e16f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_34.22, 8;
T_34.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27e16f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_34.22, 8;
 ; End of false expr.
    %blend;
T_34.22;
    %store/vec4 v0x27e17d0_0, 0, 24;
    %load/vec4 v0x27e1570_0;
    %load/vec4 v0x27e0f30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.23, 5;
    %load/vec4 v0x27e0f30_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27e1cb0_0, 0, 32;
    %load/vec4 v0x27e0f30_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27e1570_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27e1af0_0, 0, 32;
    %load/vec4 v0x27e17d0_0;
    %load/vec4 v0x27e1af0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27e17d0_0, 0, 24;
    %jmp T_34.24;
T_34.23 ;
    %load/vec4 v0x27e1570_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27e1cb0_0, 0, 32;
    %load/vec4 v0x27e1570_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27e0f30_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27e1af0_0, 0, 32;
    %load/vec4 v0x27e1190_0;
    %load/vec4 v0x27e1af0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27e1190_0, 0, 24;
T_34.24 ;
    %load/vec4 v0x27e1330_0;
    %load/vec4 v0x27e1970_0;
    %cmp/e;
    %jmp/0xz  T_34.25, 4;
    %load/vec4 v0x27e1190_0;
    %pad/u 25;
    %load/vec4 v0x27e17d0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27e2290_0, 0, 25;
    %load/vec4 v0x27e1330_0;
    %store/vec4 v0x27e20f0_0, 0, 1;
    %jmp T_34.26;
T_34.25 ;
    %load/vec4 v0x27e17d0_0;
    %load/vec4 v0x27e1190_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.27, 5;
    %load/vec4 v0x27e1190_0;
    %pad/u 25;
    %load/vec4 v0x27e17d0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27e2290_0, 0, 25;
    %load/vec4 v0x27e1330_0;
    %store/vec4 v0x27e20f0_0, 0, 1;
    %jmp T_34.28;
T_34.27 ;
    %load/vec4 v0x27e17d0_0;
    %pad/u 25;
    %load/vec4 v0x27e1190_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27e2290_0, 0, 25;
    %load/vec4 v0x27e1970_0;
    %store/vec4 v0x27e20f0_0, 0, 1;
T_34.28 ;
T_34.26 ;
    %load/vec4 v0x27e1cb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.29, 4;
    %load/vec4 v0x27e2290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.32;
T_34.31 ;
    %load/vec4 v0x27e2290_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.33, 8;
    %load/vec4 v0x27e20f0_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27e2290_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.34;
T_34.33 ;
    %load/vec4 v0x27e20f0_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27e2290_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e1f30_0, 0, 32;
T_34.34 ;
T_34.32 ;
    %jmp T_34.30;
T_34.29 ;
    %load/vec4 v0x27e1cb0_0;
    %store/vec4 v0x27e2010_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e1e70_0, 0, 1;
    %load/vec4 v0x27e2290_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.35, 8;
    %load/vec4 v0x27e2290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27e2290_0, 0, 25;
    %load/vec4 v0x27e2010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27e2010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e1e70_0, 0, 1;
    %jmp T_34.36;
T_34.35 ;
    %load/vec4 v0x27e2290_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e1e70_0, 0, 1;
T_34.37 ;
T_34.36 ;
    %load/vec4 v0x27e1e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27e1bd0_0, 0, 32;
T_34.41 ;
    %load/vec4 v0x27e1bd0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_34.42, 5;
    %load/vec4 v0x27e2290_0;
    %load/vec4 v0x27e1bd0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.45, 9;
    %load/vec4 v0x27e1e70_0;
    %nor/r;
    %and;
T_34.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.43, 8;
    %load/vec4 v0x27e2290_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27e1bd0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27e2290_0, 0, 25;
    %load/vec4 v0x27e2010_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27e1bd0_0;
    %sub;
    %sub;
    %store/vec4 v0x27e2010_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e1e70_0, 0, 1;
T_34.43 ;
    %load/vec4 v0x27e1bd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27e1bd0_0, 0, 32;
    %jmp T_34.41;
T_34.42 ;
T_34.39 ;
    %load/vec4 v0x27e2290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.47;
T_34.46 ;
    %load/vec4 v0x27e2010_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_34.48, 5;
    %load/vec4 v0x27e20f0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.49;
T_34.48 ;
    %load/vec4 v0x27e2010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_34.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27e2010_0;
    %sub;
    %store/vec4 v0x27e21b0_0, 0, 32;
    %load/vec4 v0x27e21b0_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_34.52, 5;
    %load/vec4 v0x27e20f0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e1f30_0, 0, 32;
    %jmp T_34.53;
T_34.52 ;
    %load/vec4 v0x27e2290_0;
    %load/vec4 v0x27e21b0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27e1d90_0, 0, 25;
    %load/vec4 v0x27e20f0_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27e1d90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e1f30_0, 0, 32;
T_34.53 ;
    %jmp T_34.51;
T_34.50 ;
    %load/vec4 v0x27e20f0_0;
    %load/vec4 v0x27e2010_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27e2290_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e1f30_0, 0, 32;
T_34.51 ;
T_34.49 ;
T_34.47 ;
T_34.30 ;
T_34.18 ;
T_34.16 ;
T_34.13 ;
T_34.11 ;
T_34.9 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x27de090;
T_35 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27e4450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e3cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e3ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e4390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e4230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e40f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e44f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e46c0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x27e3af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e3cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e3ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e4390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e4230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e40f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e44f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e46c0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x27e4190_0;
    %assign/vec4 v0x27e4230_0, 0;
    %load/vec4 v0x27e4050_0;
    %assign/vec4 v0x27e40f0_0, 0;
    %load/vec4 v0x27e3a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x27e42d0_0;
    %assign/vec4 v0x27e46c0_0, 0;
    %load/vec4 v0x27e42d0_0;
    %assign/vec4 v0x27e4390_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e4390_0, 0;
T_35.5 ;
    %load/vec4 v0x27e4050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x27e3a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %load/vec4 v0x27e42d0_0;
    %assign/vec4 v0x27e44f0_0, 0;
    %jmp T_35.9;
T_35.8 ;
    %load/vec4 v0x27e46c0_0;
    %assign/vec4 v0x27e44f0_0, 0;
T_35.9 ;
T_35.6 ;
    %load/vec4 v0x27e4190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.10, 8;
    %load/vec4 v0x27e3be0_0;
    %assign/vec4 v0x27e3cf0_0, 0;
    %load/vec4 v0x27e3840_0;
    %assign/vec4 v0x27e3ee0_0, 0;
    %jmp T_35.11;
T_35.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e4230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27e3ee0_0, 0;
T_35.11 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x27e8d20;
T_36 ;
    %wait E_0x27e9200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e9bc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e9fa0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27e9de0_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27e9ae0_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27e9ec0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e9a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e9c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e9d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27e92e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e94c0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27e9670_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e9880_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27e92e0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27e93e0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27e9670_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27e97a0_0, 0, 10;
    %load/vec4 v0x27e92e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27e95b0_0, 0, 1;
    %load/vec4 v0x27e9670_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27e9960_0, 0, 1;
    %load/vec4 v0x27e93e0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.3, 4;
    %load/vec4 v0x27e94c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.3;
    %flag_set/vec4 8;
    %jmp/1 T_36.2, 8;
    %load/vec4 v0x27e97a0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.4, 4;
    %load/vec4 v0x27e9880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_36.2;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27e9bc0_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x27e93e0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_36.5, 4;
    %load/vec4 v0x27e97a0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.9, 4;
    %load/vec4 v0x27e9880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27e9bc0_0, 0, 32;
    %jmp T_36.8;
T_36.7 ;
    %load/vec4 v0x27e95b0_0;
    %load/vec4 v0x27e9960_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e9bc0_0, 0, 32;
T_36.8 ;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v0x27e97a0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_36.10, 4;
    %load/vec4 v0x27e93e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.14, 4;
    %load/vec4 v0x27e94c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27e9bc0_0, 0, 32;
    %jmp T_36.13;
T_36.12 ;
    %load/vec4 v0x27e95b0_0;
    %load/vec4 v0x27e9960_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e9bc0_0, 0, 32;
T_36.13 ;
    %jmp T_36.11;
T_36.10 ;
    %load/vec4 v0x27e93e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.17, 4;
    %load/vec4 v0x27e94c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.15, 8;
    %load/vec4 v0x27e95b0_0;
    %load/vec4 v0x27e9960_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e9bc0_0, 0, 32;
    %jmp T_36.16;
T_36.15 ;
    %load/vec4 v0x27e97a0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.20, 4;
    %load/vec4 v0x27e9880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.18, 8;
    %load/vec4 v0x27e95b0_0;
    %load/vec4 v0x27e9960_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e9bc0_0, 0, 32;
    %jmp T_36.19;
T_36.18 ;
    %load/vec4 v0x27e93e0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_36.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27e93e0_0, 0, 10;
    %jmp T_36.22;
T_36.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e94c0_0, 4, 1;
T_36.22 ;
    %load/vec4 v0x27e97a0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_36.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27e97a0_0, 0, 10;
    %jmp T_36.24;
T_36.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e9880_0, 4, 1;
T_36.24 ;
    %load/vec4 v0x27e94c0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.25, 8;
    %load/vec4 v0x27e94c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27e94c0_0, 0, 24;
    %load/vec4 v0x27e93e0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27e93e0_0, 0, 10;
T_36.25 ;
    %load/vec4 v0x27e9880_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.27, 8;
    %load/vec4 v0x27e9880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27e9880_0, 0, 24;
    %load/vec4 v0x27e97a0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27e97a0_0, 0, 10;
T_36.27 ;
    %load/vec4 v0x27e95b0_0;
    %load/vec4 v0x27e9960_0;
    %xor;
    %store/vec4 v0x27e9fa0_0, 0, 1;
    %load/vec4 v0x27e93e0_0;
    %load/vec4 v0x27e97a0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27e9de0_0, 0, 10;
    %load/vec4 v0x27e94c0_0;
    %pad/u 50;
    %load/vec4 v0x27e9880_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27e9ae0_0, 0, 50;
    %load/vec4 v0x27e9ae0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27e9ec0_0, 0, 24;
    %load/vec4 v0x27e9ae0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27e9a20_0, 0, 1;
    %load/vec4 v0x27e9ae0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27e9c80_0, 0, 1;
    %load/vec4 v0x27e9ae0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27e9d20_0, 0, 1;
    %load/vec4 v0x27e9de0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_36.29, 5;
    %load/vec4 v0x27e9de0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27e9de0_0;
    %sub;
    %add;
    %store/vec4 v0x27e9de0_0, 0, 10;
    %load/vec4 v0x27e9ec0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27e9de0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27e9ec0_0, 0, 24;
    %load/vec4 v0x27e9ec0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27e9a20_0, 0, 1;
    %load/vec4 v0x27e9a20_0;
    %store/vec4 v0x27e9c80_0, 0, 1;
    %load/vec4 v0x27e9d20_0;
    %load/vec4 v0x27e9c80_0;
    %or;
    %store/vec4 v0x27e9d20_0, 0, 1;
    %jmp T_36.30;
T_36.29 ;
    %load/vec4 v0x27e9ec0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.31, 4;
    %load/vec4 v0x27e9de0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27e9de0_0, 0, 10;
    %load/vec4 v0x27e9ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27e9ec0_0, 0, 24;
    %load/vec4 v0x27e9a20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e9ec0_0, 4, 1;
    %load/vec4 v0x27e9c80_0;
    %store/vec4 v0x27e9a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e9c80_0, 0, 1;
    %jmp T_36.32;
T_36.31 ;
    %load/vec4 v0x27e9a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.35, 9;
    %load/vec4 v0x27e9c80_0;
    %load/vec4 v0x27e9d20_0;
    %or;
    %load/vec4 v0x27e9ec0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_36.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.33, 8;
    %load/vec4 v0x27e9ec0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27e9ec0_0, 0, 24;
    %load/vec4 v0x27e9ec0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_36.36, 4;
    %load/vec4 v0x27e9de0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27e9de0_0, 0, 10;
T_36.36 ;
T_36.33 ;
T_36.32 ;
T_36.30 ;
    %load/vec4 v0x27e9ec0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e9bc0_0, 4, 23;
    %load/vec4 v0x27e9de0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e9bc0_0, 4, 8;
    %load/vec4 v0x27e9fa0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e9bc0_0, 4, 1;
    %load/vec4 v0x27e9de0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.40, 4;
    %load/vec4 v0x27e9ec0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e9bc0_0, 4, 8;
T_36.38 ;
    %load/vec4 v0x27e9de0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e9bc0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e9bc0_0, 4, 8;
    %load/vec4 v0x27e9fa0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e9bc0_0, 4, 1;
T_36.41 ;
T_36.19 ;
T_36.16 ;
T_36.11 ;
T_36.6 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x27e52c0;
T_37 ;
Ewait_12 .event/or E_0x27e54c0, E_0x0;
    %wait Ewait_12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e8860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e8a20_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27e7ac0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27e8100_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27e8bc0_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e85e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e8420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e8940_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e87a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e8ae0_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27e86c0_0, 0, 25;
    %load/vec4 v0x27e7ba0_0;
    %flag_set/vec4 8;
    %jmp/1 T_37.2, 8;
    %load/vec4 v0x27e81e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_37.2;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x27e7940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.5, 9;
    %load/vec4 v0x27e7f60_0;
    %and;
T_37.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.3, 8;
    %load/vec4 v0x27e7c60_0;
    %load/vec4 v0x27e82a0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_37.6, 8;
    %load/vec4 v0x27e7c60_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_37.7, 8;
T_37.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_37.7, 8;
 ; End of false expr.
    %blend;
T_37.7;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0x27e7940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %load/vec4 v0x27e7c60_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v0x27e7f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.10, 8;
    %load/vec4 v0x27e82a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x27e7d20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.14, 9;
    %load/vec4 v0x27e8360_0;
    %and;
T_37.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.12, 8;
    %load/vec4 v0x27e7c60_0;
    %load/vec4 v0x27e82a0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.13;
T_37.12 ;
    %load/vec4 v0x27e7d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.15, 8;
    %load/vec4 v0x27e7de0_0;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.16;
T_37.15 ;
    %load/vec4 v0x27e8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.17, 8;
    %load/vec4 v0x27e7760_0;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.18;
T_37.17 ;
    %load/vec4 v0x27e7860_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_37.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27e79e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_37.20, 8;
T_37.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27e79e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_37.20, 8;
 ; End of false expr.
    %blend;
T_37.20;
    %store/vec4 v0x27e7ac0_0, 0, 24;
    %load/vec4 v0x27e7ea0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_37.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27e8020_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_37.22, 8;
T_37.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27e8020_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_37.22, 8;
 ; End of false expr.
    %blend;
T_37.22;
    %store/vec4 v0x27e8100_0, 0, 24;
    %load/vec4 v0x27e7ea0_0;
    %load/vec4 v0x27e7860_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.23, 5;
    %load/vec4 v0x27e7860_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27e85e0_0, 0, 32;
    %load/vec4 v0x27e7860_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27e7ea0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27e8420_0, 0, 32;
    %load/vec4 v0x27e8100_0;
    %load/vec4 v0x27e8420_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27e8100_0, 0, 24;
    %jmp T_37.24;
T_37.23 ;
    %load/vec4 v0x27e7ea0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27e85e0_0, 0, 32;
    %load/vec4 v0x27e7ea0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27e7860_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27e8420_0, 0, 32;
    %load/vec4 v0x27e7ac0_0;
    %load/vec4 v0x27e8420_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27e7ac0_0, 0, 24;
T_37.24 ;
    %load/vec4 v0x27e7c60_0;
    %load/vec4 v0x27e82a0_0;
    %cmp/e;
    %jmp/0xz  T_37.25, 4;
    %load/vec4 v0x27e7ac0_0;
    %pad/u 25;
    %load/vec4 v0x27e8100_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27e8bc0_0, 0, 25;
    %load/vec4 v0x27e7c60_0;
    %store/vec4 v0x27e8a20_0, 0, 1;
    %jmp T_37.26;
T_37.25 ;
    %load/vec4 v0x27e8100_0;
    %load/vec4 v0x27e7ac0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.27, 5;
    %load/vec4 v0x27e7ac0_0;
    %pad/u 25;
    %load/vec4 v0x27e8100_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27e8bc0_0, 0, 25;
    %load/vec4 v0x27e7c60_0;
    %store/vec4 v0x27e8a20_0, 0, 1;
    %jmp T_37.28;
T_37.27 ;
    %load/vec4 v0x27e8100_0;
    %pad/u 25;
    %load/vec4 v0x27e7ac0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27e8bc0_0, 0, 25;
    %load/vec4 v0x27e82a0_0;
    %store/vec4 v0x27e8a20_0, 0, 1;
T_37.28 ;
T_37.26 ;
    %load/vec4 v0x27e85e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.29, 4;
    %load/vec4 v0x27e8bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.32;
T_37.31 ;
    %load/vec4 v0x27e8bc0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.33, 8;
    %load/vec4 v0x27e8a20_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27e8bc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.34;
T_37.33 ;
    %load/vec4 v0x27e8a20_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27e8bc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e8860_0, 0, 32;
T_37.34 ;
T_37.32 ;
    %jmp T_37.30;
T_37.29 ;
    %load/vec4 v0x27e85e0_0;
    %store/vec4 v0x27e8940_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e87a0_0, 0, 1;
    %load/vec4 v0x27e8bc0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.35, 8;
    %load/vec4 v0x27e8bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27e8bc0_0, 0, 25;
    %load/vec4 v0x27e8940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27e8940_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e87a0_0, 0, 1;
    %jmp T_37.36;
T_37.35 ;
    %load/vec4 v0x27e8bc0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e87a0_0, 0, 1;
T_37.37 ;
T_37.36 ;
    %load/vec4 v0x27e87a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27e8500_0, 0, 32;
T_37.41 ;
    %load/vec4 v0x27e8500_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_37.42, 5;
    %load/vec4 v0x27e8bc0_0;
    %load/vec4 v0x27e8500_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.45, 9;
    %load/vec4 v0x27e87a0_0;
    %nor/r;
    %and;
T_37.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.43, 8;
    %load/vec4 v0x27e8bc0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27e8500_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27e8bc0_0, 0, 25;
    %load/vec4 v0x27e8940_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27e8500_0;
    %sub;
    %sub;
    %store/vec4 v0x27e8940_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e87a0_0, 0, 1;
T_37.43 ;
    %load/vec4 v0x27e8500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27e8500_0, 0, 32;
    %jmp T_37.41;
T_37.42 ;
T_37.39 ;
    %load/vec4 v0x27e8bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.47;
T_37.46 ;
    %load/vec4 v0x27e8940_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.48, 5;
    %load/vec4 v0x27e8a20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.49;
T_37.48 ;
    %load/vec4 v0x27e8940_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_37.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27e8940_0;
    %sub;
    %store/vec4 v0x27e8ae0_0, 0, 32;
    %load/vec4 v0x27e8ae0_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.52, 5;
    %load/vec4 v0x27e8a20_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27e8860_0, 0, 32;
    %jmp T_37.53;
T_37.52 ;
    %load/vec4 v0x27e8bc0_0;
    %load/vec4 v0x27e8ae0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27e86c0_0, 0, 25;
    %load/vec4 v0x27e8a20_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27e86c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e8860_0, 0, 32;
T_37.53 ;
    %jmp T_37.51;
T_37.50 ;
    %load/vec4 v0x27e8a20_0;
    %load/vec4 v0x27e8940_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27e8bc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27e8860_0, 0, 32;
T_37.51 ;
T_37.49 ;
T_37.47 ;
T_37.30 ;
T_37.18 ;
T_37.16 ;
T_37.13 ;
T_37.11 ;
T_37.9 ;
T_37.4 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x27e49c0;
T_38 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27ead10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ea590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ea760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27eac50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27eaad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ea970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27eadb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27eafb0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x27ea3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ea590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ea760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27eac50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27eaad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ea970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27eadb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27eafb0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x27eaa10_0;
    %assign/vec4 v0x27eaad0_0, 0;
    %load/vec4 v0x27ea8d0_0;
    %assign/vec4 v0x27ea970_0, 0;
    %load/vec4 v0x27ea340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x27eab90_0;
    %assign/vec4 v0x27eafb0_0, 0;
    %load/vec4 v0x27eab90_0;
    %assign/vec4 v0x27eac50_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27eac50_0, 0;
T_38.5 ;
    %load/vec4 v0x27ea8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x27ea340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %load/vec4 v0x27eab90_0;
    %assign/vec4 v0x27eadb0_0, 0;
    %jmp T_38.9;
T_38.8 ;
    %load/vec4 v0x27eafb0_0;
    %assign/vec4 v0x27eadb0_0, 0;
T_38.9 ;
T_38.6 ;
    %load/vec4 v0x27eaa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
    %load/vec4 v0x27ea4d0_0;
    %assign/vec4 v0x27ea590_0, 0;
    %load/vec4 v0x27ea180_0;
    %assign/vec4 v0x27ea760_0, 0;
    %jmp T_38.11;
T_38.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27eaad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27ea760_0, 0;
T_38.11 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x27ef640;
T_39 ;
    %wait E_0x27efb20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f04d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f08b0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27f06f0_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27f03f0_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27f07d0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f0330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f0590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f0630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27efc00_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27efdd0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27eff80_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27f0190_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27efc00_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27efd10_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27eff80_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27f00b0_0, 0, 10;
    %load/vec4 v0x27efc00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27efec0_0, 0, 1;
    %load/vec4 v0x27eff80_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27f0270_0, 0, 1;
    %load/vec4 v0x27efd10_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.3, 4;
    %load/vec4 v0x27efdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_39.3;
    %flag_set/vec4 8;
    %jmp/1 T_39.2, 8;
    %load/vec4 v0x27f00b0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.4, 4;
    %load/vec4 v0x27f0190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_39.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_39.2;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27f04d0_0, 0, 32;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x27efd10_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_39.5, 4;
    %load/vec4 v0x27f00b0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.9, 4;
    %load/vec4 v0x27f0190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27f04d0_0, 0, 32;
    %jmp T_39.8;
T_39.7 ;
    %load/vec4 v0x27efec0_0;
    %load/vec4 v0x27f0270_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f04d0_0, 0, 32;
T_39.8 ;
    %jmp T_39.6;
T_39.5 ;
    %load/vec4 v0x27f00b0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_39.10, 4;
    %load/vec4 v0x27efd10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.14, 4;
    %load/vec4 v0x27efdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27f04d0_0, 0, 32;
    %jmp T_39.13;
T_39.12 ;
    %load/vec4 v0x27efec0_0;
    %load/vec4 v0x27f0270_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f04d0_0, 0, 32;
T_39.13 ;
    %jmp T_39.11;
T_39.10 ;
    %load/vec4 v0x27efd10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.17, 4;
    %load/vec4 v0x27efdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.15, 8;
    %load/vec4 v0x27efec0_0;
    %load/vec4 v0x27f0270_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f04d0_0, 0, 32;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0x27f00b0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.20, 4;
    %load/vec4 v0x27f0190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.18, 8;
    %load/vec4 v0x27efec0_0;
    %load/vec4 v0x27f0270_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f04d0_0, 0, 32;
    %jmp T_39.19;
T_39.18 ;
    %load/vec4 v0x27efd10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27efd10_0, 0, 10;
    %jmp T_39.22;
T_39.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27efdd0_0, 4, 1;
T_39.22 ;
    %load/vec4 v0x27f00b0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_39.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27f00b0_0, 0, 10;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f0190_0, 4, 1;
T_39.24 ;
    %load/vec4 v0x27efdd0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.25, 8;
    %load/vec4 v0x27efdd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27efdd0_0, 0, 24;
    %load/vec4 v0x27efd10_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27efd10_0, 0, 10;
T_39.25 ;
    %load/vec4 v0x27f0190_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.27, 8;
    %load/vec4 v0x27f0190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27f0190_0, 0, 24;
    %load/vec4 v0x27f00b0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27f00b0_0, 0, 10;
T_39.27 ;
    %load/vec4 v0x27efec0_0;
    %load/vec4 v0x27f0270_0;
    %xor;
    %store/vec4 v0x27f08b0_0, 0, 1;
    %load/vec4 v0x27efd10_0;
    %load/vec4 v0x27f00b0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27f06f0_0, 0, 10;
    %load/vec4 v0x27efdd0_0;
    %pad/u 50;
    %load/vec4 v0x27f0190_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27f03f0_0, 0, 50;
    %load/vec4 v0x27f03f0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27f07d0_0, 0, 24;
    %load/vec4 v0x27f03f0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27f0330_0, 0, 1;
    %load/vec4 v0x27f03f0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27f0590_0, 0, 1;
    %load/vec4 v0x27f03f0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27f0630_0, 0, 1;
    %load/vec4 v0x27f06f0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_39.29, 5;
    %load/vec4 v0x27f06f0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27f06f0_0;
    %sub;
    %add;
    %store/vec4 v0x27f06f0_0, 0, 10;
    %load/vec4 v0x27f07d0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27f06f0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27f07d0_0, 0, 24;
    %load/vec4 v0x27f07d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27f0330_0, 0, 1;
    %load/vec4 v0x27f0330_0;
    %store/vec4 v0x27f0590_0, 0, 1;
    %load/vec4 v0x27f0630_0;
    %load/vec4 v0x27f0590_0;
    %or;
    %store/vec4 v0x27f0630_0, 0, 1;
    %jmp T_39.30;
T_39.29 ;
    %load/vec4 v0x27f07d0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.31, 4;
    %load/vec4 v0x27f06f0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27f06f0_0, 0, 10;
    %load/vec4 v0x27f07d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27f07d0_0, 0, 24;
    %load/vec4 v0x27f0330_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f07d0_0, 4, 1;
    %load/vec4 v0x27f0590_0;
    %store/vec4 v0x27f0330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f0590_0, 0, 1;
    %jmp T_39.32;
T_39.31 ;
    %load/vec4 v0x27f0330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.35, 9;
    %load/vec4 v0x27f0590_0;
    %load/vec4 v0x27f0630_0;
    %or;
    %load/vec4 v0x27f07d0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_39.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.33, 8;
    %load/vec4 v0x27f07d0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27f07d0_0, 0, 24;
    %load/vec4 v0x27f07d0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_39.36, 4;
    %load/vec4 v0x27f06f0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27f06f0_0, 0, 10;
T_39.36 ;
T_39.33 ;
T_39.32 ;
T_39.30 ;
    %load/vec4 v0x27f07d0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f04d0_0, 4, 23;
    %load/vec4 v0x27f06f0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f04d0_0, 4, 8;
    %load/vec4 v0x27f08b0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f04d0_0, 4, 1;
    %load/vec4 v0x27f06f0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.40, 4;
    %load/vec4 v0x27f07d0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f04d0_0, 4, 8;
T_39.38 ;
    %load/vec4 v0x27f06f0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_39.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f04d0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f04d0_0, 4, 8;
    %load/vec4 v0x27f08b0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f04d0_0, 4, 1;
T_39.41 ;
T_39.19 ;
T_39.16 ;
T_39.11 ;
T_39.6 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x27ebbe0;
T_40 ;
Ewait_13 .event/or E_0x27ebde0, E_0x0;
    %wait Ewait_13;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ef180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ef340_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27ee3e0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27eea20_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27ef4e0_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27eef00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27eed40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ef260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ef0c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ef400_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27eefe0_0, 0, 25;
    %load/vec4 v0x27ee4c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_40.2, 8;
    %load/vec4 v0x27eeb00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_40.2;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x27ee260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.5, 9;
    %load/vec4 v0x27ee880_0;
    %and;
T_40.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.3, 8;
    %load/vec4 v0x27ee580_0;
    %load/vec4 v0x27eebc0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_40.6, 8;
    %load/vec4 v0x27ee580_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_40.7, 8;
T_40.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_40.7, 8;
 ; End of false expr.
    %blend;
T_40.7;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0x27ee260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %load/vec4 v0x27ee580_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x27ee880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %load/vec4 v0x27eebc0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.11;
T_40.10 ;
    %load/vec4 v0x27ee640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.14, 9;
    %load/vec4 v0x27eec80_0;
    %and;
T_40.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %load/vec4 v0x27ee580_0;
    %load/vec4 v0x27eebc0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.13;
T_40.12 ;
    %load/vec4 v0x27ee640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.15, 8;
    %load/vec4 v0x27ee700_0;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0x27eec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.17, 8;
    %load/vec4 v0x27ee080_0;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.18;
T_40.17 ;
    %load/vec4 v0x27ee180_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_40.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27ee300_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.20, 8;
T_40.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27ee300_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.20, 8;
 ; End of false expr.
    %blend;
T_40.20;
    %store/vec4 v0x27ee3e0_0, 0, 24;
    %load/vec4 v0x27ee7c0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_40.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27ee940_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.22, 8;
T_40.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27ee940_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.22, 8;
 ; End of false expr.
    %blend;
T_40.22;
    %store/vec4 v0x27eea20_0, 0, 24;
    %load/vec4 v0x27ee7c0_0;
    %load/vec4 v0x27ee180_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_40.23, 5;
    %load/vec4 v0x27ee180_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27eef00_0, 0, 32;
    %load/vec4 v0x27ee180_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27ee7c0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27eed40_0, 0, 32;
    %load/vec4 v0x27eea20_0;
    %load/vec4 v0x27eed40_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27eea20_0, 0, 24;
    %jmp T_40.24;
T_40.23 ;
    %load/vec4 v0x27ee7c0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27eef00_0, 0, 32;
    %load/vec4 v0x27ee7c0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27ee180_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27eed40_0, 0, 32;
    %load/vec4 v0x27ee3e0_0;
    %load/vec4 v0x27eed40_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27ee3e0_0, 0, 24;
T_40.24 ;
    %load/vec4 v0x27ee580_0;
    %load/vec4 v0x27eebc0_0;
    %cmp/e;
    %jmp/0xz  T_40.25, 4;
    %load/vec4 v0x27ee3e0_0;
    %pad/u 25;
    %load/vec4 v0x27eea20_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27ef4e0_0, 0, 25;
    %load/vec4 v0x27ee580_0;
    %store/vec4 v0x27ef340_0, 0, 1;
    %jmp T_40.26;
T_40.25 ;
    %load/vec4 v0x27eea20_0;
    %load/vec4 v0x27ee3e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_40.27, 5;
    %load/vec4 v0x27ee3e0_0;
    %pad/u 25;
    %load/vec4 v0x27eea20_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27ef4e0_0, 0, 25;
    %load/vec4 v0x27ee580_0;
    %store/vec4 v0x27ef340_0, 0, 1;
    %jmp T_40.28;
T_40.27 ;
    %load/vec4 v0x27eea20_0;
    %pad/u 25;
    %load/vec4 v0x27ee3e0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27ef4e0_0, 0, 25;
    %load/vec4 v0x27eebc0_0;
    %store/vec4 v0x27ef340_0, 0, 1;
T_40.28 ;
T_40.26 ;
    %load/vec4 v0x27eef00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.29, 4;
    %load/vec4 v0x27ef4e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.32;
T_40.31 ;
    %load/vec4 v0x27ef4e0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.33, 8;
    %load/vec4 v0x27ef340_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27ef4e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.34;
T_40.33 ;
    %load/vec4 v0x27ef340_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27ef4e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ef180_0, 0, 32;
T_40.34 ;
T_40.32 ;
    %jmp T_40.30;
T_40.29 ;
    %load/vec4 v0x27eef00_0;
    %store/vec4 v0x27ef260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ef0c0_0, 0, 1;
    %load/vec4 v0x27ef4e0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.35, 8;
    %load/vec4 v0x27ef4e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27ef4e0_0, 0, 25;
    %load/vec4 v0x27ef260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27ef260_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ef0c0_0, 0, 1;
    %jmp T_40.36;
T_40.35 ;
    %load/vec4 v0x27ef4e0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ef0c0_0, 0, 1;
T_40.37 ;
T_40.36 ;
    %load/vec4 v0x27ef0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27eee20_0, 0, 32;
T_40.41 ;
    %load/vec4 v0x27eee20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_40.42, 5;
    %load/vec4 v0x27ef4e0_0;
    %load/vec4 v0x27eee20_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.45, 9;
    %load/vec4 v0x27ef0c0_0;
    %nor/r;
    %and;
T_40.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.43, 8;
    %load/vec4 v0x27ef4e0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27eee20_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27ef4e0_0, 0, 25;
    %load/vec4 v0x27ef260_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27eee20_0;
    %sub;
    %sub;
    %store/vec4 v0x27ef260_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ef0c0_0, 0, 1;
T_40.43 ;
    %load/vec4 v0x27eee20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27eee20_0, 0, 32;
    %jmp T_40.41;
T_40.42 ;
T_40.39 ;
    %load/vec4 v0x27ef4e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.47;
T_40.46 ;
    %load/vec4 v0x27ef260_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.48, 5;
    %load/vec4 v0x27ef340_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.49;
T_40.48 ;
    %load/vec4 v0x27ef260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_40.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27ef260_0;
    %sub;
    %store/vec4 v0x27ef400_0, 0, 32;
    %load/vec4 v0x27ef400_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.52, 5;
    %load/vec4 v0x27ef340_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27ef180_0, 0, 32;
    %jmp T_40.53;
T_40.52 ;
    %load/vec4 v0x27ef4e0_0;
    %load/vec4 v0x27ef400_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27eefe0_0, 0, 25;
    %load/vec4 v0x27ef340_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27eefe0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ef180_0, 0, 32;
T_40.53 ;
    %jmp T_40.51;
T_40.50 ;
    %load/vec4 v0x27ef340_0;
    %load/vec4 v0x27ef260_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27ef4e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ef180_0, 0, 32;
T_40.51 ;
T_40.49 ;
T_40.47 ;
T_40.30 ;
T_40.18 ;
T_40.16 ;
T_40.13 ;
T_40.11 ;
T_40.9 ;
T_40.4 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x27eb2b0;
T_41 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27f1650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f0ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f10e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f1590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f1430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f12f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f16f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f18c0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x27f0cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f0ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f10e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f1590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f1430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f12f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f16f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f18c0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x27f1390_0;
    %assign/vec4 v0x27f1430_0, 0;
    %load/vec4 v0x27f1250_0;
    %assign/vec4 v0x27f12f0_0, 0;
    %load/vec4 v0x27f0c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x27f14d0_0;
    %assign/vec4 v0x27f18c0_0, 0;
    %load/vec4 v0x27f14d0_0;
    %assign/vec4 v0x27f1590_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f1590_0, 0;
T_41.5 ;
    %load/vec4 v0x27f1250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x27f0c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.8, 8;
    %load/vec4 v0x27f14d0_0;
    %assign/vec4 v0x27f16f0_0, 0;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0x27f18c0_0;
    %assign/vec4 v0x27f16f0_0, 0;
T_41.9 ;
T_41.6 ;
    %load/vec4 v0x27f1390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.10, 8;
    %load/vec4 v0x27f0de0_0;
    %assign/vec4 v0x27f0ef0_0, 0;
    %load/vec4 v0x27f0a90_0;
    %assign/vec4 v0x27f10e0_0, 0;
    %jmp T_41.11;
T_41.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f1430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f10e0_0, 0;
T_41.11 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x27f5f50;
T_42 ;
    %wait E_0x27f6430;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f6de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f71c0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27f7000_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27f6d00_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27f70e0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f6ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f6f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27f6510_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27f66e0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27f6890_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27f6aa0_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27f6510_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27f6620_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27f6890_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27f69c0_0, 0, 10;
    %load/vec4 v0x27f6510_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27f67d0_0, 0, 1;
    %load/vec4 v0x27f6890_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27f6b80_0, 0, 1;
    %load/vec4 v0x27f6620_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.3, 4;
    %load/vec4 v0x27f66e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_42.3;
    %flag_set/vec4 8;
    %jmp/1 T_42.2, 8;
    %load/vec4 v0x27f69c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.4, 4;
    %load/vec4 v0x27f6aa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_42.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_42.2;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27f6de0_0, 0, 32;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x27f6620_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_42.5, 4;
    %load/vec4 v0x27f69c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.9, 4;
    %load/vec4 v0x27f6aa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27f6de0_0, 0, 32;
    %jmp T_42.8;
T_42.7 ;
    %load/vec4 v0x27f67d0_0;
    %load/vec4 v0x27f6b80_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f6de0_0, 0, 32;
T_42.8 ;
    %jmp T_42.6;
T_42.5 ;
    %load/vec4 v0x27f69c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_42.10, 4;
    %load/vec4 v0x27f6620_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.14, 4;
    %load/vec4 v0x27f66e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27f6de0_0, 0, 32;
    %jmp T_42.13;
T_42.12 ;
    %load/vec4 v0x27f67d0_0;
    %load/vec4 v0x27f6b80_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f6de0_0, 0, 32;
T_42.13 ;
    %jmp T_42.11;
T_42.10 ;
    %load/vec4 v0x27f6620_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.17, 4;
    %load/vec4 v0x27f66e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.15, 8;
    %load/vec4 v0x27f67d0_0;
    %load/vec4 v0x27f6b80_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f6de0_0, 0, 32;
    %jmp T_42.16;
T_42.15 ;
    %load/vec4 v0x27f69c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.20, 4;
    %load/vec4 v0x27f6aa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.18, 8;
    %load/vec4 v0x27f67d0_0;
    %load/vec4 v0x27f6b80_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f6de0_0, 0, 32;
    %jmp T_42.19;
T_42.18 ;
    %load/vec4 v0x27f6620_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_42.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27f6620_0, 0, 10;
    %jmp T_42.22;
T_42.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f66e0_0, 4, 1;
T_42.22 ;
    %load/vec4 v0x27f69c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_42.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27f69c0_0, 0, 10;
    %jmp T_42.24;
T_42.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f6aa0_0, 4, 1;
T_42.24 ;
    %load/vec4 v0x27f66e0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.25, 8;
    %load/vec4 v0x27f66e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27f66e0_0, 0, 24;
    %load/vec4 v0x27f6620_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27f6620_0, 0, 10;
T_42.25 ;
    %load/vec4 v0x27f6aa0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.27, 8;
    %load/vec4 v0x27f6aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27f6aa0_0, 0, 24;
    %load/vec4 v0x27f69c0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27f69c0_0, 0, 10;
T_42.27 ;
    %load/vec4 v0x27f67d0_0;
    %load/vec4 v0x27f6b80_0;
    %xor;
    %store/vec4 v0x27f71c0_0, 0, 1;
    %load/vec4 v0x27f6620_0;
    %load/vec4 v0x27f69c0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27f7000_0, 0, 10;
    %load/vec4 v0x27f66e0_0;
    %pad/u 50;
    %load/vec4 v0x27f6aa0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27f6d00_0, 0, 50;
    %load/vec4 v0x27f6d00_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27f70e0_0, 0, 24;
    %load/vec4 v0x27f6d00_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27f6c40_0, 0, 1;
    %load/vec4 v0x27f6d00_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27f6ea0_0, 0, 1;
    %load/vec4 v0x27f6d00_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27f6f40_0, 0, 1;
    %load/vec4 v0x27f7000_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_42.29, 5;
    %load/vec4 v0x27f7000_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27f7000_0;
    %sub;
    %add;
    %store/vec4 v0x27f7000_0, 0, 10;
    %load/vec4 v0x27f70e0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27f7000_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27f70e0_0, 0, 24;
    %load/vec4 v0x27f70e0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27f6c40_0, 0, 1;
    %load/vec4 v0x27f6c40_0;
    %store/vec4 v0x27f6ea0_0, 0, 1;
    %load/vec4 v0x27f6f40_0;
    %load/vec4 v0x27f6ea0_0;
    %or;
    %store/vec4 v0x27f6f40_0, 0, 1;
    %jmp T_42.30;
T_42.29 ;
    %load/vec4 v0x27f70e0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.31, 4;
    %load/vec4 v0x27f7000_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27f7000_0, 0, 10;
    %load/vec4 v0x27f70e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27f70e0_0, 0, 24;
    %load/vec4 v0x27f6c40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f70e0_0, 4, 1;
    %load/vec4 v0x27f6ea0_0;
    %store/vec4 v0x27f6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f6ea0_0, 0, 1;
    %jmp T_42.32;
T_42.31 ;
    %load/vec4 v0x27f6c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.35, 9;
    %load/vec4 v0x27f6ea0_0;
    %load/vec4 v0x27f6f40_0;
    %or;
    %load/vec4 v0x27f70e0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_42.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.33, 8;
    %load/vec4 v0x27f70e0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27f70e0_0, 0, 24;
    %load/vec4 v0x27f70e0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_42.36, 4;
    %load/vec4 v0x27f7000_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27f7000_0, 0, 10;
T_42.36 ;
T_42.33 ;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0x27f70e0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f6de0_0, 4, 23;
    %load/vec4 v0x27f7000_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f6de0_0, 4, 8;
    %load/vec4 v0x27f71c0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f6de0_0, 4, 1;
    %load/vec4 v0x27f7000_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.40, 4;
    %load/vec4 v0x27f70e0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f6de0_0, 4, 8;
T_42.38 ;
    %load/vec4 v0x27f7000_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_42.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f6de0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f6de0_0, 4, 8;
    %load/vec4 v0x27f71c0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27f6de0_0, 4, 1;
T_42.41 ;
T_42.19 ;
T_42.16 ;
T_42.11 ;
T_42.6 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x27f24f0;
T_43 ;
Ewait_14 .event/or E_0x27f26f0, E_0x0;
    %wait Ewait_14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f5c50_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27f4cf0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27f5330_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27f5df0_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f5810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f5650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f5b70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f5d10_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27f58f0_0, 0, 25;
    %load/vec4 v0x27f4dd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_43.2, 8;
    %load/vec4 v0x27f5410_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_43.2;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x27f4b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.5, 9;
    %load/vec4 v0x27f5190_0;
    %and;
T_43.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.3, 8;
    %load/vec4 v0x27f4e90_0;
    %load/vec4 v0x27f54d0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_43.6, 8;
    %load/vec4 v0x27f4e90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_43.7, 8;
T_43.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_43.7, 8;
 ; End of false expr.
    %blend;
T_43.7;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.4;
T_43.3 ;
    %load/vec4 v0x27f4b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %load/vec4 v0x27f4e90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0x27f5190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.10, 8;
    %load/vec4 v0x27f54d0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.11;
T_43.10 ;
    %load/vec4 v0x27f4f50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.14, 9;
    %load/vec4 v0x27f5590_0;
    %and;
T_43.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.12, 8;
    %load/vec4 v0x27f4e90_0;
    %load/vec4 v0x27f54d0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0x27f4f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.15, 8;
    %load/vec4 v0x27f5010_0;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.16;
T_43.15 ;
    %load/vec4 v0x27f5590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.17, 8;
    %load/vec4 v0x27f4990_0;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.18;
T_43.17 ;
    %load/vec4 v0x27f4a90_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_43.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27f4c10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_43.20, 8;
T_43.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27f4c10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_43.20, 8;
 ; End of false expr.
    %blend;
T_43.20;
    %store/vec4 v0x27f4cf0_0, 0, 24;
    %load/vec4 v0x27f50d0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_43.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27f5250_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_43.22, 8;
T_43.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27f5250_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_43.22, 8;
 ; End of false expr.
    %blend;
T_43.22;
    %store/vec4 v0x27f5330_0, 0, 24;
    %load/vec4 v0x27f50d0_0;
    %load/vec4 v0x27f4a90_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.23, 5;
    %load/vec4 v0x27f4a90_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27f5810_0, 0, 32;
    %load/vec4 v0x27f4a90_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27f50d0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27f5650_0, 0, 32;
    %load/vec4 v0x27f5330_0;
    %load/vec4 v0x27f5650_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27f5330_0, 0, 24;
    %jmp T_43.24;
T_43.23 ;
    %load/vec4 v0x27f50d0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27f5810_0, 0, 32;
    %load/vec4 v0x27f50d0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27f4a90_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27f5650_0, 0, 32;
    %load/vec4 v0x27f4cf0_0;
    %load/vec4 v0x27f5650_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27f4cf0_0, 0, 24;
T_43.24 ;
    %load/vec4 v0x27f4e90_0;
    %load/vec4 v0x27f54d0_0;
    %cmp/e;
    %jmp/0xz  T_43.25, 4;
    %load/vec4 v0x27f4cf0_0;
    %pad/u 25;
    %load/vec4 v0x27f5330_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27f5df0_0, 0, 25;
    %load/vec4 v0x27f4e90_0;
    %store/vec4 v0x27f5c50_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %load/vec4 v0x27f5330_0;
    %load/vec4 v0x27f4cf0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.27, 5;
    %load/vec4 v0x27f4cf0_0;
    %pad/u 25;
    %load/vec4 v0x27f5330_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27f5df0_0, 0, 25;
    %load/vec4 v0x27f4e90_0;
    %store/vec4 v0x27f5c50_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %load/vec4 v0x27f5330_0;
    %pad/u 25;
    %load/vec4 v0x27f4cf0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27f5df0_0, 0, 25;
    %load/vec4 v0x27f54d0_0;
    %store/vec4 v0x27f5c50_0, 0, 1;
T_43.28 ;
T_43.26 ;
    %load/vec4 v0x27f5810_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %load/vec4 v0x27f5df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.32;
T_43.31 ;
    %load/vec4 v0x27f5df0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %load/vec4 v0x27f5c50_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27f5df0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.34;
T_43.33 ;
    %load/vec4 v0x27f5c50_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27f5df0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27f5a90_0, 0, 32;
T_43.34 ;
T_43.32 ;
    %jmp T_43.30;
T_43.29 ;
    %load/vec4 v0x27f5810_0;
    %store/vec4 v0x27f5b70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f59d0_0, 0, 1;
    %load/vec4 v0x27f5df0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.35, 8;
    %load/vec4 v0x27f5df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27f5df0_0, 0, 25;
    %load/vec4 v0x27f5b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27f5b70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27f59d0_0, 0, 1;
    %jmp T_43.36;
T_43.35 ;
    %load/vec4 v0x27f5df0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27f59d0_0, 0, 1;
T_43.37 ;
T_43.36 ;
    %load/vec4 v0x27f59d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27f5730_0, 0, 32;
T_43.41 ;
    %load/vec4 v0x27f5730_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_43.42, 5;
    %load/vec4 v0x27f5df0_0;
    %load/vec4 v0x27f5730_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.45, 9;
    %load/vec4 v0x27f59d0_0;
    %nor/r;
    %and;
T_43.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.43, 8;
    %load/vec4 v0x27f5df0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27f5730_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27f5df0_0, 0, 25;
    %load/vec4 v0x27f5b70_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27f5730_0;
    %sub;
    %sub;
    %store/vec4 v0x27f5b70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27f59d0_0, 0, 1;
T_43.43 ;
    %load/vec4 v0x27f5730_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27f5730_0, 0, 32;
    %jmp T_43.41;
T_43.42 ;
T_43.39 ;
    %load/vec4 v0x27f5df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.47;
T_43.46 ;
    %load/vec4 v0x27f5b70_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.48, 5;
    %load/vec4 v0x27f5c50_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.49;
T_43.48 ;
    %load/vec4 v0x27f5b70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_43.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27f5b70_0;
    %sub;
    %store/vec4 v0x27f5d10_0, 0, 32;
    %load/vec4 v0x27f5d10_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.52, 5;
    %load/vec4 v0x27f5c50_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27f5a90_0, 0, 32;
    %jmp T_43.53;
T_43.52 ;
    %load/vec4 v0x27f5df0_0;
    %load/vec4 v0x27f5d10_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27f58f0_0, 0, 25;
    %load/vec4 v0x27f5c50_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27f58f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27f5a90_0, 0, 32;
T_43.53 ;
    %jmp T_43.51;
T_43.50 ;
    %load/vec4 v0x27f5c50_0;
    %load/vec4 v0x27f5b70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27f5df0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27f5a90_0, 0, 32;
T_43.51 ;
T_43.49 ;
T_43.47 ;
T_43.30 ;
T_43.18 ;
T_43.16 ;
T_43.13 ;
T_43.11 ;
T_43.9 ;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x27f1bc0;
T_44 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27f7f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f7800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f79f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f7ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f7d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f7c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f8000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f81d0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x27f7600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f7800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f79f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f7ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f7d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f7c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f8000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f81d0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x27f7ca0_0;
    %assign/vec4 v0x27f7d40_0, 0;
    %load/vec4 v0x27f7b60_0;
    %assign/vec4 v0x27f7c00_0, 0;
    %load/vec4 v0x27f7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x27f7de0_0;
    %assign/vec4 v0x27f81d0_0, 0;
    %load/vec4 v0x27f7de0_0;
    %assign/vec4 v0x27f7ea0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f7ea0_0, 0;
T_44.5 ;
    %load/vec4 v0x27f7b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v0x27f7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.8, 8;
    %load/vec4 v0x27f7de0_0;
    %assign/vec4 v0x27f8000_0, 0;
    %jmp T_44.9;
T_44.8 ;
    %load/vec4 v0x27f81d0_0;
    %assign/vec4 v0x27f8000_0, 0;
T_44.9 ;
T_44.6 ;
    %load/vec4 v0x27f7ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.10, 8;
    %load/vec4 v0x27f76f0_0;
    %assign/vec4 v0x27f7800_0, 0;
    %load/vec4 v0x27f73a0_0;
    %assign/vec4 v0x27f79f0_0, 0;
    %jmp T_44.11;
T_44.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f7d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27f79f0_0, 0;
T_44.11 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x27fc860;
T_45 ;
    %wait E_0x27fcd40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27fd6f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fdad0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x27fd910_0, 0, 10;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x27fd610_0, 0, 50;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27fd9f0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fd550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fd7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fd850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27fce20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27fcff0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27fd1a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27fd3b0_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27fce20_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27fcf30_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x27fd1a0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %subi 127, 0, 10;
    %store/vec4 v0x27fd2d0_0, 0, 10;
    %load/vec4 v0x27fce20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27fd0e0_0, 0, 1;
    %load/vec4 v0x27fd1a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x27fd490_0, 0, 1;
    %load/vec4 v0x27fcf30_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.3, 4;
    %load/vec4 v0x27fcff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.3;
    %flag_set/vec4 8;
    %jmp/1 T_45.2, 8;
    %load/vec4 v0x27fd2d0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.4, 4;
    %load/vec4 v0x27fd3b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_45.2;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27fd6f0_0, 0, 32;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x27fcf30_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_45.5, 4;
    %load/vec4 v0x27fd2d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.9, 4;
    %load/vec4 v0x27fd3b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27fd6f0_0, 0, 32;
    %jmp T_45.8;
T_45.7 ;
    %load/vec4 v0x27fd0e0_0;
    %load/vec4 v0x27fd490_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27fd6f0_0, 0, 32;
T_45.8 ;
    %jmp T_45.6;
T_45.5 ;
    %load/vec4 v0x27fd2d0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_45.10, 4;
    %load/vec4 v0x27fcf30_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.14, 4;
    %load/vec4 v0x27fcff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x27fd6f0_0, 0, 32;
    %jmp T_45.13;
T_45.12 ;
    %load/vec4 v0x27fd0e0_0;
    %load/vec4 v0x27fd490_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27fd6f0_0, 0, 32;
T_45.13 ;
    %jmp T_45.11;
T_45.10 ;
    %load/vec4 v0x27fcf30_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.17, 4;
    %load/vec4 v0x27fcff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.15, 8;
    %load/vec4 v0x27fd0e0_0;
    %load/vec4 v0x27fd490_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27fd6f0_0, 0, 32;
    %jmp T_45.16;
T_45.15 ;
    %load/vec4 v0x27fd2d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.20, 4;
    %load/vec4 v0x27fd3b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.18, 8;
    %load/vec4 v0x27fd0e0_0;
    %load/vec4 v0x27fd490_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27fd6f0_0, 0, 32;
    %jmp T_45.19;
T_45.18 ;
    %load/vec4 v0x27fcf30_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27fcf30_0, 0, 10;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fcff0_0, 4, 1;
T_45.22 ;
    %load/vec4 v0x27fd2d0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x27fd2d0_0, 0, 10;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fd3b0_0, 4, 1;
T_45.24 ;
    %load/vec4 v0x27fcff0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.25, 8;
    %load/vec4 v0x27fcff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27fcff0_0, 0, 24;
    %load/vec4 v0x27fcf30_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27fcf30_0, 0, 10;
T_45.25 ;
    %load/vec4 v0x27fd3b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.27, 8;
    %load/vec4 v0x27fd3b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27fd3b0_0, 0, 24;
    %load/vec4 v0x27fd2d0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27fd2d0_0, 0, 10;
T_45.27 ;
    %load/vec4 v0x27fd0e0_0;
    %load/vec4 v0x27fd490_0;
    %xor;
    %store/vec4 v0x27fdad0_0, 0, 1;
    %load/vec4 v0x27fcf30_0;
    %load/vec4 v0x27fd2d0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x27fd910_0, 0, 10;
    %load/vec4 v0x27fcff0_0;
    %pad/u 50;
    %load/vec4 v0x27fd3b0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x27fd610_0, 0, 50;
    %load/vec4 v0x27fd610_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x27fd9f0_0, 0, 24;
    %load/vec4 v0x27fd610_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x27fd550_0, 0, 1;
    %load/vec4 v0x27fd610_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x27fd7b0_0, 0, 1;
    %load/vec4 v0x27fd610_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x27fd850_0, 0, 1;
    %load/vec4 v0x27fd910_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_45.29, 5;
    %load/vec4 v0x27fd910_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x27fd910_0;
    %sub;
    %add;
    %store/vec4 v0x27fd910_0, 0, 10;
    %load/vec4 v0x27fd9f0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x27fd910_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27fd9f0_0, 0, 24;
    %load/vec4 v0x27fd9f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x27fd550_0, 0, 1;
    %load/vec4 v0x27fd550_0;
    %store/vec4 v0x27fd7b0_0, 0, 1;
    %load/vec4 v0x27fd850_0;
    %load/vec4 v0x27fd7b0_0;
    %or;
    %store/vec4 v0x27fd850_0, 0, 1;
    %jmp T_45.30;
T_45.29 ;
    %load/vec4 v0x27fd9f0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %load/vec4 v0x27fd910_0;
    %subi 1, 0, 10;
    %store/vec4 v0x27fd910_0, 0, 10;
    %load/vec4 v0x27fd9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x27fd9f0_0, 0, 24;
    %load/vec4 v0x27fd550_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fd9f0_0, 4, 1;
    %load/vec4 v0x27fd7b0_0;
    %store/vec4 v0x27fd550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fd7b0_0, 0, 1;
    %jmp T_45.32;
T_45.31 ;
    %load/vec4 v0x27fd550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.35, 9;
    %load/vec4 v0x27fd7b0_0;
    %load/vec4 v0x27fd850_0;
    %or;
    %load/vec4 v0x27fd9f0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_45.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %load/vec4 v0x27fd9f0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x27fd9f0_0, 0, 24;
    %load/vec4 v0x27fd9f0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_45.36, 4;
    %load/vec4 v0x27fd910_0;
    %addi 1, 0, 10;
    %store/vec4 v0x27fd910_0, 0, 10;
T_45.36 ;
T_45.33 ;
T_45.32 ;
T_45.30 ;
    %load/vec4 v0x27fd9f0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fd6f0_0, 4, 23;
    %load/vec4 v0x27fd910_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fd6f0_0, 4, 8;
    %load/vec4 v0x27fdad0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fd6f0_0, 4, 1;
    %load/vec4 v0x27fd910_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.40, 4;
    %load/vec4 v0x27fd9f0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fd6f0_0, 4, 8;
T_45.38 ;
    %load/vec4 v0x27fd910_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_45.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fd6f0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fd6f0_0, 4, 8;
    %load/vec4 v0x27fdad0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fd6f0_0, 4, 1;
T_45.41 ;
T_45.19 ;
T_45.16 ;
T_45.11 ;
T_45.6 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x27f8e00;
T_46 ;
Ewait_15 .event/or E_0x27f9000, E_0x0;
    %wait Ewait_15;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fc560_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27fb600_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x27fbc40_0, 0, 24;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27fc700_0, 0, 25;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27fc120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27fbf60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27fc480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fc2e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27fc620_0, 0, 32;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x27fc200_0, 0, 25;
    %load/vec4 v0x27fb6e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_46.2, 8;
    %load/vec4 v0x27fbd20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_46.2;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x27fb480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.5, 9;
    %load/vec4 v0x27fbaa0_0;
    %and;
T_46.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0x27fb7a0_0;
    %load/vec4 v0x27fbde0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_46.6, 8;
    %load/vec4 v0x27fb7a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_46.7, 8;
T_46.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_46.7, 8;
 ; End of false expr.
    %blend;
T_46.7;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x27fb480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.8, 8;
    %load/vec4 v0x27fb7a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.9;
T_46.8 ;
    %load/vec4 v0x27fbaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.10, 8;
    %load/vec4 v0x27fbde0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x27fb860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.14, 9;
    %load/vec4 v0x27fbea0_0;
    %and;
T_46.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x27fb7a0_0;
    %load/vec4 v0x27fbde0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x27fb860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.15, 8;
    %load/vec4 v0x27fb920_0;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.16;
T_46.15 ;
    %load/vec4 v0x27fbea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.17, 8;
    %load/vec4 v0x27fb2a0_0;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.18;
T_46.17 ;
    %load/vec4 v0x27fb3a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27fb520_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.20, 8;
T_46.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27fb520_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.20, 8;
 ; End of false expr.
    %blend;
T_46.20;
    %store/vec4 v0x27fb600_0, 0, 24;
    %load/vec4 v0x27fb9e0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27fbb60_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.22, 8;
T_46.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27fbb60_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.22, 8;
 ; End of false expr.
    %blend;
T_46.22;
    %store/vec4 v0x27fbc40_0, 0, 24;
    %load/vec4 v0x27fb9e0_0;
    %load/vec4 v0x27fb3a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.23, 5;
    %load/vec4 v0x27fb3a0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27fc120_0, 0, 32;
    %load/vec4 v0x27fb3a0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27fb9e0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27fbf60_0, 0, 32;
    %load/vec4 v0x27fbc40_0;
    %load/vec4 v0x27fbf60_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27fbc40_0, 0, 24;
    %jmp T_46.24;
T_46.23 ;
    %load/vec4 v0x27fb9e0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x27fc120_0, 0, 32;
    %load/vec4 v0x27fb9e0_0;
    %pad/u 32;
    %cast2;
    %load/vec4 v0x27fb3a0_0;
    %pad/u 32;
    %cast2;
    %sub;
    %store/vec4 v0x27fbf60_0, 0, 32;
    %load/vec4 v0x27fb600_0;
    %load/vec4 v0x27fbf60_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27fb600_0, 0, 24;
T_46.24 ;
    %load/vec4 v0x27fb7a0_0;
    %load/vec4 v0x27fbde0_0;
    %cmp/e;
    %jmp/0xz  T_46.25, 4;
    %load/vec4 v0x27fb600_0;
    %pad/u 25;
    %load/vec4 v0x27fbc40_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x27fc700_0, 0, 25;
    %load/vec4 v0x27fb7a0_0;
    %store/vec4 v0x27fc560_0, 0, 1;
    %jmp T_46.26;
T_46.25 ;
    %load/vec4 v0x27fbc40_0;
    %load/vec4 v0x27fb600_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.27, 5;
    %load/vec4 v0x27fb600_0;
    %pad/u 25;
    %load/vec4 v0x27fbc40_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27fc700_0, 0, 25;
    %load/vec4 v0x27fb7a0_0;
    %store/vec4 v0x27fc560_0, 0, 1;
    %jmp T_46.28;
T_46.27 ;
    %load/vec4 v0x27fbc40_0;
    %pad/u 25;
    %load/vec4 v0x27fb600_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x27fc700_0, 0, 25;
    %load/vec4 v0x27fbde0_0;
    %store/vec4 v0x27fc560_0, 0, 1;
T_46.28 ;
T_46.26 ;
    %load/vec4 v0x27fc120_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.29, 4;
    %load/vec4 v0x27fc700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.31, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.32;
T_46.31 ;
    %load/vec4 v0x27fc700_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.33, 8;
    %load/vec4 v0x27fc560_0;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x27fc700_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.34;
T_46.33 ;
    %load/vec4 v0x27fc560_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27fc700_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27fc3a0_0, 0, 32;
T_46.34 ;
T_46.32 ;
    %jmp T_46.30;
T_46.29 ;
    %load/vec4 v0x27fc120_0;
    %store/vec4 v0x27fc480_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fc2e0_0, 0, 1;
    %load/vec4 v0x27fc700_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.35, 8;
    %load/vec4 v0x27fc700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x27fc700_0, 0, 25;
    %load/vec4 v0x27fc480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27fc480_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27fc2e0_0, 0, 1;
    %jmp T_46.36;
T_46.35 ;
    %load/vec4 v0x27fc700_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.37, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27fc2e0_0, 0, 1;
T_46.37 ;
T_46.36 ;
    %load/vec4 v0x27fc2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.39, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x27fc040_0, 0, 32;
T_46.41 ;
    %load/vec4 v0x27fc040_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.42, 5;
    %load/vec4 v0x27fc700_0;
    %load/vec4 v0x27fc040_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.45, 9;
    %load/vec4 v0x27fc2e0_0;
    %nor/r;
    %and;
T_46.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.43, 8;
    %load/vec4 v0x27fc700_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27fc040_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x27fc700_0, 0, 25;
    %load/vec4 v0x27fc480_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x27fc040_0;
    %sub;
    %sub;
    %store/vec4 v0x27fc480_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27fc2e0_0, 0, 1;
T_46.43 ;
    %load/vec4 v0x27fc040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x27fc040_0, 0, 32;
    %jmp T_46.41;
T_46.42 ;
T_46.39 ;
    %load/vec4 v0x27fc700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.46, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.47;
T_46.46 ;
    %load/vec4 v0x27fc480_0;
    %cmpi/s 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_46.48, 5;
    %load/vec4 v0x27fc560_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.49;
T_46.48 ;
    %load/vec4 v0x27fc480_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_46.50, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27fc480_0;
    %sub;
    %store/vec4 v0x27fc620_0, 0, 32;
    %load/vec4 v0x27fc620_0;
    %cmpi/s 25, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_46.52, 5;
    %load/vec4 v0x27fc560_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x27fc3a0_0, 0, 32;
    %jmp T_46.53;
T_46.52 ;
    %load/vec4 v0x27fc700_0;
    %load/vec4 v0x27fc620_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x27fc200_0, 0, 25;
    %load/vec4 v0x27fc560_0;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x27fc200_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27fc3a0_0, 0, 32;
T_46.53 ;
    %jmp T_46.51;
T_46.50 ;
    %load/vec4 v0x27fc560_0;
    %load/vec4 v0x27fc480_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27fc700_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27fc3a0_0, 0, 32;
T_46.51 ;
T_46.49 ;
T_46.47 ;
T_46.30 ;
T_46.18 ;
T_46.16 ;
T_46.13 ;
T_46.11 ;
T_46.9 ;
T_46.4 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x27f84d0;
T_47 ;
    %wait E_0x24955f0;
    %load/vec4 v0x27fe870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27fe110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27fe300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27fe7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27fe650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27fe510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27fe910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27feae0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x27fdf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27fe110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27fe300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27fe7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27fe650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27fe510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27fe910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27feae0_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x27fe5b0_0;
    %assign/vec4 v0x27fe650_0, 0;
    %load/vec4 v0x27fe470_0;
    %assign/vec4 v0x27fe510_0, 0;
    %load/vec4 v0x27fde70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %load/vec4 v0x27fe6f0_0;
    %assign/vec4 v0x27feae0_0, 0;
    %load/vec4 v0x27fe6f0_0;
    %assign/vec4 v0x27fe7b0_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27fe7b0_0, 0;
T_47.5 ;
    %load/vec4 v0x27fe470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %load/vec4 v0x27fde70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.8, 8;
    %load/vec4 v0x27fe6f0_0;
    %assign/vec4 v0x27fe910_0, 0;
    %jmp T_47.9;
T_47.8 ;
    %load/vec4 v0x27feae0_0;
    %assign/vec4 v0x27fe910_0, 0;
T_47.9 ;
T_47.6 ;
    %load/vec4 v0x27fe5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.10, 8;
    %load/vec4 v0x27fe000_0;
    %assign/vec4 v0x27fe110_0, 0;
    %load/vec4 v0x27fdcb0_0;
    %assign/vec4 v0x27fe300_0, 0;
    %jmp T_47.11;
T_47.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27fe650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27fe300_0, 0;
T_47.11 ;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../../tpu/tensorcore//systolic.sv";
    "../../tpu/tensorcore//pe.sv";
    "../../tpu/tensorcore//fp32_add.sv";
    "../../tpu/tensorcore//fp32_mul.sv";
