# MAKEFILE Syntax
# This is a comment in a Makefile

# Set variable
VAR = "Hello World"

# Define a target with prerequisites
# This is a rule to run the clean target before building the executable
exe: clean
    @echo "Building..."
    gcc main.c -o exe

# Define a target with no prerequisites
# This is a rule to clean up the directory
clean:
    @echo "Cleaning up..."
    rm -rf *.o

# Define a variable with multiple values
SRC = file1.c file2.c file3.c

# Define a multi-line variable
MSG = "Hello \
    World"

# Define a rule with multiple commands
all:
    @echo "Compiling..."
    gcc $(SRC) -o exe
    @echo "Running..."
    ./exe

# Define a pattern rule
# This rule specifies that all .cpp files should be compiled into .o files
%.o : %.cpp
    @echo "Compiling $<..."
    gcc -c $< -o $@

# Define a phony target
.PHONY: run
run:
    @echo "Running..."
    ./exe