
servo-with-bt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a958  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  0800ab28  0800ab28  0001ab28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0ac  0800b0ac  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0ac  0800b0ac  0001b0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0b4  0800b0b4  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0b4  0800b0b4  0001b0b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0b8  0800b0b8  0001b0b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800b0bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005cc0  200001f8  0800b2b0  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20005eb8  0800b2b0  00025eb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000191e6  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000357f  00000000  00000000  0003940a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001560  00000000  00000000  0003c990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001418  00000000  00000000  0003def0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004297  00000000  00000000  0003f308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017976  00000000  00000000  0004359f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd16d  00000000  00000000  0005af15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00138082  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d68  00000000  00000000  001380d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ab10 	.word	0x0800ab10

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	0800ab10 	.word	0x0800ab10

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b9aa 	b.w	8000f94 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f83c 	bl	8000cc4 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2lz>:
 8000c58:	b538      	push	{r3, r4, r5, lr}
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	4604      	mov	r4, r0
 8000c60:	460d      	mov	r5, r1
 8000c62:	f7ff ff5b 	bl	8000b1c <__aeabi_dcmplt>
 8000c66:	b928      	cbnz	r0, 8000c74 <__aeabi_d2lz+0x1c>
 8000c68:	4620      	mov	r0, r4
 8000c6a:	4629      	mov	r1, r5
 8000c6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c70:	f000 b80a 	b.w	8000c88 <__aeabi_d2ulz>
 8000c74:	4620      	mov	r0, r4
 8000c76:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c7a:	f000 f805 	bl	8000c88 <__aeabi_d2ulz>
 8000c7e:	4240      	negs	r0, r0
 8000c80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c84:	bd38      	pop	{r3, r4, r5, pc}
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2ulz>:
 8000c88:	b5d0      	push	{r4, r6, r7, lr}
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <__aeabi_d2ulz+0x34>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	4606      	mov	r6, r0
 8000c90:	460f      	mov	r7, r1
 8000c92:	f7ff fcd1 	bl	8000638 <__aeabi_dmul>
 8000c96:	f7ff ffa7 	bl	8000be8 <__aeabi_d2uiz>
 8000c9a:	4604      	mov	r4, r0
 8000c9c:	f7ff fc52 	bl	8000544 <__aeabi_ui2d>
 8000ca0:	4b07      	ldr	r3, [pc, #28]	; (8000cc0 <__aeabi_d2ulz+0x38>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f7ff fcc8 	bl	8000638 <__aeabi_dmul>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	460b      	mov	r3, r1
 8000cac:	4630      	mov	r0, r6
 8000cae:	4639      	mov	r1, r7
 8000cb0:	f7ff fb0a 	bl	80002c8 <__aeabi_dsub>
 8000cb4:	f7ff ff98 	bl	8000be8 <__aeabi_d2uiz>
 8000cb8:	4621      	mov	r1, r4
 8000cba:	bdd0      	pop	{r4, r6, r7, pc}
 8000cbc:	3df00000 	.word	0x3df00000
 8000cc0:	41f00000 	.word	0x41f00000

08000cc4 <__udivmoddi4>:
 8000cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cc8:	9d08      	ldr	r5, [sp, #32]
 8000cca:	4604      	mov	r4, r0
 8000ccc:	468e      	mov	lr, r1
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d14d      	bne.n	8000d6e <__udivmoddi4+0xaa>
 8000cd2:	428a      	cmp	r2, r1
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	d969      	bls.n	8000dac <__udivmoddi4+0xe8>
 8000cd8:	fab2 f282 	clz	r2, r2
 8000cdc:	b152      	cbz	r2, 8000cf4 <__udivmoddi4+0x30>
 8000cde:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce2:	f1c2 0120 	rsb	r1, r2, #32
 8000ce6:	fa20 f101 	lsr.w	r1, r0, r1
 8000cea:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cee:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf2:	4094      	lsls	r4, r2
 8000cf4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf8:	0c21      	lsrs	r1, r4, #16
 8000cfa:	fbbe f6f8 	udiv	r6, lr, r8
 8000cfe:	fa1f f78c 	uxth.w	r7, ip
 8000d02:	fb08 e316 	mls	r3, r8, r6, lr
 8000d06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0a:	fb06 f107 	mul.w	r1, r6, r7
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	d90a      	bls.n	8000d28 <__udivmoddi4+0x64>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1a:	f080 811f 	bcs.w	8000f5c <__udivmoddi4+0x298>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 811c 	bls.w	8000f5c <__udivmoddi4+0x298>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	4463      	add	r3, ip
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 f707 	mul.w	r7, r0, r7
 8000d3c:	42a7      	cmp	r7, r4
 8000d3e:	d90a      	bls.n	8000d56 <__udivmoddi4+0x92>
 8000d40:	eb1c 0404 	adds.w	r4, ip, r4
 8000d44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d48:	f080 810a 	bcs.w	8000f60 <__udivmoddi4+0x29c>
 8000d4c:	42a7      	cmp	r7, r4
 8000d4e:	f240 8107 	bls.w	8000f60 <__udivmoddi4+0x29c>
 8000d52:	4464      	add	r4, ip
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5a:	1be4      	subs	r4, r4, r7
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa4>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xc2>
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	f000 80ef 	beq.w	8000f56 <__udivmoddi4+0x292>
 8000d78:	2600      	movs	r6, #0
 8000d7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7e:	4630      	mov	r0, r6
 8000d80:	4631      	mov	r1, r6
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f683 	clz	r6, r3
 8000d8a:	2e00      	cmp	r6, #0
 8000d8c:	d14a      	bne.n	8000e24 <__udivmoddi4+0x160>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd4>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80f9 	bhi.w	8000f8a <__udivmoddi4+0x2c6>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	469e      	mov	lr, r3
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa4>
 8000da6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa4>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xec>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 8092 	bne.w	8000ede <__udivmoddi4+0x21a>
 8000dba:	eba1 010c 	sub.w	r1, r1, ip
 8000dbe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc2:	fa1f fe8c 	uxth.w	lr, ip
 8000dc6:	2601      	movs	r6, #1
 8000dc8:	0c20      	lsrs	r0, r4, #16
 8000dca:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dce:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dd6:	fb0e f003 	mul.w	r0, lr, r3
 8000dda:	4288      	cmp	r0, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x12c>
 8000dde:	eb1c 0101 	adds.w	r1, ip, r1
 8000de2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x12a>
 8000de8:	4288      	cmp	r0, r1
 8000dea:	f200 80cb 	bhi.w	8000f84 <__udivmoddi4+0x2c0>
 8000dee:	4643      	mov	r3, r8
 8000df0:	1a09      	subs	r1, r1, r0
 8000df2:	b2a4      	uxth	r4, r4
 8000df4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000df8:	fb07 1110 	mls	r1, r7, r0, r1
 8000dfc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e00:	fb0e fe00 	mul.w	lr, lr, r0
 8000e04:	45a6      	cmp	lr, r4
 8000e06:	d908      	bls.n	8000e1a <__udivmoddi4+0x156>
 8000e08:	eb1c 0404 	adds.w	r4, ip, r4
 8000e0c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e10:	d202      	bcs.n	8000e18 <__udivmoddi4+0x154>
 8000e12:	45a6      	cmp	lr, r4
 8000e14:	f200 80bb 	bhi.w	8000f8e <__udivmoddi4+0x2ca>
 8000e18:	4608      	mov	r0, r1
 8000e1a:	eba4 040e 	sub.w	r4, r4, lr
 8000e1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e22:	e79c      	b.n	8000d5e <__udivmoddi4+0x9a>
 8000e24:	f1c6 0720 	rsb	r7, r6, #32
 8000e28:	40b3      	lsls	r3, r6
 8000e2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e2e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e32:	fa20 f407 	lsr.w	r4, r0, r7
 8000e36:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3a:	431c      	orrs	r4, r3
 8000e3c:	40f9      	lsrs	r1, r7
 8000e3e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e42:	fa00 f306 	lsl.w	r3, r0, r6
 8000e46:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4a:	0c20      	lsrs	r0, r4, #16
 8000e4c:	fa1f fe8c 	uxth.w	lr, ip
 8000e50:	fb09 1118 	mls	r1, r9, r8, r1
 8000e54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e58:	fb08 f00e 	mul.w	r0, r8, lr
 8000e5c:	4288      	cmp	r0, r1
 8000e5e:	fa02 f206 	lsl.w	r2, r2, r6
 8000e62:	d90b      	bls.n	8000e7c <__udivmoddi4+0x1b8>
 8000e64:	eb1c 0101 	adds.w	r1, ip, r1
 8000e68:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e6c:	f080 8088 	bcs.w	8000f80 <__udivmoddi4+0x2bc>
 8000e70:	4288      	cmp	r0, r1
 8000e72:	f240 8085 	bls.w	8000f80 <__udivmoddi4+0x2bc>
 8000e76:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7a:	4461      	add	r1, ip
 8000e7c:	1a09      	subs	r1, r1, r0
 8000e7e:	b2a4      	uxth	r4, r4
 8000e80:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e84:	fb09 1110 	mls	r1, r9, r0, r1
 8000e88:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e8c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e90:	458e      	cmp	lr, r1
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x1e2>
 8000e94:	eb1c 0101 	adds.w	r1, ip, r1
 8000e98:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e9c:	d26c      	bcs.n	8000f78 <__udivmoddi4+0x2b4>
 8000e9e:	458e      	cmp	lr, r1
 8000ea0:	d96a      	bls.n	8000f78 <__udivmoddi4+0x2b4>
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	4461      	add	r1, ip
 8000ea6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eaa:	fba0 9402 	umull	r9, r4, r0, r2
 8000eae:	eba1 010e 	sub.w	r1, r1, lr
 8000eb2:	42a1      	cmp	r1, r4
 8000eb4:	46c8      	mov	r8, r9
 8000eb6:	46a6      	mov	lr, r4
 8000eb8:	d356      	bcc.n	8000f68 <__udivmoddi4+0x2a4>
 8000eba:	d053      	beq.n	8000f64 <__udivmoddi4+0x2a0>
 8000ebc:	b15d      	cbz	r5, 8000ed6 <__udivmoddi4+0x212>
 8000ebe:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec2:	eb61 010e 	sbc.w	r1, r1, lr
 8000ec6:	fa01 f707 	lsl.w	r7, r1, r7
 8000eca:	fa22 f306 	lsr.w	r3, r2, r6
 8000ece:	40f1      	lsrs	r1, r6
 8000ed0:	431f      	orrs	r7, r3
 8000ed2:	e9c5 7100 	strd	r7, r1, [r5]
 8000ed6:	2600      	movs	r6, #0
 8000ed8:	4631      	mov	r1, r6
 8000eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ede:	f1c2 0320 	rsb	r3, r2, #32
 8000ee2:	40d8      	lsrs	r0, r3
 8000ee4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ee8:	fa21 f303 	lsr.w	r3, r1, r3
 8000eec:	4091      	lsls	r1, r2
 8000eee:	4301      	orrs	r1, r0
 8000ef0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef4:	fa1f fe8c 	uxth.w	lr, ip
 8000ef8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000efc:	fb07 3610 	mls	r6, r7, r0, r3
 8000f00:	0c0b      	lsrs	r3, r1, #16
 8000f02:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f06:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0a:	429e      	cmp	r6, r3
 8000f0c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f10:	d908      	bls.n	8000f24 <__udivmoddi4+0x260>
 8000f12:	eb1c 0303 	adds.w	r3, ip, r3
 8000f16:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1a:	d22f      	bcs.n	8000f7c <__udivmoddi4+0x2b8>
 8000f1c:	429e      	cmp	r6, r3
 8000f1e:	d92d      	bls.n	8000f7c <__udivmoddi4+0x2b8>
 8000f20:	3802      	subs	r0, #2
 8000f22:	4463      	add	r3, ip
 8000f24:	1b9b      	subs	r3, r3, r6
 8000f26:	b289      	uxth	r1, r1
 8000f28:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f2c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f34:	fb06 f30e 	mul.w	r3, r6, lr
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	d908      	bls.n	8000f4e <__udivmoddi4+0x28a>
 8000f3c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f40:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f44:	d216      	bcs.n	8000f74 <__udivmoddi4+0x2b0>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d914      	bls.n	8000f74 <__udivmoddi4+0x2b0>
 8000f4a:	3e02      	subs	r6, #2
 8000f4c:	4461      	add	r1, ip
 8000f4e:	1ac9      	subs	r1, r1, r3
 8000f50:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f54:	e738      	b.n	8000dc8 <__udivmoddi4+0x104>
 8000f56:	462e      	mov	r6, r5
 8000f58:	4628      	mov	r0, r5
 8000f5a:	e705      	b.n	8000d68 <__udivmoddi4+0xa4>
 8000f5c:	4606      	mov	r6, r0
 8000f5e:	e6e3      	b.n	8000d28 <__udivmoddi4+0x64>
 8000f60:	4618      	mov	r0, r3
 8000f62:	e6f8      	b.n	8000d56 <__udivmoddi4+0x92>
 8000f64:	454b      	cmp	r3, r9
 8000f66:	d2a9      	bcs.n	8000ebc <__udivmoddi4+0x1f8>
 8000f68:	ebb9 0802 	subs.w	r8, r9, r2
 8000f6c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f70:	3801      	subs	r0, #1
 8000f72:	e7a3      	b.n	8000ebc <__udivmoddi4+0x1f8>
 8000f74:	4646      	mov	r6, r8
 8000f76:	e7ea      	b.n	8000f4e <__udivmoddi4+0x28a>
 8000f78:	4620      	mov	r0, r4
 8000f7a:	e794      	b.n	8000ea6 <__udivmoddi4+0x1e2>
 8000f7c:	4640      	mov	r0, r8
 8000f7e:	e7d1      	b.n	8000f24 <__udivmoddi4+0x260>
 8000f80:	46d0      	mov	r8, sl
 8000f82:	e77b      	b.n	8000e7c <__udivmoddi4+0x1b8>
 8000f84:	3b02      	subs	r3, #2
 8000f86:	4461      	add	r1, ip
 8000f88:	e732      	b.n	8000df0 <__udivmoddi4+0x12c>
 8000f8a:	4630      	mov	r0, r6
 8000f8c:	e709      	b.n	8000da2 <__udivmoddi4+0xde>
 8000f8e:	4464      	add	r4, ip
 8000f90:	3802      	subs	r0, #2
 8000f92:	e742      	b.n	8000e1a <__udivmoddi4+0x156>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	while (HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) != HAL_OK) {};
 8000fa0:	bf00      	nop
 8000fa2:	1d39      	adds	r1, r7, #4
 8000fa4:	230a      	movs	r3, #10
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	4805      	ldr	r0, [pc, #20]	; (8000fc0 <__io_putchar+0x28>)
 8000faa:	f002 f8a2 	bl	80030f2 <HAL_UART_Transmit>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1f6      	bne.n	8000fa2 <__io_putchar+0xa>
	return ch;
 8000fb4:	687b      	ldr	r3, [r7, #4]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000214 	.word	0x20000214

08000fc4 <__io_getchar>:
#define GETCHAR_PROTOTYPE int __io_getchar (void)
#else
#define GETCHAR_PROTOTYPE int fgetc(FILE * f)
#endif /* __GNUC__ */
GETCHAR_PROTOTYPE
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	71fb      	strb	r3, [r7, #7]
	// Clear the Overrun flag just before receiving the first character
	__HAL_UART_CLEAR_OREFLAG(&huart2);
 8000fce:	2300      	movs	r3, #0
 8000fd0:	603b      	str	r3, [r7, #0]
 8000fd2:	4b0f      	ldr	r3, [pc, #60]	; (8001010 <__io_getchar+0x4c>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	603b      	str	r3, [r7, #0]
 8000fda:	4b0d      	ldr	r3, [pc, #52]	; (8001010 <__io_getchar+0x4c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	603b      	str	r3, [r7, #0]
 8000fe2:	683b      	ldr	r3, [r7, #0]
	HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000fe4:	1df9      	adds	r1, r7, #7
 8000fe6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fea:	2201      	movs	r2, #1
 8000fec:	4808      	ldr	r0, [pc, #32]	; (8001010 <__io_getchar+0x4c>)
 8000fee:	f002 f912 	bl	8003216 <HAL_UART_Receive>
	while (HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) != HAL_OK) {};
 8000ff2:	bf00      	nop
 8000ff4:	1df9      	adds	r1, r7, #7
 8000ff6:	230a      	movs	r3, #10
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	4805      	ldr	r0, [pc, #20]	; (8001010 <__io_getchar+0x4c>)
 8000ffc:	f002 f879 	bl	80030f2 <HAL_UART_Transmit>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1f6      	bne.n	8000ff4 <__io_getchar+0x30>
	return ch;
 8001006:	79fb      	ldrb	r3, [r7, #7]
}
 8001008:	4618      	mov	r0, r3
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000214 	.word	0x20000214

08001014 <servoOneStep>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void servoOneStep()
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 8001018:	2201      	movs	r2, #1
 800101a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800101e:	4808      	ldr	r0, [pc, #32]	; (8001040 <servoOneStep+0x2c>)
 8001020:	f000 ff6e 	bl	8001f00 <HAL_GPIO_WritePin>
  osDelay(1);
 8001024:	2001      	movs	r0, #1
 8001026:	f002 fe7a 	bl	8003d1e <osDelay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001030:	4803      	ldr	r0, [pc, #12]	; (8001040 <servoOneStep+0x2c>)
 8001032:	f000 ff65 	bl	8001f00 <HAL_GPIO_WritePin>
  osDelay(1);
 8001036:	2001      	movs	r0, #1
 8001038:	f002 fe71 	bl	8003d1e <osDelay>
}
 800103c:	bf00      	nop
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40020000 	.word	0x40020000

08001044 <servoSetClockwiseDirection>:

void servoSetClockwiseDirection()
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800104e:	4802      	ldr	r0, [pc, #8]	; (8001058 <servoSetClockwiseDirection+0x14>)
 8001050:	f000 ff56 	bl	8001f00 <HAL_GPIO_WritePin>
}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40020000 	.word	0x40020000

0800105c <servoSetCounterClockwiseDirection>:

void servoSetCounterClockwiseDirection()
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_SET);
 8001060:	2201      	movs	r2, #1
 8001062:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001066:	4802      	ldr	r0, [pc, #8]	; (8001070 <servoSetCounterClockwiseDirection+0x14>)
 8001068:	f000 ff4a 	bl	8001f00 <HAL_GPIO_WritePin>
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40020000 	.word	0x40020000

08001074 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001078:	f000 fc66 	bl	8001948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107c:	f000 f838 	bl	80010f0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001080:	f000 f8fc 	bl	800127c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001084:	f000 f8a6 	bl	80011d4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //MX_DMA_Init();
  MX_USART6_UART_Init();
 8001088:	f000 f8ce 	bl	8001228 <MX_USART6_UART_Init>

  HAL_Delay(1000);
 800108c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001090:	f000 fc9c 	bl	80019cc <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001094:	f002 fd64 	bl	8003b60 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of rotationQueue */
  rotationQueueHandle = osMessageQueueNew (100, sizeof(double), &rotationQueue_attributes);
 8001098:	4a0d      	ldr	r2, [pc, #52]	; (80010d0 <main+0x5c>)
 800109a:	2108      	movs	r1, #8
 800109c:	2064      	movs	r0, #100	; 0x64
 800109e:	f002 fe59 	bl	8003d54 <osMessageQueueNew>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <main+0x60>)
 80010a6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of servoControlTask */
  servoControlTaskHandle = osThreadNew(StartServoControl, NULL, &servoControlTask_attributes);
 80010a8:	4a0b      	ldr	r2, [pc, #44]	; (80010d8 <main+0x64>)
 80010aa:	2100      	movs	r1, #0
 80010ac:	480b      	ldr	r0, [pc, #44]	; (80010dc <main+0x68>)
 80010ae:	f002 fda3 	bl	8003bf8 <osThreadNew>
 80010b2:	4603      	mov	r3, r0
 80010b4:	4a0a      	ldr	r2, [pc, #40]	; (80010e0 <main+0x6c>)
 80010b6:	6013      	str	r3, [r2, #0]

  /* creation of uartPollTask */
  uartPollTaskHandle = osThreadNew(StartUartPoll, NULL, &uartPollTask_attributes);
 80010b8:	4a0a      	ldr	r2, [pc, #40]	; (80010e4 <main+0x70>)
 80010ba:	2100      	movs	r1, #0
 80010bc:	480a      	ldr	r0, [pc, #40]	; (80010e8 <main+0x74>)
 80010be:	f002 fd9b 	bl	8003bf8 <osThreadNew>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4a09      	ldr	r2, [pc, #36]	; (80010ec <main+0x78>)
 80010c6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010c8:	f002 fd70 	bl	8003bac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010cc:	e7fe      	b.n	80010cc <main+0x58>
 80010ce:	bf00      	nop
 80010d0:	0800abe0 	.word	0x0800abe0
 80010d4:	200002a4 	.word	0x200002a4
 80010d8:	0800ab98 	.word	0x0800ab98
 80010dc:	08001321 	.word	0x08001321
 80010e0:	2000029c 	.word	0x2000029c
 80010e4:	0800abbc 	.word	0x0800abbc
 80010e8:	08001459 	.word	0x08001459
 80010ec:	200002a0 	.word	0x200002a0

080010f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b094      	sub	sp, #80	; 0x50
 80010f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f6:	f107 031c 	add.w	r3, r7, #28
 80010fa:	2234      	movs	r2, #52	; 0x34
 80010fc:	2100      	movs	r1, #0
 80010fe:	4618      	mov	r0, r3
 8001100:	f005 fce8 	bl	8006ad4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001104:	f107 0308 	add.w	r3, r7, #8
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001114:	2300      	movs	r3, #0
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	4b2c      	ldr	r3, [pc, #176]	; (80011cc <SystemClock_Config+0xdc>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	4a2b      	ldr	r2, [pc, #172]	; (80011cc <SystemClock_Config+0xdc>)
 800111e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001122:	6413      	str	r3, [r2, #64]	; 0x40
 8001124:	4b29      	ldr	r3, [pc, #164]	; (80011cc <SystemClock_Config+0xdc>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112c:	607b      	str	r3, [r7, #4]
 800112e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001130:	2300      	movs	r3, #0
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	4b26      	ldr	r3, [pc, #152]	; (80011d0 <SystemClock_Config+0xe0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a25      	ldr	r2, [pc, #148]	; (80011d0 <SystemClock_Config+0xe0>)
 800113a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	4b23      	ldr	r3, [pc, #140]	; (80011d0 <SystemClock_Config+0xe0>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001148:	603b      	str	r3, [r7, #0]
 800114a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800114c:	2302      	movs	r3, #2
 800114e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001150:	2301      	movs	r3, #1
 8001152:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001154:	2310      	movs	r3, #16
 8001156:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001158:	2302      	movs	r3, #2
 800115a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800115c:	2300      	movs	r3, #0
 800115e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001160:	2308      	movs	r3, #8
 8001162:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001164:	23b4      	movs	r3, #180	; 0xb4
 8001166:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001168:	2302      	movs	r3, #2
 800116a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800116c:	2302      	movs	r3, #2
 800116e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001170:	2302      	movs	r3, #2
 8001172:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	4618      	mov	r0, r3
 800117a:	f001 fa21 	bl	80025c0 <HAL_RCC_OscConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001184:	f000 f9b4 	bl	80014f0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001188:	f000 fed4 	bl	8001f34 <HAL_PWREx_EnableOverDrive>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001192:	f000 f9ad 	bl	80014f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001196:	230f      	movs	r3, #15
 8001198:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800119a:	2302      	movs	r3, #2
 800119c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011a2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ac:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011ae:	f107 0308 	add.w	r3, r7, #8
 80011b2:	2105      	movs	r1, #5
 80011b4:	4618      	mov	r0, r3
 80011b6:	f000 ff0d 	bl	8001fd4 <HAL_RCC_ClockConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80011c0:	f000 f996 	bl	80014f0 <Error_Handler>
  }
}
 80011c4:	bf00      	nop
 80011c6:	3750      	adds	r7, #80	; 0x50
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40007000 	.word	0x40007000

080011d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011d8:	4b11      	ldr	r3, [pc, #68]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011da:	4a12      	ldr	r2, [pc, #72]	; (8001224 <MX_USART2_UART_Init+0x50>)
 80011dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011de:	4b10      	ldr	r3, [pc, #64]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011ec:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011f2:	4b0b      	ldr	r3, [pc, #44]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011f8:	4b09      	ldr	r3, [pc, #36]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 80011fa:	220c      	movs	r2, #12
 80011fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fe:	4b08      	ldr	r3, [pc, #32]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800120a:	4805      	ldr	r0, [pc, #20]	; (8001220 <MX_USART2_UART_Init+0x4c>)
 800120c:	f001 ff24 	bl	8003058 <HAL_UART_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001216:	f000 f96b 	bl	80014f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000214 	.word	0x20000214
 8001224:	40004400 	.word	0x40004400

08001228 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 800122e:	4a12      	ldr	r2, [pc, #72]	; (8001278 <MX_USART6_UART_Init+0x50>)
 8001230:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8001232:	4b10      	ldr	r3, [pc, #64]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 8001234:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001238:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800123a:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 8001242:	2200      	movs	r2, #0
 8001244:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001246:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 8001248:	2200      	movs	r2, #0
 800124a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800124c:	4b09      	ldr	r3, [pc, #36]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 800124e:	220c      	movs	r2, #12
 8001250:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 8001254:	2200      	movs	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001258:	4b06      	ldr	r3, [pc, #24]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800125e:	4805      	ldr	r0, [pc, #20]	; (8001274 <MX_USART6_UART_Init+0x4c>)
 8001260:	f001 fefa 	bl	8003058 <HAL_UART_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800126a:	f000 f941 	bl	80014f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000258 	.word	0x20000258
 8001278:	40011400 	.word	0x40011400

0800127c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b088      	sub	sp, #32
 8001280:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001282:	f107 030c 	add.w	r3, r7, #12
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	60bb      	str	r3, [r7, #8]
 8001296:	4b20      	ldr	r3, [pc, #128]	; (8001318 <MX_GPIO_Init+0x9c>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a1f      	ldr	r2, [pc, #124]	; (8001318 <MX_GPIO_Init+0x9c>)
 800129c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	607b      	str	r3, [r7, #4]
 80012b2:	4b19      	ldr	r3, [pc, #100]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a18      	ldr	r2, [pc, #96]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b16      	ldr	r3, [pc, #88]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	607b      	str	r3, [r7, #4]
 80012c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	603b      	str	r3, [r7, #0]
 80012ce:	4b12      	ldr	r3, [pc, #72]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	4a11      	ldr	r2, [pc, #68]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	6313      	str	r3, [r2, #48]	; 0x30
 80012da:	4b0f      	ldr	r3, [pc, #60]	; (8001318 <MX_GPIO_Init+0x9c>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	f003 0304 	and.w	r3, r3, #4
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Step_Pin|Direction_Pin, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80012ec:	480b      	ldr	r0, [pc, #44]	; (800131c <MX_GPIO_Init+0xa0>)
 80012ee:	f000 fe07 	bl	8001f00 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Step_Pin Direction_Pin */
  GPIO_InitStruct.Pin = Step_Pin|Direction_Pin;
 80012f2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80012f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f8:	2301      	movs	r3, #1
 80012fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2300      	movs	r3, #0
 8001302:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001304:	f107 030c 	add.w	r3, r7, #12
 8001308:	4619      	mov	r1, r3
 800130a:	4804      	ldr	r0, [pc, #16]	; (800131c <MX_GPIO_Init+0xa0>)
 800130c:	f000 fc64 	bl	8001bd8 <HAL_GPIO_Init>

}
 8001310:	bf00      	nop
 8001312:	3720      	adds	r7, #32
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40023800 	.word	0x40023800
 800131c:	40020000 	.word	0x40020000

08001320 <StartServoControl>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartServoControl */
void StartServoControl(void *argument)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08e      	sub	sp, #56	; 0x38
 8001324:	af04      	add	r7, sp, #16
 8001326:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	double currentRotation = 0.0;
 8001328:	f04f 0200 	mov.w	r2, #0
 800132c:	f04f 0300 	mov.w	r3, #0
 8001330:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double newRotation = 0.0;
 8001334:	f04f 0200 	mov.w	r2, #0
 8001338:	f04f 0300 	mov.w	r3, #0
 800133c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	double stepsToTake = 0.0;
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	f04f 0300 	mov.w	r3, #0
 8001348:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint16_t i = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	82fb      	strh	r3, [r7, #22]

  /* Infinite loop */
  for(;;)
  {
	  osMessageQueueGet(rotationQueueHandle, &newRotation, NULL, osWaitForever);
 8001350:	4b3d      	ldr	r3, [pc, #244]	; (8001448 <StartServoControl+0x128>)
 8001352:	6818      	ldr	r0, [r3, #0]
 8001354:	f107 0108 	add.w	r1, r7, #8
 8001358:	f04f 33ff 	mov.w	r3, #4294967295
 800135c:	2200      	movs	r2, #0
 800135e:	f002 fdcd 	bl	8003efc <osMessageQueueGet>

	  stepsToTake = fabs((double)(newRotation - currentRotation) / (double)1.800);
 8001362:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001366:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800136a:	f7fe ffad 	bl	80002c8 <__aeabi_dsub>
 800136e:	4602      	mov	r2, r0
 8001370:	460b      	mov	r3, r1
 8001372:	4610      	mov	r0, r2
 8001374:	4619      	mov	r1, r3
 8001376:	a332      	add	r3, pc, #200	; (adr r3, 8001440 <StartServoControl+0x120>)
 8001378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137c:	f7ff fa86 	bl	800088c <__aeabi_ddiv>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4611      	mov	r1, r2
 8001386:	61b9      	str	r1, [r7, #24]
 8001388:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800138c:	61fb      	str	r3, [r7, #28]

	  if (stepsToTake > (MAX_DEGREES / STEP_SIZE_IN_DEGREES) / 2)
 800138e:	f04f 0200 	mov.w	r2, #0
 8001392:	4b2e      	ldr	r3, [pc, #184]	; (800144c <StartServoControl+0x12c>)
 8001394:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001398:	f7ff fbde 	bl	8000b58 <__aeabi_dcmpgt>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d019      	beq.n	80013d6 <StartServoControl+0xb6>
	  {
		  stepsToTake = (MAX_DEGREES / STEP_SIZE_IN_DEGREES) - stepsToTake;
 80013a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013a6:	f04f 0000 	mov.w	r0, #0
 80013aa:	4929      	ldr	r1, [pc, #164]	; (8001450 <StartServoControl+0x130>)
 80013ac:	f7fe ff8c 	bl	80002c8 <__aeabi_dsub>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		  if (newRotation > currentRotation)
 80013b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013bc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013c0:	f7ff fbac 	bl	8000b1c <__aeabi_dcmplt>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d002      	beq.n	80013d0 <StartServoControl+0xb0>
		  {
			  servoSetCounterClockwiseDirection();
 80013ca:	f7ff fe47 	bl	800105c <servoSetCounterClockwiseDirection>
 80013ce:	e010      	b.n	80013f2 <StartServoControl+0xd2>
		  }
		  else
		  {
			  servoSetClockwiseDirection();
 80013d0:	f7ff fe38 	bl	8001044 <servoSetClockwiseDirection>
 80013d4:	e00d      	b.n	80013f2 <StartServoControl+0xd2>
		  }
	  }
	  else if (newRotation < currentRotation)
 80013d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013da:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013de:	f7ff fbbb 	bl	8000b58 <__aeabi_dcmpgt>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d002      	beq.n	80013ee <StartServoControl+0xce>
	  {
		  servoSetCounterClockwiseDirection();
 80013e8:	f7ff fe38 	bl	800105c <servoSetCounterClockwiseDirection>
 80013ec:	e001      	b.n	80013f2 <StartServoControl+0xd2>
	  }
	  else
	  {
		  servoSetClockwiseDirection();
 80013ee:	f7ff fe29 	bl	8001044 <servoSetClockwiseDirection>
	  }

	  for (i = 0; i < stepsToTake; i++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	82fb      	strh	r3, [r7, #22]
 80013f6:	e004      	b.n	8001402 <StartServoControl+0xe2>
	  {
		  servoOneStep();
 80013f8:	f7ff fe0c 	bl	8001014 <servoOneStep>
	  for (i = 0; i < stepsToTake; i++)
 80013fc:	8afb      	ldrh	r3, [r7, #22]
 80013fe:	3301      	adds	r3, #1
 8001400:	82fb      	strh	r3, [r7, #22]
 8001402:	8afb      	ldrh	r3, [r7, #22]
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff f8ad 	bl	8000564 <__aeabi_i2d>
 800140a:	4602      	mov	r2, r0
 800140c:	460b      	mov	r3, r1
 800140e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001412:	f7ff fba1 	bl	8000b58 <__aeabi_dcmpgt>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1ed      	bne.n	80013f8 <StartServoControl+0xd8>
	  }

	  printf("%f %f %f\r\n", currentRotation, newRotation, stepsToTake);
 800141c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001420:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001424:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001428:	e9cd 2300 	strd	r2, r3, [sp]
 800142c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001430:	4808      	ldr	r0, [pc, #32]	; (8001454 <StartServoControl+0x134>)
 8001432:	f005 ffc1 	bl	80073b8 <iprintf>

	  currentRotation = newRotation;
 8001436:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800143a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	  osMessageQueueGet(rotationQueueHandle, &newRotation, NULL, osWaitForever);
 800143e:	e787      	b.n	8001350 <StartServoControl+0x30>
 8001440:	cccccccd 	.word	0xcccccccd
 8001444:	3ffccccc 	.word	0x3ffccccc
 8001448:	200002a4 	.word	0x200002a4
 800144c:	40590000 	.word	0x40590000
 8001450:	40690000 	.word	0x40690000
 8001454:	0800ab5c 	.word	0x0800ab5c

08001458 <StartUartPoll>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartPoll */
void StartUartPoll(void *argument)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b086      	sub	sp, #24
 800145c:	af02      	add	r7, sp, #8
 800145e:	6078      	str	r0, [r7, #4]
	uint16_t rxLen;
	osStatus_t status;
  /* Infinite loop */
	for(;;)
	{
		HAL_UARTEx_ReceiveToIdle(&huart6, rxDataFromBt, 8, &rxLen, 0xFFFFFFFF);
 8001460:	f107 030a 	add.w	r3, r7, #10
 8001464:	f04f 32ff 	mov.w	r2, #4294967295
 8001468:	9200      	str	r2, [sp, #0]
 800146a:	2208      	movs	r2, #8
 800146c:	4911      	ldr	r1, [pc, #68]	; (80014b4 <StartUartPoll+0x5c>)
 800146e:	4812      	ldr	r0, [pc, #72]	; (80014b8 <StartUartPoll+0x60>)
 8001470:	f001 ff73 	bl	800335a <HAL_UARTEx_ReceiveToIdle>
		targetRotation = atof(rxDataFromBt);
 8001474:	480f      	ldr	r0, [pc, #60]	; (80014b4 <StartUartPoll+0x5c>)
 8001476:	f005 faf1 	bl	8006a5c <atof>
 800147a:	eeb0 7a40 	vmov.f32	s14, s0
 800147e:	eef0 7a60 	vmov.f32	s15, s1
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <StartUartPoll+0x64>)
 8001484:	ed83 7b00 	vstr	d7, [r3]
		printf ("%f\r\n", targetRotation);
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <StartUartPoll+0x64>)
 800148a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148e:	480c      	ldr	r0, [pc, #48]	; (80014c0 <StartUartPoll+0x68>)
 8001490:	f005 ff92 	bl	80073b8 <iprintf>
		if ( (status = osMessageQueuePut(rotationQueueHandle, &targetRotation, 0U, 0U)) != osOK)
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <StartUartPoll+0x6c>)
 8001496:	6818      	ldr	r0, [r3, #0]
 8001498:	2300      	movs	r3, #0
 800149a:	2200      	movs	r2, #0
 800149c:	4907      	ldr	r1, [pc, #28]	; (80014bc <StartUartPoll+0x64>)
 800149e:	f002 fccd 	bl	8003e3c <osMessageQueuePut>
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0da      	beq.n	8001460 <StartUartPoll+0x8>
		{
		  printf("status: %d\r\n", status);
 80014aa:	68f9      	ldr	r1, [r7, #12]
 80014ac:	4806      	ldr	r0, [pc, #24]	; (80014c8 <StartUartPoll+0x70>)
 80014ae:	f005 ff83 	bl	80073b8 <iprintf>
		HAL_UARTEx_ReceiveToIdle(&huart6, rxDataFromBt, 8, &rxLen, 0xFFFFFFFF);
 80014b2:	e7d5      	b.n	8001460 <StartUartPoll+0x8>
 80014b4:	200002a8 	.word	0x200002a8
 80014b8:	20000258 	.word	0x20000258
 80014bc:	200002e0 	.word	0x200002e0
 80014c0:	0800ab68 	.word	0x0800ab68
 80014c4:	200002a4 	.word	0x200002a4
 80014c8:	0800ab70 	.word	0x0800ab70

080014cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a04      	ldr	r2, [pc, #16]	; (80014ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d101      	bne.n	80014e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014de:	f000 fa55 	bl	800198c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40001000 	.word	0x40001000

080014f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014f4:	b672      	cpsid	i
}
 80014f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014f8:	e7fe      	b.n	80014f8 <Error_Handler+0x8>
	...

080014fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	4b12      	ldr	r3, [pc, #72]	; (8001550 <HAL_MspInit+0x54>)
 8001508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150a:	4a11      	ldr	r2, [pc, #68]	; (8001550 <HAL_MspInit+0x54>)
 800150c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001510:	6453      	str	r3, [r2, #68]	; 0x44
 8001512:	4b0f      	ldr	r3, [pc, #60]	; (8001550 <HAL_MspInit+0x54>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001516:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	603b      	str	r3, [r7, #0]
 8001522:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <HAL_MspInit+0x54>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	4a0a      	ldr	r2, [pc, #40]	; (8001550 <HAL_MspInit+0x54>)
 8001528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800152c:	6413      	str	r3, [r2, #64]	; 0x40
 800152e:	4b08      	ldr	r3, [pc, #32]	; (8001550 <HAL_MspInit+0x54>)
 8001530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001536:	603b      	str	r3, [r7, #0]
 8001538:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800153a:	2200      	movs	r2, #0
 800153c:	210f      	movs	r1, #15
 800153e:	f06f 0001 	mvn.w	r0, #1
 8001542:	f000 fb1f 	bl	8001b84 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40023800 	.word	0x40023800

08001554 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08c      	sub	sp, #48	; 0x30
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155c:	f107 031c 	add.w	r3, r7, #28
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a32      	ldr	r2, [pc, #200]	; (800163c <HAL_UART_MspInit+0xe8>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d12c      	bne.n	80015d0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	61bb      	str	r3, [r7, #24]
 800157a:	4b31      	ldr	r3, [pc, #196]	; (8001640 <HAL_UART_MspInit+0xec>)
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	4a30      	ldr	r2, [pc, #192]	; (8001640 <HAL_UART_MspInit+0xec>)
 8001580:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001584:	6413      	str	r3, [r2, #64]	; 0x40
 8001586:	4b2e      	ldr	r3, [pc, #184]	; (8001640 <HAL_UART_MspInit+0xec>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800158e:	61bb      	str	r3, [r7, #24]
 8001590:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	617b      	str	r3, [r7, #20]
 8001596:	4b2a      	ldr	r3, [pc, #168]	; (8001640 <HAL_UART_MspInit+0xec>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	4a29      	ldr	r2, [pc, #164]	; (8001640 <HAL_UART_MspInit+0xec>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	6313      	str	r3, [r2, #48]	; 0x30
 80015a2:	4b27      	ldr	r3, [pc, #156]	; (8001640 <HAL_UART_MspInit+0xec>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	617b      	str	r3, [r7, #20]
 80015ac:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015ae:	230c      	movs	r3, #12
 80015b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b2:	2302      	movs	r3, #2
 80015b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ba:	2303      	movs	r3, #3
 80015bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015be:	2307      	movs	r3, #7
 80015c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c2:	f107 031c 	add.w	r3, r7, #28
 80015c6:	4619      	mov	r1, r3
 80015c8:	481e      	ldr	r0, [pc, #120]	; (8001644 <HAL_UART_MspInit+0xf0>)
 80015ca:	f000 fb05 	bl	8001bd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80015ce:	e030      	b.n	8001632 <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a1c      	ldr	r2, [pc, #112]	; (8001648 <HAL_UART_MspInit+0xf4>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d12b      	bne.n	8001632 <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	613b      	str	r3, [r7, #16]
 80015de:	4b18      	ldr	r3, [pc, #96]	; (8001640 <HAL_UART_MspInit+0xec>)
 80015e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e2:	4a17      	ldr	r2, [pc, #92]	; (8001640 <HAL_UART_MspInit+0xec>)
 80015e4:	f043 0320 	orr.w	r3, r3, #32
 80015e8:	6453      	str	r3, [r2, #68]	; 0x44
 80015ea:	4b15      	ldr	r3, [pc, #84]	; (8001640 <HAL_UART_MspInit+0xec>)
 80015ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ee:	f003 0320 	and.w	r3, r3, #32
 80015f2:	613b      	str	r3, [r7, #16]
 80015f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	4b11      	ldr	r3, [pc, #68]	; (8001640 <HAL_UART_MspInit+0xec>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fe:	4a10      	ldr	r2, [pc, #64]	; (8001640 <HAL_UART_MspInit+0xec>)
 8001600:	f043 0304 	orr.w	r3, r3, #4
 8001604:	6313      	str	r3, [r2, #48]	; 0x30
 8001606:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <HAL_UART_MspInit+0xec>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	f003 0304 	and.w	r3, r3, #4
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001612:	23c0      	movs	r3, #192	; 0xc0
 8001614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001616:	2302      	movs	r3, #2
 8001618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001622:	2308      	movs	r3, #8
 8001624:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001626:	f107 031c 	add.w	r3, r7, #28
 800162a:	4619      	mov	r1, r3
 800162c:	4807      	ldr	r0, [pc, #28]	; (800164c <HAL_UART_MspInit+0xf8>)
 800162e:	f000 fad3 	bl	8001bd8 <HAL_GPIO_Init>
}
 8001632:	bf00      	nop
 8001634:	3730      	adds	r7, #48	; 0x30
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40004400 	.word	0x40004400
 8001640:	40023800 	.word	0x40023800
 8001644:	40020000 	.word	0x40020000
 8001648:	40011400 	.word	0x40011400
 800164c:	40020800 	.word	0x40020800

08001650 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08c      	sub	sp, #48	; 0x30
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001658:	2300      	movs	r3, #0
 800165a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800165c:	2300      	movs	r3, #0
 800165e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001660:	2200      	movs	r2, #0
 8001662:	6879      	ldr	r1, [r7, #4]
 8001664:	2036      	movs	r0, #54	; 0x36
 8001666:	f000 fa8d 	bl	8001b84 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800166a:	2036      	movs	r0, #54	; 0x36
 800166c:	f000 faa6 	bl	8001bbc <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	4b1f      	ldr	r3, [pc, #124]	; (80016f4 <HAL_InitTick+0xa4>)
 8001676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001678:	4a1e      	ldr	r2, [pc, #120]	; (80016f4 <HAL_InitTick+0xa4>)
 800167a:	f043 0310 	orr.w	r3, r3, #16
 800167e:	6413      	str	r3, [r2, #64]	; 0x40
 8001680:	4b1c      	ldr	r3, [pc, #112]	; (80016f4 <HAL_InitTick+0xa4>)
 8001682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001684:	f003 0310 	and.w	r3, r3, #16
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800168c:	f107 0210 	add.w	r2, r7, #16
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	4611      	mov	r1, r2
 8001696:	4618      	mov	r0, r3
 8001698:	f000 fdb6 	bl	8002208 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800169c:	f000 fd8c 	bl	80021b8 <HAL_RCC_GetPCLK1Freq>
 80016a0:	4603      	mov	r3, r0
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016a8:	4a13      	ldr	r2, [pc, #76]	; (80016f8 <HAL_InitTick+0xa8>)
 80016aa:	fba2 2303 	umull	r2, r3, r2, r3
 80016ae:	0c9b      	lsrs	r3, r3, #18
 80016b0:	3b01      	subs	r3, #1
 80016b2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80016b4:	4b11      	ldr	r3, [pc, #68]	; (80016fc <HAL_InitTick+0xac>)
 80016b6:	4a12      	ldr	r2, [pc, #72]	; (8001700 <HAL_InitTick+0xb0>)
 80016b8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016ba:	4b10      	ldr	r3, [pc, #64]	; (80016fc <HAL_InitTick+0xac>)
 80016bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016c0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80016c2:	4a0e      	ldr	r2, [pc, #56]	; (80016fc <HAL_InitTick+0xac>)
 80016c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016c6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <HAL_InitTick+0xac>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ce:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <HAL_InitTick+0xac>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80016d4:	4809      	ldr	r0, [pc, #36]	; (80016fc <HAL_InitTick+0xac>)
 80016d6:	f001 fa11 	bl	8002afc <HAL_TIM_Base_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d104      	bne.n	80016ea <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80016e0:	4806      	ldr	r0, [pc, #24]	; (80016fc <HAL_InitTick+0xac>)
 80016e2:	f001 fa65 	bl	8002bb0 <HAL_TIM_Base_Start_IT>
 80016e6:	4603      	mov	r3, r0
 80016e8:	e000      	b.n	80016ec <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3730      	adds	r7, #48	; 0x30
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40023800 	.word	0x40023800
 80016f8:	431bde83 	.word	0x431bde83
 80016fc:	200002e8 	.word	0x200002e8
 8001700:	40001000 	.word	0x40001000

08001704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001708:	e7fe      	b.n	8001708 <NMI_Handler+0x4>

0800170a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800170a:	b480      	push	{r7}
 800170c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800170e:	e7fe      	b.n	800170e <HardFault_Handler+0x4>

08001710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001714:	e7fe      	b.n	8001714 <MemManage_Handler+0x4>

08001716 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001716:	b480      	push	{r7}
 8001718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800171a:	e7fe      	b.n	800171a <BusFault_Handler+0x4>

0800171c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001720:	e7fe      	b.n	8001720 <UsageFault_Handler+0x4>

08001722 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001722:	b480      	push	{r7}
 8001724:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001734:	4802      	ldr	r0, [pc, #8]	; (8001740 <TIM6_DAC_IRQHandler+0x10>)
 8001736:	f001 faab 	bl	8002c90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	200002e8 	.word	0x200002e8

08001744 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
	return 1;
 8001748:	2301      	movs	r3, #1
}
 800174a:	4618      	mov	r0, r3
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <_kill>:

int _kill(int pid, int sig)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800175e:	f005 f981 	bl	8006a64 <__errno>
 8001762:	4603      	mov	r3, r0
 8001764:	2216      	movs	r2, #22
 8001766:	601a      	str	r2, [r3, #0]
	return -1;
 8001768:	f04f 33ff 	mov.w	r3, #4294967295
}
 800176c:	4618      	mov	r0, r3
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <_exit>:

void _exit (int status)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800177c:	f04f 31ff 	mov.w	r1, #4294967295
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff ffe7 	bl	8001754 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001786:	e7fe      	b.n	8001786 <_exit+0x12>

08001788 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	e00a      	b.n	80017b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800179a:	f7ff fc13 	bl	8000fc4 <__io_getchar>
 800179e:	4601      	mov	r1, r0
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	1c5a      	adds	r2, r3, #1
 80017a4:	60ba      	str	r2, [r7, #8]
 80017a6:	b2ca      	uxtb	r2, r1
 80017a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	3301      	adds	r3, #1
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	697a      	ldr	r2, [r7, #20]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	dbf0      	blt.n	800179a <_read+0x12>
	}

return len;
 80017b8:	687b      	ldr	r3, [r7, #4]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3718      	adds	r7, #24
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b086      	sub	sp, #24
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	60f8      	str	r0, [r7, #12]
 80017ca:	60b9      	str	r1, [r7, #8]
 80017cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
 80017d2:	e009      	b.n	80017e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	1c5a      	adds	r2, r3, #1
 80017d8:	60ba      	str	r2, [r7, #8]
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fbdb 	bl	8000f98 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	3301      	adds	r3, #1
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	697a      	ldr	r2, [r7, #20]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	dbf1      	blt.n	80017d4 <_write+0x12>
	}
	return len;
 80017f0:	687b      	ldr	r3, [r7, #4]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3718      	adds	r7, #24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <_close>:

int _close(int file)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
	return -1;
 8001802:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001806:	4618      	mov	r0, r3
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
 800181a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001822:	605a      	str	r2, [r3, #4]
	return 0;
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <_isatty>:

int _isatty(int file)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
	return 1;
 800183a:	2301      	movs	r3, #1
}
 800183c:	4618      	mov	r0, r3
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
	return 0;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800186c:	4a14      	ldr	r2, [pc, #80]	; (80018c0 <_sbrk+0x5c>)
 800186e:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <_sbrk+0x60>)
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001878:	4b13      	ldr	r3, [pc, #76]	; (80018c8 <_sbrk+0x64>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d102      	bne.n	8001886 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001880:	4b11      	ldr	r3, [pc, #68]	; (80018c8 <_sbrk+0x64>)
 8001882:	4a12      	ldr	r2, [pc, #72]	; (80018cc <_sbrk+0x68>)
 8001884:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001886:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <_sbrk+0x64>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4413      	add	r3, r2
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	429a      	cmp	r2, r3
 8001892:	d207      	bcs.n	80018a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001894:	f005 f8e6 	bl	8006a64 <__errno>
 8001898:	4603      	mov	r3, r0
 800189a:	220c      	movs	r2, #12
 800189c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800189e:	f04f 33ff 	mov.w	r3, #4294967295
 80018a2:	e009      	b.n	80018b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018a4:	4b08      	ldr	r3, [pc, #32]	; (80018c8 <_sbrk+0x64>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018aa:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <_sbrk+0x64>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4413      	add	r3, r2
 80018b2:	4a05      	ldr	r2, [pc, #20]	; (80018c8 <_sbrk+0x64>)
 80018b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018b6:	68fb      	ldr	r3, [r7, #12]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3718      	adds	r7, #24
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20020000 	.word	0x20020000
 80018c4:	00000400 	.word	0x00000400
 80018c8:	20000330 	.word	0x20000330
 80018cc:	20005eb8 	.word	0x20005eb8

080018d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018d4:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <SystemInit+0x20>)
 80018d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018da:	4a05      	ldr	r2, [pc, #20]	; (80018f0 <SystemInit+0x20>)
 80018dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	e000ed00 	.word	0xe000ed00

080018f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800192c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018f8:	480d      	ldr	r0, [pc, #52]	; (8001930 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018fa:	490e      	ldr	r1, [pc, #56]	; (8001934 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018fc:	4a0e      	ldr	r2, [pc, #56]	; (8001938 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001900:	e002      	b.n	8001908 <LoopCopyDataInit>

08001902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001906:	3304      	adds	r3, #4

08001908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800190a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800190c:	d3f9      	bcc.n	8001902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190e:	4a0b      	ldr	r2, [pc, #44]	; (800193c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001910:	4c0b      	ldr	r4, [pc, #44]	; (8001940 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001914:	e001      	b.n	800191a <LoopFillZerobss>

08001916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001918:	3204      	adds	r2, #4

0800191a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800191a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800191c:	d3fb      	bcc.n	8001916 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800191e:	f7ff ffd7 	bl	80018d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001922:	f005 f8a5 	bl	8006a70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001926:	f7ff fba5 	bl	8001074 <main>
  bx  lr    
 800192a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800192c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001934:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001938:	0800b0bc 	.word	0x0800b0bc
  ldr r2, =_sbss
 800193c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8001940:	20005eb8 	.word	0x20005eb8

08001944 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001944:	e7fe      	b.n	8001944 <ADC_IRQHandler>
	...

08001948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800194c:	4b0e      	ldr	r3, [pc, #56]	; (8001988 <HAL_Init+0x40>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a0d      	ldr	r2, [pc, #52]	; (8001988 <HAL_Init+0x40>)
 8001952:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001956:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001958:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <HAL_Init+0x40>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a0a      	ldr	r2, [pc, #40]	; (8001988 <HAL_Init+0x40>)
 800195e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001962:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001964:	4b08      	ldr	r3, [pc, #32]	; (8001988 <HAL_Init+0x40>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a07      	ldr	r2, [pc, #28]	; (8001988 <HAL_Init+0x40>)
 800196a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800196e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001970:	2003      	movs	r0, #3
 8001972:	f000 f8fc 	bl	8001b6e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001976:	200f      	movs	r0, #15
 8001978:	f7ff fe6a 	bl	8001650 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800197c:	f7ff fdbe 	bl	80014fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40023c00 	.word	0x40023c00

0800198c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <HAL_IncTick+0x20>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	461a      	mov	r2, r3
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_IncTick+0x24>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4413      	add	r3, r2
 800199c:	4a04      	ldr	r2, [pc, #16]	; (80019b0 <HAL_IncTick+0x24>)
 800199e:	6013      	str	r3, [r2, #0]
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	20000008 	.word	0x20000008
 80019b0:	20000334 	.word	0x20000334

080019b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  return uwTick;
 80019b8:	4b03      	ldr	r3, [pc, #12]	; (80019c8 <HAL_GetTick+0x14>)
 80019ba:	681b      	ldr	r3, [r3, #0]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	20000334 	.word	0x20000334

080019cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019d4:	f7ff ffee 	bl	80019b4 <HAL_GetTick>
 80019d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e4:	d005      	beq.n	80019f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019e6:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <HAL_Delay+0x44>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4413      	add	r3, r2
 80019f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019f2:	bf00      	nop
 80019f4:	f7ff ffde 	bl	80019b4 <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d8f7      	bhi.n	80019f4 <HAL_Delay+0x28>
  {
  }
}
 8001a04:	bf00      	nop
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000008 	.word	0x20000008

08001a14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a24:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <__NVIC_SetPriorityGrouping+0x44>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a30:	4013      	ands	r3, r2
 8001a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a46:	4a04      	ldr	r2, [pc, #16]	; (8001a58 <__NVIC_SetPriorityGrouping+0x44>)
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	60d3      	str	r3, [r2, #12]
}
 8001a4c:	bf00      	nop
 8001a4e:	3714      	adds	r7, #20
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a60:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <__NVIC_GetPriorityGrouping+0x18>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	0a1b      	lsrs	r3, r3, #8
 8001a66:	f003 0307 	and.w	r3, r3, #7
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	db0b      	blt.n	8001aa2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	f003 021f 	and.w	r2, r3, #31
 8001a90:	4907      	ldr	r1, [pc, #28]	; (8001ab0 <__NVIC_EnableIRQ+0x38>)
 8001a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a96:	095b      	lsrs	r3, r3, #5
 8001a98:	2001      	movs	r0, #1
 8001a9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	e000e100 	.word	0xe000e100

08001ab4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	6039      	str	r1, [r7, #0]
 8001abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	db0a      	blt.n	8001ade <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	b2da      	uxtb	r2, r3
 8001acc:	490c      	ldr	r1, [pc, #48]	; (8001b00 <__NVIC_SetPriority+0x4c>)
 8001ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad2:	0112      	lsls	r2, r2, #4
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	440b      	add	r3, r1
 8001ad8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001adc:	e00a      	b.n	8001af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	b2da      	uxtb	r2, r3
 8001ae2:	4908      	ldr	r1, [pc, #32]	; (8001b04 <__NVIC_SetPriority+0x50>)
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
 8001ae6:	f003 030f 	and.w	r3, r3, #15
 8001aea:	3b04      	subs	r3, #4
 8001aec:	0112      	lsls	r2, r2, #4
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	440b      	add	r3, r1
 8001af2:	761a      	strb	r2, [r3, #24]
}
 8001af4:	bf00      	nop
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr
 8001b00:	e000e100 	.word	0xe000e100
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b089      	sub	sp, #36	; 0x24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f003 0307 	and.w	r3, r3, #7
 8001b1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	f1c3 0307 	rsb	r3, r3, #7
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	bf28      	it	cs
 8001b26:	2304      	movcs	r3, #4
 8001b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	3304      	adds	r3, #4
 8001b2e:	2b06      	cmp	r3, #6
 8001b30:	d902      	bls.n	8001b38 <NVIC_EncodePriority+0x30>
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	3b03      	subs	r3, #3
 8001b36:	e000      	b.n	8001b3a <NVIC_EncodePriority+0x32>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	fa02 f303 	lsl.w	r3, r2, r3
 8001b46:	43da      	mvns	r2, r3
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	401a      	ands	r2, r3
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b50:	f04f 31ff 	mov.w	r1, #4294967295
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5a:	43d9      	mvns	r1, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b60:	4313      	orrs	r3, r2
         );
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3724      	adds	r7, #36	; 0x24
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f7ff ff4c 	bl	8001a14 <__NVIC_SetPriorityGrouping>
}
 8001b7c:	bf00      	nop
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
 8001b90:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b92:	2300      	movs	r3, #0
 8001b94:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b96:	f7ff ff61 	bl	8001a5c <__NVIC_GetPriorityGrouping>
 8001b9a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	68b9      	ldr	r1, [r7, #8]
 8001ba0:	6978      	ldr	r0, [r7, #20]
 8001ba2:	f7ff ffb1 	bl	8001b08 <NVIC_EncodePriority>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bac:	4611      	mov	r1, r2
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff ff80 	bl	8001ab4 <__NVIC_SetPriority>
}
 8001bb4:	bf00      	nop
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff ff54 	bl	8001a78 <__NVIC_EnableIRQ>
}
 8001bd0:	bf00      	nop
 8001bd2:	3708      	adds	r7, #8
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b089      	sub	sp, #36	; 0x24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001be2:	2300      	movs	r3, #0
 8001be4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61fb      	str	r3, [r7, #28]
 8001bf2:	e165      	b.n	8001ec0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	4013      	ands	r3, r2
 8001c06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	f040 8154 	bne.w	8001eba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f003 0303 	and.w	r3, r3, #3
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d005      	beq.n	8001c2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d130      	bne.n	8001c8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	2203      	movs	r2, #3
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	68da      	ldr	r2, [r3, #12]
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c60:	2201      	movs	r2, #1
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	091b      	lsrs	r3, r3, #4
 8001c76:	f003 0201 	and.w	r2, r3, #1
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f003 0303 	and.w	r3, r3, #3
 8001c94:	2b03      	cmp	r3, #3
 8001c96:	d017      	beq.n	8001cc8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	2203      	movs	r2, #3
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4013      	ands	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	689a      	ldr	r2, [r3, #8]
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 0303 	and.w	r3, r3, #3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d123      	bne.n	8001d1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	08da      	lsrs	r2, r3, #3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3208      	adds	r2, #8
 8001cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	f003 0307 	and.w	r3, r3, #7
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	220f      	movs	r2, #15
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	691a      	ldr	r2, [r3, #16]
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	f003 0307 	and.w	r3, r3, #7
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	08da      	lsrs	r2, r3, #3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	3208      	adds	r2, #8
 8001d16:	69b9      	ldr	r1, [r7, #24]
 8001d18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	2203      	movs	r2, #3
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	4013      	ands	r3, r2
 8001d32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 0203 	and.w	r2, r3, #3
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	f000 80ae 	beq.w	8001eba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	4b5d      	ldr	r3, [pc, #372]	; (8001ed8 <HAL_GPIO_Init+0x300>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	4a5c      	ldr	r2, [pc, #368]	; (8001ed8 <HAL_GPIO_Init+0x300>)
 8001d68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d6e:	4b5a      	ldr	r3, [pc, #360]	; (8001ed8 <HAL_GPIO_Init+0x300>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d7a:	4a58      	ldr	r2, [pc, #352]	; (8001edc <HAL_GPIO_Init+0x304>)
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	089b      	lsrs	r3, r3, #2
 8001d80:	3302      	adds	r3, #2
 8001d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	220f      	movs	r2, #15
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43db      	mvns	r3, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a4f      	ldr	r2, [pc, #316]	; (8001ee0 <HAL_GPIO_Init+0x308>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d025      	beq.n	8001df2 <HAL_GPIO_Init+0x21a>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a4e      	ldr	r2, [pc, #312]	; (8001ee4 <HAL_GPIO_Init+0x30c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d01f      	beq.n	8001dee <HAL_GPIO_Init+0x216>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a4d      	ldr	r2, [pc, #308]	; (8001ee8 <HAL_GPIO_Init+0x310>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d019      	beq.n	8001dea <HAL_GPIO_Init+0x212>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a4c      	ldr	r2, [pc, #304]	; (8001eec <HAL_GPIO_Init+0x314>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d013      	beq.n	8001de6 <HAL_GPIO_Init+0x20e>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a4b      	ldr	r2, [pc, #300]	; (8001ef0 <HAL_GPIO_Init+0x318>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d00d      	beq.n	8001de2 <HAL_GPIO_Init+0x20a>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a4a      	ldr	r2, [pc, #296]	; (8001ef4 <HAL_GPIO_Init+0x31c>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d007      	beq.n	8001dde <HAL_GPIO_Init+0x206>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a49      	ldr	r2, [pc, #292]	; (8001ef8 <HAL_GPIO_Init+0x320>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d101      	bne.n	8001dda <HAL_GPIO_Init+0x202>
 8001dd6:	2306      	movs	r3, #6
 8001dd8:	e00c      	b.n	8001df4 <HAL_GPIO_Init+0x21c>
 8001dda:	2307      	movs	r3, #7
 8001ddc:	e00a      	b.n	8001df4 <HAL_GPIO_Init+0x21c>
 8001dde:	2305      	movs	r3, #5
 8001de0:	e008      	b.n	8001df4 <HAL_GPIO_Init+0x21c>
 8001de2:	2304      	movs	r3, #4
 8001de4:	e006      	b.n	8001df4 <HAL_GPIO_Init+0x21c>
 8001de6:	2303      	movs	r3, #3
 8001de8:	e004      	b.n	8001df4 <HAL_GPIO_Init+0x21c>
 8001dea:	2302      	movs	r3, #2
 8001dec:	e002      	b.n	8001df4 <HAL_GPIO_Init+0x21c>
 8001dee:	2301      	movs	r3, #1
 8001df0:	e000      	b.n	8001df4 <HAL_GPIO_Init+0x21c>
 8001df2:	2300      	movs	r3, #0
 8001df4:	69fa      	ldr	r2, [r7, #28]
 8001df6:	f002 0203 	and.w	r2, r2, #3
 8001dfa:	0092      	lsls	r2, r2, #2
 8001dfc:	4093      	lsls	r3, r2
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e04:	4935      	ldr	r1, [pc, #212]	; (8001edc <HAL_GPIO_Init+0x304>)
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	089b      	lsrs	r3, r3, #2
 8001e0a:	3302      	adds	r3, #2
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e12:	4b3a      	ldr	r3, [pc, #232]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	43db      	mvns	r3, r3
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	4013      	ands	r3, r2
 8001e20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e36:	4a31      	ldr	r2, [pc, #196]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e3c:	4b2f      	ldr	r3, [pc, #188]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	43db      	mvns	r3, r3
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d003      	beq.n	8001e60 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e60:	4a26      	ldr	r2, [pc, #152]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e66:	4b25      	ldr	r3, [pc, #148]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	4013      	ands	r3, r2
 8001e74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e8a:	4a1c      	ldr	r2, [pc, #112]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e90:	4b1a      	ldr	r3, [pc, #104]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	69ba      	ldr	r2, [r7, #24]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d003      	beq.n	8001eb4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001eb4:	4a11      	ldr	r2, [pc, #68]	; (8001efc <HAL_GPIO_Init+0x324>)
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	61fb      	str	r3, [r7, #28]
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	2b0f      	cmp	r3, #15
 8001ec4:	f67f ae96 	bls.w	8001bf4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ec8:	bf00      	nop
 8001eca:	bf00      	nop
 8001ecc:	3724      	adds	r7, #36	; 0x24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	40013800 	.word	0x40013800
 8001ee0:	40020000 	.word	0x40020000
 8001ee4:	40020400 	.word	0x40020400
 8001ee8:	40020800 	.word	0x40020800
 8001eec:	40020c00 	.word	0x40020c00
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	40021400 	.word	0x40021400
 8001ef8:	40021800 	.word	0x40021800
 8001efc:	40013c00 	.word	0x40013c00

08001f00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	807b      	strh	r3, [r7, #2]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f10:	787b      	ldrb	r3, [r7, #1]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d003      	beq.n	8001f1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f16:	887a      	ldrh	r2, [r7, #2]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f1c:	e003      	b.n	8001f26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f1e:	887b      	ldrh	r3, [r7, #2]
 8001f20:	041a      	lsls	r2, r3, #16
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	619a      	str	r2, [r3, #24]
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	603b      	str	r3, [r7, #0]
 8001f42:	4b20      	ldr	r3, [pc, #128]	; (8001fc4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	4a1f      	ldr	r2, [pc, #124]	; (8001fc4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001f48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f4e:	4b1d      	ldr	r3, [pc, #116]	; (8001fc4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f56:	603b      	str	r3, [r7, #0]
 8001f58:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001f5a:	4b1b      	ldr	r3, [pc, #108]	; (8001fc8 <HAL_PWREx_EnableOverDrive+0x94>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f60:	f7ff fd28 	bl	80019b4 <HAL_GetTick>
 8001f64:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001f66:	e009      	b.n	8001f7c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001f68:	f7ff fd24 	bl	80019b4 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f76:	d901      	bls.n	8001f7c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e01f      	b.n	8001fbc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001f7c:	4b13      	ldr	r3, [pc, #76]	; (8001fcc <HAL_PWREx_EnableOverDrive+0x98>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f88:	d1ee      	bne.n	8001f68 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001f8a:	4b11      	ldr	r3, [pc, #68]	; (8001fd0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f90:	f7ff fd10 	bl	80019b4 <HAL_GetTick>
 8001f94:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001f96:	e009      	b.n	8001fac <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001f98:	f7ff fd0c 	bl	80019b4 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001fa6:	d901      	bls.n	8001fac <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e007      	b.n	8001fbc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001fac:	4b07      	ldr	r3, [pc, #28]	; (8001fcc <HAL_PWREx_EnableOverDrive+0x98>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001fb8:	d1ee      	bne.n	8001f98 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	420e0040 	.word	0x420e0040
 8001fcc:	40007000 	.word	0x40007000
 8001fd0:	420e0044 	.word	0x420e0044

08001fd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e0cc      	b.n	8002182 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fe8:	4b68      	ldr	r3, [pc, #416]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 030f 	and.w	r3, r3, #15
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d90c      	bls.n	8002010 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ff6:	4b65      	ldr	r3, [pc, #404]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8001ff8:	683a      	ldr	r2, [r7, #0]
 8001ffa:	b2d2      	uxtb	r2, r2
 8001ffc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ffe:	4b63      	ldr	r3, [pc, #396]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d001      	beq.n	8002010 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0b8      	b.n	8002182 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d020      	beq.n	800205e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0304 	and.w	r3, r3, #4
 8002024:	2b00      	cmp	r3, #0
 8002026:	d005      	beq.n	8002034 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002028:	4b59      	ldr	r3, [pc, #356]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	4a58      	ldr	r2, [pc, #352]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 800202e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002032:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0308 	and.w	r3, r3, #8
 800203c:	2b00      	cmp	r3, #0
 800203e:	d005      	beq.n	800204c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002040:	4b53      	ldr	r3, [pc, #332]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	4a52      	ldr	r2, [pc, #328]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 8002046:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800204a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800204c:	4b50      	ldr	r3, [pc, #320]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	494d      	ldr	r1, [pc, #308]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 800205a:	4313      	orrs	r3, r2
 800205c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	d044      	beq.n	80020f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d107      	bne.n	8002082 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	4b47      	ldr	r3, [pc, #284]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d119      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e07f      	b.n	8002182 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d003      	beq.n	8002092 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800208e:	2b03      	cmp	r3, #3
 8002090:	d107      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002092:	4b3f      	ldr	r3, [pc, #252]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d109      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e06f      	b.n	8002182 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a2:	4b3b      	ldr	r3, [pc, #236]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e067      	b.n	8002182 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020b2:	4b37      	ldr	r3, [pc, #220]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f023 0203 	bic.w	r2, r3, #3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	4934      	ldr	r1, [pc, #208]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020c4:	f7ff fc76 	bl	80019b4 <HAL_GetTick>
 80020c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ca:	e00a      	b.n	80020e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020cc:	f7ff fc72 	bl	80019b4 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80020da:	4293      	cmp	r3, r2
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e04f      	b.n	8002182 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020e2:	4b2b      	ldr	r3, [pc, #172]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 020c 	and.w	r2, r3, #12
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d1eb      	bne.n	80020cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020f4:	4b25      	ldr	r3, [pc, #148]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 030f 	and.w	r3, r3, #15
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d20c      	bcs.n	800211c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002102:	4b22      	ldr	r3, [pc, #136]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800210a:	4b20      	ldr	r3, [pc, #128]	; (800218c <HAL_RCC_ClockConfig+0x1b8>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 030f 	and.w	r3, r3, #15
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	429a      	cmp	r2, r3
 8002116:	d001      	beq.n	800211c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e032      	b.n	8002182 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0304 	and.w	r3, r3, #4
 8002124:	2b00      	cmp	r3, #0
 8002126:	d008      	beq.n	800213a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002128:	4b19      	ldr	r3, [pc, #100]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	4916      	ldr	r1, [pc, #88]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 8002136:	4313      	orrs	r3, r2
 8002138:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	2b00      	cmp	r3, #0
 8002144:	d009      	beq.n	800215a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002146:	4b12      	ldr	r3, [pc, #72]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	490e      	ldr	r1, [pc, #56]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 8002156:	4313      	orrs	r3, r2
 8002158:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800215a:	f000 f887 	bl	800226c <HAL_RCC_GetSysClockFreq>
 800215e:	4602      	mov	r2, r0
 8002160:	4b0b      	ldr	r3, [pc, #44]	; (8002190 <HAL_RCC_ClockConfig+0x1bc>)
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	091b      	lsrs	r3, r3, #4
 8002166:	f003 030f 	and.w	r3, r3, #15
 800216a:	490a      	ldr	r1, [pc, #40]	; (8002194 <HAL_RCC_ClockConfig+0x1c0>)
 800216c:	5ccb      	ldrb	r3, [r1, r3]
 800216e:	fa22 f303 	lsr.w	r3, r2, r3
 8002172:	4a09      	ldr	r2, [pc, #36]	; (8002198 <HAL_RCC_ClockConfig+0x1c4>)
 8002174:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002176:	4b09      	ldr	r3, [pc, #36]	; (800219c <HAL_RCC_ClockConfig+0x1c8>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff fa68 	bl	8001650 <HAL_InitTick>

  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40023c00 	.word	0x40023c00
 8002190:	40023800 	.word	0x40023800
 8002194:	0800abf8 	.word	0x0800abf8
 8002198:	20000000 	.word	0x20000000
 800219c:	20000004 	.word	0x20000004

080021a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021a4:	4b03      	ldr	r3, [pc, #12]	; (80021b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80021a6:	681b      	ldr	r3, [r3, #0]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	20000000 	.word	0x20000000

080021b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80021bc:	f7ff fff0 	bl	80021a0 <HAL_RCC_GetHCLKFreq>
 80021c0:	4602      	mov	r2, r0
 80021c2:	4b05      	ldr	r3, [pc, #20]	; (80021d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	0a9b      	lsrs	r3, r3, #10
 80021c8:	f003 0307 	and.w	r3, r3, #7
 80021cc:	4903      	ldr	r1, [pc, #12]	; (80021dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80021ce:	5ccb      	ldrb	r3, [r1, r3]
 80021d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40023800 	.word	0x40023800
 80021dc:	0800ac08 	.word	0x0800ac08

080021e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80021e4:	f7ff ffdc 	bl	80021a0 <HAL_RCC_GetHCLKFreq>
 80021e8:	4602      	mov	r2, r0
 80021ea:	4b05      	ldr	r3, [pc, #20]	; (8002200 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	0b5b      	lsrs	r3, r3, #13
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	4903      	ldr	r1, [pc, #12]	; (8002204 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021f6:	5ccb      	ldrb	r3, [r1, r3]
 80021f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40023800 	.word	0x40023800
 8002204:	0800ac08 	.word	0x0800ac08

08002208 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	220f      	movs	r2, #15
 8002216:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002218:	4b12      	ldr	r3, [pc, #72]	; (8002264 <HAL_RCC_GetClockConfig+0x5c>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f003 0203 	and.w	r2, r3, #3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002224:	4b0f      	ldr	r3, [pc, #60]	; (8002264 <HAL_RCC_GetClockConfig+0x5c>)
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002230:	4b0c      	ldr	r3, [pc, #48]	; (8002264 <HAL_RCC_GetClockConfig+0x5c>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800223c:	4b09      	ldr	r3, [pc, #36]	; (8002264 <HAL_RCC_GetClockConfig+0x5c>)
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	08db      	lsrs	r3, r3, #3
 8002242:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800224a:	4b07      	ldr	r3, [pc, #28]	; (8002268 <HAL_RCC_GetClockConfig+0x60>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 020f 	and.w	r2, r3, #15
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	601a      	str	r2, [r3, #0]
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	40023800 	.word	0x40023800
 8002268:	40023c00 	.word	0x40023c00

0800226c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800226c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002270:	b0a6      	sub	sp, #152	; 0x98
 8002272:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002274:	2300      	movs	r3, #0
 8002276:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 800227a:	2300      	movs	r3, #0
 800227c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8002280:	2300      	movs	r3, #0
 8002282:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8002286:	2300      	movs	r3, #0
 8002288:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 800228c:	2300      	movs	r3, #0
 800228e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002292:	4bc8      	ldr	r3, [pc, #800]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 030c 	and.w	r3, r3, #12
 800229a:	2b0c      	cmp	r3, #12
 800229c:	f200 817e 	bhi.w	800259c <HAL_RCC_GetSysClockFreq+0x330>
 80022a0:	a201      	add	r2, pc, #4	; (adr r2, 80022a8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80022a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022a6:	bf00      	nop
 80022a8:	080022dd 	.word	0x080022dd
 80022ac:	0800259d 	.word	0x0800259d
 80022b0:	0800259d 	.word	0x0800259d
 80022b4:	0800259d 	.word	0x0800259d
 80022b8:	080022e5 	.word	0x080022e5
 80022bc:	0800259d 	.word	0x0800259d
 80022c0:	0800259d 	.word	0x0800259d
 80022c4:	0800259d 	.word	0x0800259d
 80022c8:	080022ed 	.word	0x080022ed
 80022cc:	0800259d 	.word	0x0800259d
 80022d0:	0800259d 	.word	0x0800259d
 80022d4:	0800259d 	.word	0x0800259d
 80022d8:	08002457 	.word	0x08002457
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022dc:	4bb6      	ldr	r3, [pc, #728]	; (80025b8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80022de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80022e2:	e15f      	b.n	80025a4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022e4:	4bb5      	ldr	r3, [pc, #724]	; (80025bc <HAL_RCC_GetSysClockFreq+0x350>)
 80022e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80022ea:	e15b      	b.n	80025a4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022ec:	4bb1      	ldr	r3, [pc, #708]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022f8:	4bae      	ldr	r3, [pc, #696]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d031      	beq.n	8002368 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002304:	4bab      	ldr	r3, [pc, #684]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	099b      	lsrs	r3, r3, #6
 800230a:	2200      	movs	r2, #0
 800230c:	66bb      	str	r3, [r7, #104]	; 0x68
 800230e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002310:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002316:	663b      	str	r3, [r7, #96]	; 0x60
 8002318:	2300      	movs	r3, #0
 800231a:	667b      	str	r3, [r7, #100]	; 0x64
 800231c:	4ba7      	ldr	r3, [pc, #668]	; (80025bc <HAL_RCC_GetSysClockFreq+0x350>)
 800231e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002322:	462a      	mov	r2, r5
 8002324:	fb03 f202 	mul.w	r2, r3, r2
 8002328:	2300      	movs	r3, #0
 800232a:	4621      	mov	r1, r4
 800232c:	fb01 f303 	mul.w	r3, r1, r3
 8002330:	4413      	add	r3, r2
 8002332:	4aa2      	ldr	r2, [pc, #648]	; (80025bc <HAL_RCC_GetSysClockFreq+0x350>)
 8002334:	4621      	mov	r1, r4
 8002336:	fba1 1202 	umull	r1, r2, r1, r2
 800233a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800233c:	460a      	mov	r2, r1
 800233e:	67ba      	str	r2, [r7, #120]	; 0x78
 8002340:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002342:	4413      	add	r3, r2
 8002344:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002346:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800234a:	2200      	movs	r2, #0
 800234c:	65bb      	str	r3, [r7, #88]	; 0x58
 800234e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002350:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002354:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002358:	f7fe fc66 	bl	8000c28 <__aeabi_uldivmod>
 800235c:	4602      	mov	r2, r0
 800235e:	460b      	mov	r3, r1
 8002360:	4613      	mov	r3, r2
 8002362:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002366:	e064      	b.n	8002432 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002368:	4b92      	ldr	r3, [pc, #584]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	099b      	lsrs	r3, r3, #6
 800236e:	2200      	movs	r2, #0
 8002370:	653b      	str	r3, [r7, #80]	; 0x50
 8002372:	657a      	str	r2, [r7, #84]	; 0x54
 8002374:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002376:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800237a:	64bb      	str	r3, [r7, #72]	; 0x48
 800237c:	2300      	movs	r3, #0
 800237e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002380:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8002384:	4622      	mov	r2, r4
 8002386:	462b      	mov	r3, r5
 8002388:	f04f 0000 	mov.w	r0, #0
 800238c:	f04f 0100 	mov.w	r1, #0
 8002390:	0159      	lsls	r1, r3, #5
 8002392:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002396:	0150      	lsls	r0, r2, #5
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	4621      	mov	r1, r4
 800239e:	1a51      	subs	r1, r2, r1
 80023a0:	6139      	str	r1, [r7, #16]
 80023a2:	4629      	mov	r1, r5
 80023a4:	eb63 0301 	sbc.w	r3, r3, r1
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	f04f 0300 	mov.w	r3, #0
 80023b2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023b6:	4659      	mov	r1, fp
 80023b8:	018b      	lsls	r3, r1, #6
 80023ba:	4651      	mov	r1, sl
 80023bc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023c0:	4651      	mov	r1, sl
 80023c2:	018a      	lsls	r2, r1, #6
 80023c4:	4651      	mov	r1, sl
 80023c6:	ebb2 0801 	subs.w	r8, r2, r1
 80023ca:	4659      	mov	r1, fp
 80023cc:	eb63 0901 	sbc.w	r9, r3, r1
 80023d0:	f04f 0200 	mov.w	r2, #0
 80023d4:	f04f 0300 	mov.w	r3, #0
 80023d8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023dc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023e0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023e4:	4690      	mov	r8, r2
 80023e6:	4699      	mov	r9, r3
 80023e8:	4623      	mov	r3, r4
 80023ea:	eb18 0303 	adds.w	r3, r8, r3
 80023ee:	60bb      	str	r3, [r7, #8]
 80023f0:	462b      	mov	r3, r5
 80023f2:	eb49 0303 	adc.w	r3, r9, r3
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	f04f 0200 	mov.w	r2, #0
 80023fc:	f04f 0300 	mov.w	r3, #0
 8002400:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002404:	4629      	mov	r1, r5
 8002406:	028b      	lsls	r3, r1, #10
 8002408:	4621      	mov	r1, r4
 800240a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800240e:	4621      	mov	r1, r4
 8002410:	028a      	lsls	r2, r1, #10
 8002412:	4610      	mov	r0, r2
 8002414:	4619      	mov	r1, r3
 8002416:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800241a:	2200      	movs	r2, #0
 800241c:	643b      	str	r3, [r7, #64]	; 0x40
 800241e:	647a      	str	r2, [r7, #68]	; 0x44
 8002420:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002424:	f7fe fc00 	bl	8000c28 <__aeabi_uldivmod>
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	4613      	mov	r3, r2
 800242e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002432:	4b60      	ldr	r3, [pc, #384]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	0c1b      	lsrs	r3, r3, #16
 8002438:	f003 0303 	and.w	r3, r3, #3
 800243c:	3301      	adds	r3, #1
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8002444:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002448:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800244c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002450:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002454:	e0a6      	b.n	80025a4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002456:	4b57      	ldr	r3, [pc, #348]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800245e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002462:	4b54      	ldr	r3, [pc, #336]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d02a      	beq.n	80024c4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800246e:	4b51      	ldr	r3, [pc, #324]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	099b      	lsrs	r3, r3, #6
 8002474:	2200      	movs	r2, #0
 8002476:	63bb      	str	r3, [r7, #56]	; 0x38
 8002478:	63fa      	str	r2, [r7, #60]	; 0x3c
 800247a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800247c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002480:	2100      	movs	r1, #0
 8002482:	4b4e      	ldr	r3, [pc, #312]	; (80025bc <HAL_RCC_GetSysClockFreq+0x350>)
 8002484:	fb03 f201 	mul.w	r2, r3, r1
 8002488:	2300      	movs	r3, #0
 800248a:	fb00 f303 	mul.w	r3, r0, r3
 800248e:	4413      	add	r3, r2
 8002490:	4a4a      	ldr	r2, [pc, #296]	; (80025bc <HAL_RCC_GetSysClockFreq+0x350>)
 8002492:	fba0 1202 	umull	r1, r2, r0, r2
 8002496:	677a      	str	r2, [r7, #116]	; 0x74
 8002498:	460a      	mov	r2, r1
 800249a:	673a      	str	r2, [r7, #112]	; 0x70
 800249c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800249e:	4413      	add	r3, r2
 80024a0:	677b      	str	r3, [r7, #116]	; 0x74
 80024a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024a6:	2200      	movs	r2, #0
 80024a8:	633b      	str	r3, [r7, #48]	; 0x30
 80024aa:	637a      	str	r2, [r7, #52]	; 0x34
 80024ac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80024b0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80024b4:	f7fe fbb8 	bl	8000c28 <__aeabi_uldivmod>
 80024b8:	4602      	mov	r2, r0
 80024ba:	460b      	mov	r3, r1
 80024bc:	4613      	mov	r3, r2
 80024be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80024c2:	e05b      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024c4:	4b3b      	ldr	r3, [pc, #236]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	099b      	lsrs	r3, r3, #6
 80024ca:	2200      	movs	r2, #0
 80024cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80024ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80024d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024d6:	623b      	str	r3, [r7, #32]
 80024d8:	2300      	movs	r3, #0
 80024da:	627b      	str	r3, [r7, #36]	; 0x24
 80024dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80024e0:	4642      	mov	r2, r8
 80024e2:	464b      	mov	r3, r9
 80024e4:	f04f 0000 	mov.w	r0, #0
 80024e8:	f04f 0100 	mov.w	r1, #0
 80024ec:	0159      	lsls	r1, r3, #5
 80024ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024f2:	0150      	lsls	r0, r2, #5
 80024f4:	4602      	mov	r2, r0
 80024f6:	460b      	mov	r3, r1
 80024f8:	4641      	mov	r1, r8
 80024fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80024fe:	4649      	mov	r1, r9
 8002500:	eb63 0b01 	sbc.w	fp, r3, r1
 8002504:	f04f 0200 	mov.w	r2, #0
 8002508:	f04f 0300 	mov.w	r3, #0
 800250c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002510:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002514:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002518:	ebb2 040a 	subs.w	r4, r2, sl
 800251c:	eb63 050b 	sbc.w	r5, r3, fp
 8002520:	f04f 0200 	mov.w	r2, #0
 8002524:	f04f 0300 	mov.w	r3, #0
 8002528:	00eb      	lsls	r3, r5, #3
 800252a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800252e:	00e2      	lsls	r2, r4, #3
 8002530:	4614      	mov	r4, r2
 8002532:	461d      	mov	r5, r3
 8002534:	4643      	mov	r3, r8
 8002536:	18e3      	adds	r3, r4, r3
 8002538:	603b      	str	r3, [r7, #0]
 800253a:	464b      	mov	r3, r9
 800253c:	eb45 0303 	adc.w	r3, r5, r3
 8002540:	607b      	str	r3, [r7, #4]
 8002542:	f04f 0200 	mov.w	r2, #0
 8002546:	f04f 0300 	mov.w	r3, #0
 800254a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800254e:	4629      	mov	r1, r5
 8002550:	028b      	lsls	r3, r1, #10
 8002552:	4621      	mov	r1, r4
 8002554:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002558:	4621      	mov	r1, r4
 800255a:	028a      	lsls	r2, r1, #10
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002564:	2200      	movs	r2, #0
 8002566:	61bb      	str	r3, [r7, #24]
 8002568:	61fa      	str	r2, [r7, #28]
 800256a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800256e:	f7fe fb5b 	bl	8000c28 <__aeabi_uldivmod>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	4613      	mov	r3, r2
 8002578:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800257c:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x348>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	0f1b      	lsrs	r3, r3, #28
 8002582:	f003 0307 	and.w	r3, r3, #7
 8002586:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 800258a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800258e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002592:	fbb2 f3f3 	udiv	r3, r2, r3
 8002596:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800259a:	e003      	b.n	80025a4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800259c:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <HAL_RCC_GetSysClockFreq+0x34c>)
 800259e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80025a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3798      	adds	r7, #152	; 0x98
 80025ac:	46bd      	mov	sp, r7
 80025ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025b2:	bf00      	nop
 80025b4:	40023800 	.word	0x40023800
 80025b8:	00f42400 	.word	0x00f42400
 80025bc:	017d7840 	.word	0x017d7840

080025c0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e28d      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	2b00      	cmp	r3, #0
 80025dc:	f000 8083 	beq.w	80026e6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80025e0:	4b94      	ldr	r3, [pc, #592]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 030c 	and.w	r3, r3, #12
 80025e8:	2b04      	cmp	r3, #4
 80025ea:	d019      	beq.n	8002620 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025ec:	4b91      	ldr	r3, [pc, #580]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80025f4:	2b08      	cmp	r3, #8
 80025f6:	d106      	bne.n	8002606 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80025f8:	4b8e      	ldr	r3, [pc, #568]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002600:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002604:	d00c      	beq.n	8002620 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002606:	4b8b      	ldr	r3, [pc, #556]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800260e:	2b0c      	cmp	r3, #12
 8002610:	d112      	bne.n	8002638 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002612:	4b88      	ldr	r3, [pc, #544]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800261a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800261e:	d10b      	bne.n	8002638 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002620:	4b84      	ldr	r3, [pc, #528]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d05b      	beq.n	80026e4 <HAL_RCC_OscConfig+0x124>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d157      	bne.n	80026e4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e25a      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002640:	d106      	bne.n	8002650 <HAL_RCC_OscConfig+0x90>
 8002642:	4b7c      	ldr	r3, [pc, #496]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a7b      	ldr	r2, [pc, #492]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	e01d      	b.n	800268c <HAL_RCC_OscConfig+0xcc>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002658:	d10c      	bne.n	8002674 <HAL_RCC_OscConfig+0xb4>
 800265a:	4b76      	ldr	r3, [pc, #472]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a75      	ldr	r2, [pc, #468]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002660:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002664:	6013      	str	r3, [r2, #0]
 8002666:	4b73      	ldr	r3, [pc, #460]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a72      	ldr	r2, [pc, #456]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 800266c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002670:	6013      	str	r3, [r2, #0]
 8002672:	e00b      	b.n	800268c <HAL_RCC_OscConfig+0xcc>
 8002674:	4b6f      	ldr	r3, [pc, #444]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a6e      	ldr	r2, [pc, #440]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 800267a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800267e:	6013      	str	r3, [r2, #0]
 8002680:	4b6c      	ldr	r3, [pc, #432]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a6b      	ldr	r2, [pc, #428]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002686:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800268a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d013      	beq.n	80026bc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002694:	f7ff f98e 	bl	80019b4 <HAL_GetTick>
 8002698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800269a:	e008      	b.n	80026ae <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800269c:	f7ff f98a 	bl	80019b4 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	2b64      	cmp	r3, #100	; 0x64
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e21f      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ae:	4b61      	ldr	r3, [pc, #388]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d0f0      	beq.n	800269c <HAL_RCC_OscConfig+0xdc>
 80026ba:	e014      	b.n	80026e6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026bc:	f7ff f97a 	bl	80019b4 <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026c4:	f7ff f976 	bl	80019b4 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b64      	cmp	r3, #100	; 0x64
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e20b      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026d6:	4b57      	ldr	r3, [pc, #348]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1f0      	bne.n	80026c4 <HAL_RCC_OscConfig+0x104>
 80026e2:	e000      	b.n	80026e6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d06f      	beq.n	80027d2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80026f2:	4b50      	ldr	r3, [pc, #320]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d017      	beq.n	800272e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80026fe:	4b4d      	ldr	r3, [pc, #308]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002706:	2b08      	cmp	r3, #8
 8002708:	d105      	bne.n	8002716 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800270a:	4b4a      	ldr	r3, [pc, #296]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00b      	beq.n	800272e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002716:	4b47      	ldr	r3, [pc, #284]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800271e:	2b0c      	cmp	r3, #12
 8002720:	d11c      	bne.n	800275c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002722:	4b44      	ldr	r3, [pc, #272]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d116      	bne.n	800275c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800272e:	4b41      	ldr	r3, [pc, #260]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	2b00      	cmp	r3, #0
 8002738:	d005      	beq.n	8002746 <HAL_RCC_OscConfig+0x186>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	2b01      	cmp	r3, #1
 8002740:	d001      	beq.n	8002746 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e1d3      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002746:	4b3b      	ldr	r3, [pc, #236]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	00db      	lsls	r3, r3, #3
 8002754:	4937      	ldr	r1, [pc, #220]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002756:	4313      	orrs	r3, r2
 8002758:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800275a:	e03a      	b.n	80027d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d020      	beq.n	80027a6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002764:	4b34      	ldr	r3, [pc, #208]	; (8002838 <HAL_RCC_OscConfig+0x278>)
 8002766:	2201      	movs	r2, #1
 8002768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800276a:	f7ff f923 	bl	80019b4 <HAL_GetTick>
 800276e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002770:	e008      	b.n	8002784 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002772:	f7ff f91f 	bl	80019b4 <HAL_GetTick>
 8002776:	4602      	mov	r2, r0
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d901      	bls.n	8002784 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e1b4      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002784:	4b2b      	ldr	r3, [pc, #172]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d0f0      	beq.n	8002772 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002790:	4b28      	ldr	r3, [pc, #160]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4925      	ldr	r1, [pc, #148]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	600b      	str	r3, [r1, #0]
 80027a4:	e015      	b.n	80027d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027a6:	4b24      	ldr	r3, [pc, #144]	; (8002838 <HAL_RCC_OscConfig+0x278>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ac:	f7ff f902 	bl	80019b4 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027b4:	f7ff f8fe 	bl	80019b4 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e193      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027c6:	4b1b      	ldr	r3, [pc, #108]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f0      	bne.n	80027b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0308 	and.w	r3, r3, #8
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d036      	beq.n	800284c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d016      	beq.n	8002814 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027e6:	4b15      	ldr	r3, [pc, #84]	; (800283c <HAL_RCC_OscConfig+0x27c>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ec:	f7ff f8e2 	bl	80019b4 <HAL_GetTick>
 80027f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027f4:	f7ff f8de 	bl	80019b4 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e173      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002806:	4b0b      	ldr	r3, [pc, #44]	; (8002834 <HAL_RCC_OscConfig+0x274>)
 8002808:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d0f0      	beq.n	80027f4 <HAL_RCC_OscConfig+0x234>
 8002812:	e01b      	b.n	800284c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002814:	4b09      	ldr	r3, [pc, #36]	; (800283c <HAL_RCC_OscConfig+0x27c>)
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800281a:	f7ff f8cb 	bl	80019b4 <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002820:	e00e      	b.n	8002840 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002822:	f7ff f8c7 	bl	80019b4 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d907      	bls.n	8002840 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e15c      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
 8002834:	40023800 	.word	0x40023800
 8002838:	42470000 	.word	0x42470000
 800283c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002840:	4b8a      	ldr	r3, [pc, #552]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002842:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002844:	f003 0302 	and.w	r3, r3, #2
 8002848:	2b00      	cmp	r3, #0
 800284a:	d1ea      	bne.n	8002822 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	f000 8097 	beq.w	8002988 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800285a:	2300      	movs	r3, #0
 800285c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800285e:	4b83      	ldr	r3, [pc, #524]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10f      	bne.n	800288a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	60bb      	str	r3, [r7, #8]
 800286e:	4b7f      	ldr	r3, [pc, #508]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	4a7e      	ldr	r2, [pc, #504]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002878:	6413      	str	r3, [r2, #64]	; 0x40
 800287a:	4b7c      	ldr	r3, [pc, #496]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002882:	60bb      	str	r3, [r7, #8]
 8002884:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002886:	2301      	movs	r3, #1
 8002888:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800288a:	4b79      	ldr	r3, [pc, #484]	; (8002a70 <HAL_RCC_OscConfig+0x4b0>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002892:	2b00      	cmp	r3, #0
 8002894:	d118      	bne.n	80028c8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002896:	4b76      	ldr	r3, [pc, #472]	; (8002a70 <HAL_RCC_OscConfig+0x4b0>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a75      	ldr	r2, [pc, #468]	; (8002a70 <HAL_RCC_OscConfig+0x4b0>)
 800289c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028a2:	f7ff f887 	bl	80019b4 <HAL_GetTick>
 80028a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a8:	e008      	b.n	80028bc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028aa:	f7ff f883 	bl	80019b4 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d901      	bls.n	80028bc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e118      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028bc:	4b6c      	ldr	r3, [pc, #432]	; (8002a70 <HAL_RCC_OscConfig+0x4b0>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d0f0      	beq.n	80028aa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d106      	bne.n	80028de <HAL_RCC_OscConfig+0x31e>
 80028d0:	4b66      	ldr	r3, [pc, #408]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 80028d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028d4:	4a65      	ldr	r2, [pc, #404]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 80028d6:	f043 0301 	orr.w	r3, r3, #1
 80028da:	6713      	str	r3, [r2, #112]	; 0x70
 80028dc:	e01c      	b.n	8002918 <HAL_RCC_OscConfig+0x358>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	2b05      	cmp	r3, #5
 80028e4:	d10c      	bne.n	8002900 <HAL_RCC_OscConfig+0x340>
 80028e6:	4b61      	ldr	r3, [pc, #388]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 80028e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ea:	4a60      	ldr	r2, [pc, #384]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 80028ec:	f043 0304 	orr.w	r3, r3, #4
 80028f0:	6713      	str	r3, [r2, #112]	; 0x70
 80028f2:	4b5e      	ldr	r3, [pc, #376]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 80028f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f6:	4a5d      	ldr	r2, [pc, #372]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	6713      	str	r3, [r2, #112]	; 0x70
 80028fe:	e00b      	b.n	8002918 <HAL_RCC_OscConfig+0x358>
 8002900:	4b5a      	ldr	r3, [pc, #360]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002904:	4a59      	ldr	r2, [pc, #356]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002906:	f023 0301 	bic.w	r3, r3, #1
 800290a:	6713      	str	r3, [r2, #112]	; 0x70
 800290c:	4b57      	ldr	r3, [pc, #348]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 800290e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002910:	4a56      	ldr	r2, [pc, #344]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002912:	f023 0304 	bic.w	r3, r3, #4
 8002916:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d015      	beq.n	800294c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002920:	f7ff f848 	bl	80019b4 <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002926:	e00a      	b.n	800293e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002928:	f7ff f844 	bl	80019b4 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	f241 3288 	movw	r2, #5000	; 0x1388
 8002936:	4293      	cmp	r3, r2
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e0d7      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800293e:	4b4b      	ldr	r3, [pc, #300]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002940:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0ee      	beq.n	8002928 <HAL_RCC_OscConfig+0x368>
 800294a:	e014      	b.n	8002976 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800294c:	f7ff f832 	bl	80019b4 <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002952:	e00a      	b.n	800296a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002954:	f7ff f82e 	bl	80019b4 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002962:	4293      	cmp	r3, r2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e0c1      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800296a:	4b40      	ldr	r3, [pc, #256]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 800296c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1ee      	bne.n	8002954 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002976:	7dfb      	ldrb	r3, [r7, #23]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d105      	bne.n	8002988 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800297c:	4b3b      	ldr	r3, [pc, #236]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 800297e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002980:	4a3a      	ldr	r2, [pc, #232]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002982:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002986:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 80ad 	beq.w	8002aec <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002992:	4b36      	ldr	r3, [pc, #216]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 030c 	and.w	r3, r3, #12
 800299a:	2b08      	cmp	r3, #8
 800299c:	d060      	beq.n	8002a60 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d145      	bne.n	8002a32 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029a6:	4b33      	ldr	r3, [pc, #204]	; (8002a74 <HAL_RCC_OscConfig+0x4b4>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ac:	f7ff f802 	bl	80019b4 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029b4:	f7fe fffe 	bl	80019b4 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e093      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029c6:	4b29      	ldr	r3, [pc, #164]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f0      	bne.n	80029b4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	69da      	ldr	r2, [r3, #28]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	431a      	orrs	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e0:	019b      	lsls	r3, r3, #6
 80029e2:	431a      	orrs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e8:	085b      	lsrs	r3, r3, #1
 80029ea:	3b01      	subs	r3, #1
 80029ec:	041b      	lsls	r3, r3, #16
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f4:	061b      	lsls	r3, r3, #24
 80029f6:	431a      	orrs	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fc:	071b      	lsls	r3, r3, #28
 80029fe:	491b      	ldr	r1, [pc, #108]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002a00:	4313      	orrs	r3, r2
 8002a02:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a04:	4b1b      	ldr	r3, [pc, #108]	; (8002a74 <HAL_RCC_OscConfig+0x4b4>)
 8002a06:	2201      	movs	r2, #1
 8002a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0a:	f7fe ffd3 	bl	80019b4 <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a10:	e008      	b.n	8002a24 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a12:	f7fe ffcf 	bl	80019b4 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e064      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a24:	4b11      	ldr	r3, [pc, #68]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0f0      	beq.n	8002a12 <HAL_RCC_OscConfig+0x452>
 8002a30:	e05c      	b.n	8002aec <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a32:	4b10      	ldr	r3, [pc, #64]	; (8002a74 <HAL_RCC_OscConfig+0x4b4>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a38:	f7fe ffbc 	bl	80019b4 <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a40:	f7fe ffb8 	bl	80019b4 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e04d      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a52:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <HAL_RCC_OscConfig+0x4ac>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1f0      	bne.n	8002a40 <HAL_RCC_OscConfig+0x480>
 8002a5e:	e045      	b.n	8002aec <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d107      	bne.n	8002a78 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e040      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
 8002a6c:	40023800 	.word	0x40023800
 8002a70:	40007000 	.word	0x40007000
 8002a74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a78:	4b1f      	ldr	r3, [pc, #124]	; (8002af8 <HAL_RCC_OscConfig+0x538>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d030      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d129      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d122      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002aa2:	68fa      	ldr	r2, [r7, #12]
 8002aa4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002aae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d119      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002abe:	085b      	lsrs	r3, r3, #1
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d10f      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d107      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d001      	beq.n	8002aec <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e000      	b.n	8002aee <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3718      	adds	r7, #24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40023800 	.word	0x40023800

08002afc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e041      	b.n	8002b92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d106      	bne.n	8002b28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 f839 	bl	8002b9a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3304      	adds	r3, #4
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	f000 f9d8 	bl	8002ef0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002ba2:	bf00      	nop
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
	...

08002bb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d001      	beq.n	8002bc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e04e      	b.n	8002c66 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2202      	movs	r2, #2
 8002bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68da      	ldr	r2, [r3, #12]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f042 0201 	orr.w	r2, r2, #1
 8002bde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a23      	ldr	r2, [pc, #140]	; (8002c74 <HAL_TIM_Base_Start_IT+0xc4>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d022      	beq.n	8002c30 <HAL_TIM_Base_Start_IT+0x80>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf2:	d01d      	beq.n	8002c30 <HAL_TIM_Base_Start_IT+0x80>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a1f      	ldr	r2, [pc, #124]	; (8002c78 <HAL_TIM_Base_Start_IT+0xc8>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d018      	beq.n	8002c30 <HAL_TIM_Base_Start_IT+0x80>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a1e      	ldr	r2, [pc, #120]	; (8002c7c <HAL_TIM_Base_Start_IT+0xcc>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d013      	beq.n	8002c30 <HAL_TIM_Base_Start_IT+0x80>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a1c      	ldr	r2, [pc, #112]	; (8002c80 <HAL_TIM_Base_Start_IT+0xd0>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d00e      	beq.n	8002c30 <HAL_TIM_Base_Start_IT+0x80>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a1b      	ldr	r2, [pc, #108]	; (8002c84 <HAL_TIM_Base_Start_IT+0xd4>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d009      	beq.n	8002c30 <HAL_TIM_Base_Start_IT+0x80>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a19      	ldr	r2, [pc, #100]	; (8002c88 <HAL_TIM_Base_Start_IT+0xd8>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d004      	beq.n	8002c30 <HAL_TIM_Base_Start_IT+0x80>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a18      	ldr	r2, [pc, #96]	; (8002c8c <HAL_TIM_Base_Start_IT+0xdc>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d111      	bne.n	8002c54 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2b06      	cmp	r3, #6
 8002c40:	d010      	beq.n	8002c64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f042 0201 	orr.w	r2, r2, #1
 8002c50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c52:	e007      	b.n	8002c64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f042 0201 	orr.w	r2, r2, #1
 8002c62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3714      	adds	r7, #20
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	40010000 	.word	0x40010000
 8002c78:	40000400 	.word	0x40000400
 8002c7c:	40000800 	.word	0x40000800
 8002c80:	40000c00 	.word	0x40000c00
 8002c84:	40010400 	.word	0x40010400
 8002c88:	40014000 	.word	0x40014000
 8002c8c:	40001800 	.word	0x40001800

08002c90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d122      	bne.n	8002cec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	f003 0302 	and.w	r3, r3, #2
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d11b      	bne.n	8002cec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f06f 0202 	mvn.w	r2, #2
 8002cbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	f003 0303 	and.w	r3, r3, #3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d003      	beq.n	8002cda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f000 f8ee 	bl	8002eb4 <HAL_TIM_IC_CaptureCallback>
 8002cd8:	e005      	b.n	8002ce6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 f8e0 	bl	8002ea0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 f8f1 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	f003 0304 	and.w	r3, r3, #4
 8002cf6:	2b04      	cmp	r3, #4
 8002cf8:	d122      	bne.n	8002d40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	f003 0304 	and.w	r3, r3, #4
 8002d04:	2b04      	cmp	r3, #4
 8002d06:	d11b      	bne.n	8002d40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f06f 0204 	mvn.w	r2, #4
 8002d10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2202      	movs	r2, #2
 8002d16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d003      	beq.n	8002d2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 f8c4 	bl	8002eb4 <HAL_TIM_IC_CaptureCallback>
 8002d2c:	e005      	b.n	8002d3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 f8b6 	bl	8002ea0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f000 f8c7 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	691b      	ldr	r3, [r3, #16]
 8002d46:	f003 0308 	and.w	r3, r3, #8
 8002d4a:	2b08      	cmp	r3, #8
 8002d4c:	d122      	bne.n	8002d94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	f003 0308 	and.w	r3, r3, #8
 8002d58:	2b08      	cmp	r3, #8
 8002d5a:	d11b      	bne.n	8002d94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f06f 0208 	mvn.w	r2, #8
 8002d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2204      	movs	r2, #4
 8002d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	f003 0303 	and.w	r3, r3, #3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 f89a 	bl	8002eb4 <HAL_TIM_IC_CaptureCallback>
 8002d80:	e005      	b.n	8002d8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 f88c 	bl	8002ea0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 f89d 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	f003 0310 	and.w	r3, r3, #16
 8002d9e:	2b10      	cmp	r3, #16
 8002da0:	d122      	bne.n	8002de8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	f003 0310 	and.w	r3, r3, #16
 8002dac:	2b10      	cmp	r3, #16
 8002dae:	d11b      	bne.n	8002de8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f06f 0210 	mvn.w	r2, #16
 8002db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2208      	movs	r2, #8
 8002dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	69db      	ldr	r3, [r3, #28]
 8002dc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d003      	beq.n	8002dd6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 f870 	bl	8002eb4 <HAL_TIM_IC_CaptureCallback>
 8002dd4:	e005      	b.n	8002de2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 f862 	bl	8002ea0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 f873 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d10e      	bne.n	8002e14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d107      	bne.n	8002e14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f06f 0201 	mvn.w	r2, #1
 8002e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7fe fb5c 	bl	80014cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	691b      	ldr	r3, [r3, #16]
 8002e1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e1e:	2b80      	cmp	r3, #128	; 0x80
 8002e20:	d10e      	bne.n	8002e40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e2c:	2b80      	cmp	r3, #128	; 0x80
 8002e2e:	d107      	bne.n	8002e40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 f902 	bl	8003044 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e4a:	2b40      	cmp	r3, #64	; 0x40
 8002e4c:	d10e      	bne.n	8002e6c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e58:	2b40      	cmp	r3, #64	; 0x40
 8002e5a:	d107      	bne.n	8002e6c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 f838 	bl	8002edc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	f003 0320 	and.w	r3, r3, #32
 8002e76:	2b20      	cmp	r3, #32
 8002e78:	d10e      	bne.n	8002e98 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	f003 0320 	and.w	r3, r3, #32
 8002e84:	2b20      	cmp	r3, #32
 8002e86:	d107      	bne.n	8002e98 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f06f 0220 	mvn.w	r2, #32
 8002e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f8cc 	bl	8003030 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e98:	bf00      	nop
 8002e9a:	3708      	adds	r7, #8
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a40      	ldr	r2, [pc, #256]	; (8003004 <TIM_Base_SetConfig+0x114>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d013      	beq.n	8002f30 <TIM_Base_SetConfig+0x40>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f0e:	d00f      	beq.n	8002f30 <TIM_Base_SetConfig+0x40>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a3d      	ldr	r2, [pc, #244]	; (8003008 <TIM_Base_SetConfig+0x118>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d00b      	beq.n	8002f30 <TIM_Base_SetConfig+0x40>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a3c      	ldr	r2, [pc, #240]	; (800300c <TIM_Base_SetConfig+0x11c>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d007      	beq.n	8002f30 <TIM_Base_SetConfig+0x40>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a3b      	ldr	r2, [pc, #236]	; (8003010 <TIM_Base_SetConfig+0x120>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d003      	beq.n	8002f30 <TIM_Base_SetConfig+0x40>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a3a      	ldr	r2, [pc, #232]	; (8003014 <TIM_Base_SetConfig+0x124>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d108      	bne.n	8002f42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	68fa      	ldr	r2, [r7, #12]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a2f      	ldr	r2, [pc, #188]	; (8003004 <TIM_Base_SetConfig+0x114>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d02b      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f50:	d027      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a2c      	ldr	r2, [pc, #176]	; (8003008 <TIM_Base_SetConfig+0x118>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d023      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a2b      	ldr	r2, [pc, #172]	; (800300c <TIM_Base_SetConfig+0x11c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d01f      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a2a      	ldr	r2, [pc, #168]	; (8003010 <TIM_Base_SetConfig+0x120>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d01b      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a29      	ldr	r2, [pc, #164]	; (8003014 <TIM_Base_SetConfig+0x124>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d017      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a28      	ldr	r2, [pc, #160]	; (8003018 <TIM_Base_SetConfig+0x128>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d013      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a27      	ldr	r2, [pc, #156]	; (800301c <TIM_Base_SetConfig+0x12c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d00f      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a26      	ldr	r2, [pc, #152]	; (8003020 <TIM_Base_SetConfig+0x130>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d00b      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a25      	ldr	r2, [pc, #148]	; (8003024 <TIM_Base_SetConfig+0x134>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d007      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a24      	ldr	r2, [pc, #144]	; (8003028 <TIM_Base_SetConfig+0x138>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d003      	beq.n	8002fa2 <TIM_Base_SetConfig+0xb2>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a23      	ldr	r2, [pc, #140]	; (800302c <TIM_Base_SetConfig+0x13c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d108      	bne.n	8002fb4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	689a      	ldr	r2, [r3, #8]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a0a      	ldr	r2, [pc, #40]	; (8003004 <TIM_Base_SetConfig+0x114>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d003      	beq.n	8002fe8 <TIM_Base_SetConfig+0xf8>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4a0c      	ldr	r2, [pc, #48]	; (8003014 <TIM_Base_SetConfig+0x124>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d103      	bne.n	8002ff0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	691a      	ldr	r2, [r3, #16]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	615a      	str	r2, [r3, #20]
}
 8002ff6:	bf00      	nop
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	40010000 	.word	0x40010000
 8003008:	40000400 	.word	0x40000400
 800300c:	40000800 	.word	0x40000800
 8003010:	40000c00 	.word	0x40000c00
 8003014:	40010400 	.word	0x40010400
 8003018:	40014000 	.word	0x40014000
 800301c:	40014400 	.word	0x40014400
 8003020:	40014800 	.word	0x40014800
 8003024:	40001800 	.word	0x40001800
 8003028:	40001c00 	.word	0x40001c00
 800302c:	40002000 	.word	0x40002000

08003030 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e03f      	b.n	80030ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d106      	bne.n	8003084 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7fe fa68 	bl	8001554 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2224      	movs	r2, #36	; 0x24
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68da      	ldr	r2, [r3, #12]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800309a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f000 faa7 	bl	80035f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	691a      	ldr	r2, [r3, #16]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80030b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	695a      	ldr	r2, [r3, #20]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80030c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68da      	ldr	r2, [r3, #12]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2220      	movs	r2, #32
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2220      	movs	r2, #32
 80030e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b08a      	sub	sp, #40	; 0x28
 80030f6:	af02      	add	r7, sp, #8
 80030f8:	60f8      	str	r0, [r7, #12]
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	603b      	str	r3, [r7, #0]
 80030fe:	4613      	mov	r3, r2
 8003100:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003102:	2300      	movs	r3, #0
 8003104:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b20      	cmp	r3, #32
 8003110:	d17c      	bne.n	800320c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d002      	beq.n	800311e <HAL_UART_Transmit+0x2c>
 8003118:	88fb      	ldrh	r3, [r7, #6]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e075      	b.n	800320e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003128:	2b01      	cmp	r3, #1
 800312a:	d101      	bne.n	8003130 <HAL_UART_Transmit+0x3e>
 800312c:	2302      	movs	r3, #2
 800312e:	e06e      	b.n	800320e <HAL_UART_Transmit+0x11c>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2221      	movs	r2, #33	; 0x21
 8003142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003146:	f7fe fc35 	bl	80019b4 <HAL_GetTick>
 800314a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	88fa      	ldrh	r2, [r7, #6]
 8003150:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	88fa      	ldrh	r2, [r7, #6]
 8003156:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003160:	d108      	bne.n	8003174 <HAL_UART_Transmit+0x82>
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d104      	bne.n	8003174 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800316a:	2300      	movs	r3, #0
 800316c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	61bb      	str	r3, [r7, #24]
 8003172:	e003      	b.n	800317c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003178:	2300      	movs	r3, #0
 800317a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003184:	e02a      	b.n	80031dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	9300      	str	r3, [sp, #0]
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	2200      	movs	r2, #0
 800318e:	2180      	movs	r1, #128	; 0x80
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 f9bf 	bl	8003514 <UART_WaitOnFlagUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e036      	b.n	800320e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10b      	bne.n	80031be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	881b      	ldrh	r3, [r3, #0]
 80031aa:	461a      	mov	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031b6:	69bb      	ldr	r3, [r7, #24]
 80031b8:	3302      	adds	r3, #2
 80031ba:	61bb      	str	r3, [r7, #24]
 80031bc:	e007      	b.n	80031ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	781a      	ldrb	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	3301      	adds	r3, #1
 80031cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	3b01      	subs	r3, #1
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1cf      	bne.n	8003186 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	2200      	movs	r2, #0
 80031ee:	2140      	movs	r1, #64	; 0x40
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f000 f98f 	bl	8003514 <UART_WaitOnFlagUntilTimeout>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e006      	b.n	800320e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2220      	movs	r2, #32
 8003204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	e000      	b.n	800320e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800320c:	2302      	movs	r3, #2
  }
}
 800320e:	4618      	mov	r0, r3
 8003210:	3720      	adds	r7, #32
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b08a      	sub	sp, #40	; 0x28
 800321a:	af02      	add	r7, sp, #8
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	603b      	str	r3, [r7, #0]
 8003222:	4613      	mov	r3, r2
 8003224:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003226:	2300      	movs	r3, #0
 8003228:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b20      	cmp	r3, #32
 8003234:	f040 808c 	bne.w	8003350 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d002      	beq.n	8003244 <HAL_UART_Receive+0x2e>
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e084      	b.n	8003352 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800324e:	2b01      	cmp	r3, #1
 8003250:	d101      	bne.n	8003256 <HAL_UART_Receive+0x40>
 8003252:	2302      	movs	r3, #2
 8003254:	e07d      	b.n	8003352 <HAL_UART_Receive+0x13c>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2222      	movs	r2, #34	; 0x22
 8003268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003272:	f7fe fb9f 	bl	80019b4 <HAL_GetTick>
 8003276:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	88fa      	ldrh	r2, [r7, #6]
 800327c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	88fa      	ldrh	r2, [r7, #6]
 8003282:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800328c:	d108      	bne.n	80032a0 <HAL_UART_Receive+0x8a>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d104      	bne.n	80032a0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8003296:	2300      	movs	r3, #0
 8003298:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	61bb      	str	r3, [r7, #24]
 800329e:	e003      	b.n	80032a8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032a4:	2300      	movs	r3, #0
 80032a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80032b0:	e043      	b.n	800333a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	2200      	movs	r2, #0
 80032ba:	2120      	movs	r1, #32
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 f929 	bl	8003514 <UART_WaitOnFlagUntilTimeout>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e042      	b.n	8003352 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d10c      	bne.n	80032ec <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	b29b      	uxth	r3, r3
 80032da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032de:	b29a      	uxth	r2, r3
 80032e0:	69bb      	ldr	r3, [r7, #24]
 80032e2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	3302      	adds	r3, #2
 80032e8:	61bb      	str	r3, [r7, #24]
 80032ea:	e01f      	b.n	800332c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032f4:	d007      	beq.n	8003306 <HAL_UART_Receive+0xf0>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10a      	bne.n	8003314 <HAL_UART_Receive+0xfe>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d106      	bne.n	8003314 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	b2da      	uxtb	r2, r3
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	701a      	strb	r2, [r3, #0]
 8003312:	e008      	b.n	8003326 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	b2db      	uxtb	r3, r3
 800331c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003320:	b2da      	uxtb	r2, r3
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	3301      	adds	r3, #1
 800332a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003330:	b29b      	uxth	r3, r3
 8003332:	3b01      	subs	r3, #1
 8003334:	b29a      	uxth	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800333e:	b29b      	uxth	r3, r3
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1b6      	bne.n	80032b2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2220      	movs	r2, #32
 8003348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800334c:	2300      	movs	r3, #0
 800334e:	e000      	b.n	8003352 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003350:	2302      	movs	r3, #2
  }
}
 8003352:	4618      	mov	r0, r3
 8003354:	3720      	adds	r7, #32
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b088      	sub	sp, #32
 800335e:	af00      	add	r7, sp, #0
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	603b      	str	r3, [r7, #0]
 8003366:	4613      	mov	r3, r2
 8003368:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b20      	cmp	r3, #32
 8003374:	f040 80c9 	bne.w	800350a <HAL_UARTEx_ReceiveToIdle+0x1b0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d002      	beq.n	8003384 <HAL_UARTEx_ReceiveToIdle+0x2a>
 800337e:	88fb      	ldrh	r3, [r7, #6]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d101      	bne.n	8003388 <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e0c1      	b.n	800350c <HAL_UARTEx_ReceiveToIdle+0x1b2>
    }

    __HAL_LOCK(huart);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800338e:	2b01      	cmp	r3, #1
 8003390:	d101      	bne.n	8003396 <HAL_UARTEx_ReceiveToIdle+0x3c>
 8003392:	2302      	movs	r3, #2
 8003394:	e0ba      	b.n	800350c <HAL_UARTEx_ReceiveToIdle+0x1b2>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2201      	movs	r2, #1
 800339a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2222      	movs	r2, #34	; 0x22
 80033a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2201      	movs	r2, #1
 80033b0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033b2:	f7fe faff 	bl	80019b4 <HAL_GetTick>
 80033b6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	88fa      	ldrh	r2, [r7, #6]
 80033bc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	88fa      	ldrh	r2, [r7, #6]
 80033c2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033cc:	d108      	bne.n	80033e0 <HAL_UARTEx_ReceiveToIdle+0x86>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d104      	bne.n	80033e0 <HAL_UARTEx_ReceiveToIdle+0x86>
    {
      pdata8bits  = NULL;
 80033d6:	2300      	movs	r3, #0
 80033d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	61bb      	str	r3, [r7, #24]
 80033de:	e003      	b.n	80033e8 <HAL_UARTEx_ReceiveToIdle+0x8e>
    }
    else
    {
      pdata8bits  = pData;
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033e4:	2300      	movs	r3, #0
 80033e6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Initialize output number of received elements */
    *RxLen = 0U;
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	2200      	movs	r2, #0
 80033f4:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80033f6:	e074      	b.n	80034e2 <HAL_UARTEx_ReceiveToIdle+0x188>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0310 	and.w	r3, r3, #16
 8003402:	2b10      	cmp	r3, #16
 8003404:	d114      	bne.n	8003430 <HAL_UARTEx_ReceiveToIdle+0xd6>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003406:	2300      	movs	r3, #0
 8003408:	613b      	str	r3, [r7, #16]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	613b      	str	r3, [r7, #16]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	613b      	str	r3, [r7, #16]
 800341a:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	881b      	ldrh	r3, [r3, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d005      	beq.n	8003430 <HAL_UARTEx_ReceiveToIdle+0xd6>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2220      	movs	r2, #32
 8003428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_OK;
 800342c:	2300      	movs	r3, #0
 800342e:	e06d      	b.n	800350c <HAL_UARTEx_ReceiveToIdle+0x1b2>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0320 	and.w	r3, r3, #32
 800343a:	2b20      	cmp	r3, #32
 800343c:	d13c      	bne.n	80034b8 <HAL_UARTEx_ReceiveToIdle+0x15e>
      {
        if (pdata8bits == NULL)
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d10c      	bne.n	800345e <HAL_UARTEx_ReceiveToIdle+0x104>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	b29b      	uxth	r3, r3
 800344c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003450:	b29a      	uxth	r2, r3
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	3302      	adds	r3, #2
 800345a:	61bb      	str	r3, [r7, #24]
 800345c:	e01f      	b.n	800349e <HAL_UARTEx_ReceiveToIdle+0x144>
        }
        else
        {
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003466:	d007      	beq.n	8003478 <HAL_UARTEx_ReceiveToIdle+0x11e>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10a      	bne.n	8003486 <HAL_UARTEx_ReceiveToIdle+0x12c>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	691b      	ldr	r3, [r3, #16]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d106      	bne.n	8003486 <HAL_UARTEx_ReceiveToIdle+0x12c>
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	b2da      	uxtb	r2, r3
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	701a      	strb	r2, [r3, #0]
 8003484:	e008      	b.n	8003498 <HAL_UARTEx_ReceiveToIdle+0x13e>
          }
          else
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	b2db      	uxtb	r3, r3
 800348e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003492:	b2da      	uxtb	r2, r3
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	701a      	strb	r2, [r3, #0]
          }

          pdata8bits++;
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	3301      	adds	r3, #1
 800349c:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	3301      	adds	r3, #1
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	85da      	strh	r2, [r3, #46]	; 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80034b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034be:	d010      	beq.n	80034e2 <HAL_UARTEx_ReceiveToIdle+0x188>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034c0:	f7fe fa78 	bl	80019b4 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d302      	bcc.n	80034d6 <HAL_UARTEx_ReceiveToIdle+0x17c>
 80034d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d105      	bne.n	80034e2 <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          huart->RxState = HAL_UART_STATE_READY;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2220      	movs	r2, #32
 80034da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

          return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e014      	b.n	800350c <HAL_UARTEx_ReceiveToIdle+0x1b2>
    while (huart->RxXferCount > 0U)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d185      	bne.n	80033f8 <HAL_UARTEx_ReceiveToIdle+0x9e>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2220      	movs	r2, #32
 8003502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003506:	2300      	movs	r3, #0
 8003508:	e000      	b.n	800350c <HAL_UARTEx_ReceiveToIdle+0x1b2>
  }
  else
  {
    return HAL_BUSY;
 800350a:	2302      	movs	r3, #2
  }
}
 800350c:	4618      	mov	r0, r3
 800350e:	3720      	adds	r7, #32
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b090      	sub	sp, #64	; 0x40
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	603b      	str	r3, [r7, #0]
 8003520:	4613      	mov	r3, r2
 8003522:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003524:	e050      	b.n	80035c8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003526:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800352c:	d04c      	beq.n	80035c8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800352e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003530:	2b00      	cmp	r3, #0
 8003532:	d007      	beq.n	8003544 <UART_WaitOnFlagUntilTimeout+0x30>
 8003534:	f7fe fa3e 	bl	80019b4 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003540:	429a      	cmp	r2, r3
 8003542:	d241      	bcs.n	80035c8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	330c      	adds	r3, #12
 800354a:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800354c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800354e:	e853 3f00 	ldrex	r3, [r3]
 8003552:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003556:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800355a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	330c      	adds	r3, #12
 8003562:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003564:	637a      	str	r2, [r7, #52]	; 0x34
 8003566:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003568:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800356a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800356c:	e841 2300 	strex	r3, r2, [r1]
 8003570:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1e5      	bne.n	8003544 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	3314      	adds	r3, #20
 800357e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	e853 3f00 	ldrex	r3, [r3]
 8003586:	613b      	str	r3, [r7, #16]
   return(result);
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	f023 0301 	bic.w	r3, r3, #1
 800358e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	3314      	adds	r3, #20
 8003596:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003598:	623a      	str	r2, [r7, #32]
 800359a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800359c:	69f9      	ldr	r1, [r7, #28]
 800359e:	6a3a      	ldr	r2, [r7, #32]
 80035a0:	e841 2300 	strex	r3, r2, [r1]
 80035a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1e5      	bne.n	8003578 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2220      	movs	r2, #32
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2220      	movs	r2, #32
 80035b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e00f      	b.n	80035e8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	4013      	ands	r3, r2
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	bf0c      	ite	eq
 80035d8:	2301      	moveq	r3, #1
 80035da:	2300      	movne	r3, #0
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	461a      	mov	r2, r3
 80035e0:	79fb      	ldrb	r3, [r7, #7]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d09f      	beq.n	8003526 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3740      	adds	r7, #64	; 0x40
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035f4:	b0c0      	sub	sp, #256	; 0x100
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800360c:	68d9      	ldr	r1, [r3, #12]
 800360e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	ea40 0301 	orr.w	r3, r0, r1
 8003618:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800361a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800361e:	689a      	ldr	r2, [r3, #8]
 8003620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	431a      	orrs	r2, r3
 8003628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	431a      	orrs	r2, r3
 8003630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	4313      	orrs	r3, r2
 8003638:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800363c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003648:	f021 010c 	bic.w	r1, r1, #12
 800364c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003656:	430b      	orrs	r3, r1
 8003658:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800365a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800366a:	6999      	ldr	r1, [r3, #24]
 800366c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	ea40 0301 	orr.w	r3, r0, r1
 8003676:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	4b8f      	ldr	r3, [pc, #572]	; (80038bc <UART_SetConfig+0x2cc>)
 8003680:	429a      	cmp	r2, r3
 8003682:	d005      	beq.n	8003690 <UART_SetConfig+0xa0>
 8003684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	4b8d      	ldr	r3, [pc, #564]	; (80038c0 <UART_SetConfig+0x2d0>)
 800368c:	429a      	cmp	r2, r3
 800368e:	d104      	bne.n	800369a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003690:	f7fe fda6 	bl	80021e0 <HAL_RCC_GetPCLK2Freq>
 8003694:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003698:	e003      	b.n	80036a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800369a:	f7fe fd8d 	bl	80021b8 <HAL_RCC_GetPCLK1Freq>
 800369e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036ac:	f040 810c 	bne.w	80038c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80036b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036b4:	2200      	movs	r2, #0
 80036b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80036ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80036be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80036c2:	4622      	mov	r2, r4
 80036c4:	462b      	mov	r3, r5
 80036c6:	1891      	adds	r1, r2, r2
 80036c8:	65b9      	str	r1, [r7, #88]	; 0x58
 80036ca:	415b      	adcs	r3, r3
 80036cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80036d2:	4621      	mov	r1, r4
 80036d4:	eb12 0801 	adds.w	r8, r2, r1
 80036d8:	4629      	mov	r1, r5
 80036da:	eb43 0901 	adc.w	r9, r3, r1
 80036de:	f04f 0200 	mov.w	r2, #0
 80036e2:	f04f 0300 	mov.w	r3, #0
 80036e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036f2:	4690      	mov	r8, r2
 80036f4:	4699      	mov	r9, r3
 80036f6:	4623      	mov	r3, r4
 80036f8:	eb18 0303 	adds.w	r3, r8, r3
 80036fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003700:	462b      	mov	r3, r5
 8003702:	eb49 0303 	adc.w	r3, r9, r3
 8003706:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800370a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003716:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800371a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800371e:	460b      	mov	r3, r1
 8003720:	18db      	adds	r3, r3, r3
 8003722:	653b      	str	r3, [r7, #80]	; 0x50
 8003724:	4613      	mov	r3, r2
 8003726:	eb42 0303 	adc.w	r3, r2, r3
 800372a:	657b      	str	r3, [r7, #84]	; 0x54
 800372c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003730:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003734:	f7fd fa78 	bl	8000c28 <__aeabi_uldivmod>
 8003738:	4602      	mov	r2, r0
 800373a:	460b      	mov	r3, r1
 800373c:	4b61      	ldr	r3, [pc, #388]	; (80038c4 <UART_SetConfig+0x2d4>)
 800373e:	fba3 2302 	umull	r2, r3, r3, r2
 8003742:	095b      	lsrs	r3, r3, #5
 8003744:	011c      	lsls	r4, r3, #4
 8003746:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800374a:	2200      	movs	r2, #0
 800374c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003750:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003754:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003758:	4642      	mov	r2, r8
 800375a:	464b      	mov	r3, r9
 800375c:	1891      	adds	r1, r2, r2
 800375e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003760:	415b      	adcs	r3, r3
 8003762:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003764:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003768:	4641      	mov	r1, r8
 800376a:	eb12 0a01 	adds.w	sl, r2, r1
 800376e:	4649      	mov	r1, r9
 8003770:	eb43 0b01 	adc.w	fp, r3, r1
 8003774:	f04f 0200 	mov.w	r2, #0
 8003778:	f04f 0300 	mov.w	r3, #0
 800377c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003780:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003784:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003788:	4692      	mov	sl, r2
 800378a:	469b      	mov	fp, r3
 800378c:	4643      	mov	r3, r8
 800378e:	eb1a 0303 	adds.w	r3, sl, r3
 8003792:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003796:	464b      	mov	r3, r9
 8003798:	eb4b 0303 	adc.w	r3, fp, r3
 800379c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80037a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80037ac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80037b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80037b4:	460b      	mov	r3, r1
 80037b6:	18db      	adds	r3, r3, r3
 80037b8:	643b      	str	r3, [r7, #64]	; 0x40
 80037ba:	4613      	mov	r3, r2
 80037bc:	eb42 0303 	adc.w	r3, r2, r3
 80037c0:	647b      	str	r3, [r7, #68]	; 0x44
 80037c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80037c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80037ca:	f7fd fa2d 	bl	8000c28 <__aeabi_uldivmod>
 80037ce:	4602      	mov	r2, r0
 80037d0:	460b      	mov	r3, r1
 80037d2:	4611      	mov	r1, r2
 80037d4:	4b3b      	ldr	r3, [pc, #236]	; (80038c4 <UART_SetConfig+0x2d4>)
 80037d6:	fba3 2301 	umull	r2, r3, r3, r1
 80037da:	095b      	lsrs	r3, r3, #5
 80037dc:	2264      	movs	r2, #100	; 0x64
 80037de:	fb02 f303 	mul.w	r3, r2, r3
 80037e2:	1acb      	subs	r3, r1, r3
 80037e4:	00db      	lsls	r3, r3, #3
 80037e6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80037ea:	4b36      	ldr	r3, [pc, #216]	; (80038c4 <UART_SetConfig+0x2d4>)
 80037ec:	fba3 2302 	umull	r2, r3, r3, r2
 80037f0:	095b      	lsrs	r3, r3, #5
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80037f8:	441c      	add	r4, r3
 80037fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037fe:	2200      	movs	r2, #0
 8003800:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003804:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003808:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800380c:	4642      	mov	r2, r8
 800380e:	464b      	mov	r3, r9
 8003810:	1891      	adds	r1, r2, r2
 8003812:	63b9      	str	r1, [r7, #56]	; 0x38
 8003814:	415b      	adcs	r3, r3
 8003816:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003818:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800381c:	4641      	mov	r1, r8
 800381e:	1851      	adds	r1, r2, r1
 8003820:	6339      	str	r1, [r7, #48]	; 0x30
 8003822:	4649      	mov	r1, r9
 8003824:	414b      	adcs	r3, r1
 8003826:	637b      	str	r3, [r7, #52]	; 0x34
 8003828:	f04f 0200 	mov.w	r2, #0
 800382c:	f04f 0300 	mov.w	r3, #0
 8003830:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003834:	4659      	mov	r1, fp
 8003836:	00cb      	lsls	r3, r1, #3
 8003838:	4651      	mov	r1, sl
 800383a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800383e:	4651      	mov	r1, sl
 8003840:	00ca      	lsls	r2, r1, #3
 8003842:	4610      	mov	r0, r2
 8003844:	4619      	mov	r1, r3
 8003846:	4603      	mov	r3, r0
 8003848:	4642      	mov	r2, r8
 800384a:	189b      	adds	r3, r3, r2
 800384c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003850:	464b      	mov	r3, r9
 8003852:	460a      	mov	r2, r1
 8003854:	eb42 0303 	adc.w	r3, r2, r3
 8003858:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800385c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003868:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800386c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003870:	460b      	mov	r3, r1
 8003872:	18db      	adds	r3, r3, r3
 8003874:	62bb      	str	r3, [r7, #40]	; 0x28
 8003876:	4613      	mov	r3, r2
 8003878:	eb42 0303 	adc.w	r3, r2, r3
 800387c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800387e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003882:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003886:	f7fd f9cf 	bl	8000c28 <__aeabi_uldivmod>
 800388a:	4602      	mov	r2, r0
 800388c:	460b      	mov	r3, r1
 800388e:	4b0d      	ldr	r3, [pc, #52]	; (80038c4 <UART_SetConfig+0x2d4>)
 8003890:	fba3 1302 	umull	r1, r3, r3, r2
 8003894:	095b      	lsrs	r3, r3, #5
 8003896:	2164      	movs	r1, #100	; 0x64
 8003898:	fb01 f303 	mul.w	r3, r1, r3
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	3332      	adds	r3, #50	; 0x32
 80038a2:	4a08      	ldr	r2, [pc, #32]	; (80038c4 <UART_SetConfig+0x2d4>)
 80038a4:	fba2 2303 	umull	r2, r3, r2, r3
 80038a8:	095b      	lsrs	r3, r3, #5
 80038aa:	f003 0207 	and.w	r2, r3, #7
 80038ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4422      	add	r2, r4
 80038b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80038b8:	e105      	b.n	8003ac6 <UART_SetConfig+0x4d6>
 80038ba:	bf00      	nop
 80038bc:	40011000 	.word	0x40011000
 80038c0:	40011400 	.word	0x40011400
 80038c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038cc:	2200      	movs	r2, #0
 80038ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80038d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80038d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80038da:	4642      	mov	r2, r8
 80038dc:	464b      	mov	r3, r9
 80038de:	1891      	adds	r1, r2, r2
 80038e0:	6239      	str	r1, [r7, #32]
 80038e2:	415b      	adcs	r3, r3
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24
 80038e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80038ea:	4641      	mov	r1, r8
 80038ec:	1854      	adds	r4, r2, r1
 80038ee:	4649      	mov	r1, r9
 80038f0:	eb43 0501 	adc.w	r5, r3, r1
 80038f4:	f04f 0200 	mov.w	r2, #0
 80038f8:	f04f 0300 	mov.w	r3, #0
 80038fc:	00eb      	lsls	r3, r5, #3
 80038fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003902:	00e2      	lsls	r2, r4, #3
 8003904:	4614      	mov	r4, r2
 8003906:	461d      	mov	r5, r3
 8003908:	4643      	mov	r3, r8
 800390a:	18e3      	adds	r3, r4, r3
 800390c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003910:	464b      	mov	r3, r9
 8003912:	eb45 0303 	adc.w	r3, r5, r3
 8003916:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800391a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003926:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800392a:	f04f 0200 	mov.w	r2, #0
 800392e:	f04f 0300 	mov.w	r3, #0
 8003932:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003936:	4629      	mov	r1, r5
 8003938:	008b      	lsls	r3, r1, #2
 800393a:	4621      	mov	r1, r4
 800393c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003940:	4621      	mov	r1, r4
 8003942:	008a      	lsls	r2, r1, #2
 8003944:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003948:	f7fd f96e 	bl	8000c28 <__aeabi_uldivmod>
 800394c:	4602      	mov	r2, r0
 800394e:	460b      	mov	r3, r1
 8003950:	4b60      	ldr	r3, [pc, #384]	; (8003ad4 <UART_SetConfig+0x4e4>)
 8003952:	fba3 2302 	umull	r2, r3, r3, r2
 8003956:	095b      	lsrs	r3, r3, #5
 8003958:	011c      	lsls	r4, r3, #4
 800395a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800395e:	2200      	movs	r2, #0
 8003960:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003964:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003968:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800396c:	4642      	mov	r2, r8
 800396e:	464b      	mov	r3, r9
 8003970:	1891      	adds	r1, r2, r2
 8003972:	61b9      	str	r1, [r7, #24]
 8003974:	415b      	adcs	r3, r3
 8003976:	61fb      	str	r3, [r7, #28]
 8003978:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800397c:	4641      	mov	r1, r8
 800397e:	1851      	adds	r1, r2, r1
 8003980:	6139      	str	r1, [r7, #16]
 8003982:	4649      	mov	r1, r9
 8003984:	414b      	adcs	r3, r1
 8003986:	617b      	str	r3, [r7, #20]
 8003988:	f04f 0200 	mov.w	r2, #0
 800398c:	f04f 0300 	mov.w	r3, #0
 8003990:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003994:	4659      	mov	r1, fp
 8003996:	00cb      	lsls	r3, r1, #3
 8003998:	4651      	mov	r1, sl
 800399a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800399e:	4651      	mov	r1, sl
 80039a0:	00ca      	lsls	r2, r1, #3
 80039a2:	4610      	mov	r0, r2
 80039a4:	4619      	mov	r1, r3
 80039a6:	4603      	mov	r3, r0
 80039a8:	4642      	mov	r2, r8
 80039aa:	189b      	adds	r3, r3, r2
 80039ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80039b0:	464b      	mov	r3, r9
 80039b2:	460a      	mov	r2, r1
 80039b4:	eb42 0303 	adc.w	r3, r2, r3
 80039b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80039bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80039c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80039c8:	f04f 0200 	mov.w	r2, #0
 80039cc:	f04f 0300 	mov.w	r3, #0
 80039d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80039d4:	4649      	mov	r1, r9
 80039d6:	008b      	lsls	r3, r1, #2
 80039d8:	4641      	mov	r1, r8
 80039da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039de:	4641      	mov	r1, r8
 80039e0:	008a      	lsls	r2, r1, #2
 80039e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80039e6:	f7fd f91f 	bl	8000c28 <__aeabi_uldivmod>
 80039ea:	4602      	mov	r2, r0
 80039ec:	460b      	mov	r3, r1
 80039ee:	4b39      	ldr	r3, [pc, #228]	; (8003ad4 <UART_SetConfig+0x4e4>)
 80039f0:	fba3 1302 	umull	r1, r3, r3, r2
 80039f4:	095b      	lsrs	r3, r3, #5
 80039f6:	2164      	movs	r1, #100	; 0x64
 80039f8:	fb01 f303 	mul.w	r3, r1, r3
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	3332      	adds	r3, #50	; 0x32
 8003a02:	4a34      	ldr	r2, [pc, #208]	; (8003ad4 <UART_SetConfig+0x4e4>)
 8003a04:	fba2 2303 	umull	r2, r3, r2, r3
 8003a08:	095b      	lsrs	r3, r3, #5
 8003a0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a0e:	441c      	add	r4, r3
 8003a10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a14:	2200      	movs	r2, #0
 8003a16:	673b      	str	r3, [r7, #112]	; 0x70
 8003a18:	677a      	str	r2, [r7, #116]	; 0x74
 8003a1a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003a1e:	4642      	mov	r2, r8
 8003a20:	464b      	mov	r3, r9
 8003a22:	1891      	adds	r1, r2, r2
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	415b      	adcs	r3, r3
 8003a28:	60fb      	str	r3, [r7, #12]
 8003a2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a2e:	4641      	mov	r1, r8
 8003a30:	1851      	adds	r1, r2, r1
 8003a32:	6039      	str	r1, [r7, #0]
 8003a34:	4649      	mov	r1, r9
 8003a36:	414b      	adcs	r3, r1
 8003a38:	607b      	str	r3, [r7, #4]
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	f04f 0300 	mov.w	r3, #0
 8003a42:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a46:	4659      	mov	r1, fp
 8003a48:	00cb      	lsls	r3, r1, #3
 8003a4a:	4651      	mov	r1, sl
 8003a4c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a50:	4651      	mov	r1, sl
 8003a52:	00ca      	lsls	r2, r1, #3
 8003a54:	4610      	mov	r0, r2
 8003a56:	4619      	mov	r1, r3
 8003a58:	4603      	mov	r3, r0
 8003a5a:	4642      	mov	r2, r8
 8003a5c:	189b      	adds	r3, r3, r2
 8003a5e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a60:	464b      	mov	r3, r9
 8003a62:	460a      	mov	r2, r1
 8003a64:	eb42 0303 	adc.w	r3, r2, r3
 8003a68:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	663b      	str	r3, [r7, #96]	; 0x60
 8003a74:	667a      	str	r2, [r7, #100]	; 0x64
 8003a76:	f04f 0200 	mov.w	r2, #0
 8003a7a:	f04f 0300 	mov.w	r3, #0
 8003a7e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003a82:	4649      	mov	r1, r9
 8003a84:	008b      	lsls	r3, r1, #2
 8003a86:	4641      	mov	r1, r8
 8003a88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a8c:	4641      	mov	r1, r8
 8003a8e:	008a      	lsls	r2, r1, #2
 8003a90:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003a94:	f7fd f8c8 	bl	8000c28 <__aeabi_uldivmod>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	4b0d      	ldr	r3, [pc, #52]	; (8003ad4 <UART_SetConfig+0x4e4>)
 8003a9e:	fba3 1302 	umull	r1, r3, r3, r2
 8003aa2:	095b      	lsrs	r3, r3, #5
 8003aa4:	2164      	movs	r1, #100	; 0x64
 8003aa6:	fb01 f303 	mul.w	r3, r1, r3
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	011b      	lsls	r3, r3, #4
 8003aae:	3332      	adds	r3, #50	; 0x32
 8003ab0:	4a08      	ldr	r2, [pc, #32]	; (8003ad4 <UART_SetConfig+0x4e4>)
 8003ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab6:	095b      	lsrs	r3, r3, #5
 8003ab8:	f003 020f 	and.w	r2, r3, #15
 8003abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4422      	add	r2, r4
 8003ac4:	609a      	str	r2, [r3, #8]
}
 8003ac6:	bf00      	nop
 8003ac8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003acc:	46bd      	mov	sp, r7
 8003ace:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ad2:	bf00      	nop
 8003ad4:	51eb851f 	.word	0x51eb851f

08003ad8 <__NVIC_SetPriority>:
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	6039      	str	r1, [r7, #0]
 8003ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	db0a      	blt.n	8003b02 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	b2da      	uxtb	r2, r3
 8003af0:	490c      	ldr	r1, [pc, #48]	; (8003b24 <__NVIC_SetPriority+0x4c>)
 8003af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af6:	0112      	lsls	r2, r2, #4
 8003af8:	b2d2      	uxtb	r2, r2
 8003afa:	440b      	add	r3, r1
 8003afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003b00:	e00a      	b.n	8003b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	b2da      	uxtb	r2, r3
 8003b06:	4908      	ldr	r1, [pc, #32]	; (8003b28 <__NVIC_SetPriority+0x50>)
 8003b08:	79fb      	ldrb	r3, [r7, #7]
 8003b0a:	f003 030f 	and.w	r3, r3, #15
 8003b0e:	3b04      	subs	r3, #4
 8003b10:	0112      	lsls	r2, r2, #4
 8003b12:	b2d2      	uxtb	r2, r2
 8003b14:	440b      	add	r3, r1
 8003b16:	761a      	strb	r2, [r3, #24]
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr
 8003b24:	e000e100 	.word	0xe000e100
 8003b28:	e000ed00 	.word	0xe000ed00

08003b2c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003b30:	4b05      	ldr	r3, [pc, #20]	; (8003b48 <SysTick_Handler+0x1c>)
 8003b32:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003b34:	f001 feec 	bl	8005910 <xTaskGetSchedulerState>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d001      	beq.n	8003b42 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003b3e:	f002 fcd3 	bl	80064e8 <xPortSysTickHandler>
  }
}
 8003b42:	bf00      	nop
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	e000e010 	.word	0xe000e010

08003b4c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003b50:	2100      	movs	r1, #0
 8003b52:	f06f 0004 	mvn.w	r0, #4
 8003b56:	f7ff ffbf 	bl	8003ad8 <__NVIC_SetPriority>
#endif
}
 8003b5a:	bf00      	nop
 8003b5c:	bd80      	pop	{r7, pc}
	...

08003b60 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b66:	f3ef 8305 	mrs	r3, IPSR
 8003b6a:	603b      	str	r3, [r7, #0]
  return(result);
 8003b6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003b72:	f06f 0305 	mvn.w	r3, #5
 8003b76:	607b      	str	r3, [r7, #4]
 8003b78:	e00f      	b.n	8003b9a <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003b7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ba4 <osKernelInitialize+0x44>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d108      	bne.n	8003b94 <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 8003b82:	4809      	ldr	r0, [pc, #36]	; (8003ba8 <osKernelInitialize+0x48>)
 8003b84:	f002 fea0 	bl	80068c8 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 8003b88:	4b06      	ldr	r3, [pc, #24]	; (8003ba4 <osKernelInitialize+0x44>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	607b      	str	r3, [r7, #4]
 8003b92:	e002      	b.n	8003b9a <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 8003b94:	f04f 33ff 	mov.w	r3, #4294967295
 8003b98:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003b9a:	687b      	ldr	r3, [r7, #4]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	20000338 	.word	0x20000338
 8003ba8:	2000000c 	.word	0x2000000c

08003bac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bb2:	f3ef 8305 	mrs	r3, IPSR
 8003bb6:	603b      	str	r3, [r7, #0]
  return(result);
 8003bb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003bbe:	f06f 0305 	mvn.w	r3, #5
 8003bc2:	607b      	str	r3, [r7, #4]
 8003bc4:	e010      	b.n	8003be8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003bc6:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <osKernelStart+0x48>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d109      	bne.n	8003be2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003bce:	f7ff ffbd 	bl	8003b4c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003bd2:	4b08      	ldr	r3, [pc, #32]	; (8003bf4 <osKernelStart+0x48>)
 8003bd4:	2202      	movs	r2, #2
 8003bd6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003bd8:	f001 fa52 	bl	8005080 <vTaskStartScheduler>
      stat = osOK;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	607b      	str	r3, [r7, #4]
 8003be0:	e002      	b.n	8003be8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003be2:	f04f 33ff 	mov.w	r3, #4294967295
 8003be6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003be8:	687b      	ldr	r3, [r7, #4]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	20000338 	.word	0x20000338

08003bf8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b08e      	sub	sp, #56	; 0x38
 8003bfc:	af04      	add	r7, sp, #16
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003c04:	2300      	movs	r3, #0
 8003c06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c08:	f3ef 8305 	mrs	r3, IPSR
 8003c0c:	617b      	str	r3, [r7, #20]
  return(result);
 8003c0e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d17f      	bne.n	8003d14 <osThreadNew+0x11c>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d07c      	beq.n	8003d14 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 8003c1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c1e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003c20:	2318      	movs	r3, #24
 8003c22:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003c24:	2300      	movs	r3, #0
 8003c26:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8003c28:	f04f 33ff 	mov.w	r3, #4294967295
 8003c2c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d045      	beq.n	8003cc0 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d002      	beq.n	8003c42 <osThreadNew+0x4a>
        name = attr->name;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d002      	beq.n	8003c50 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d008      	beq.n	8003c68 <osThreadNew+0x70>
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	2b38      	cmp	r3, #56	; 0x38
 8003c5a:	d805      	bhi.n	8003c68 <osThreadNew+0x70>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d001      	beq.n	8003c6c <osThreadNew+0x74>
        return (NULL);
 8003c68:	2300      	movs	r3, #0
 8003c6a:	e054      	b.n	8003d16 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	695b      	ldr	r3, [r3, #20]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d003      	beq.n	8003c7c <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	089b      	lsrs	r3, r3, #2
 8003c7a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00e      	beq.n	8003ca2 <osThreadNew+0xaa>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	2b6b      	cmp	r3, #107	; 0x6b
 8003c8a:	d90a      	bls.n	8003ca2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d006      	beq.n	8003ca2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d002      	beq.n	8003ca2 <osThreadNew+0xaa>
        mem = 1;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	61bb      	str	r3, [r7, #24]
 8003ca0:	e010      	b.n	8003cc4 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d10c      	bne.n	8003cc4 <osThreadNew+0xcc>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d108      	bne.n	8003cc4 <osThreadNew+0xcc>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d104      	bne.n	8003cc4 <osThreadNew+0xcc>
          mem = 0;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	61bb      	str	r3, [r7, #24]
 8003cbe:	e001      	b.n	8003cc4 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d110      	bne.n	8003cec <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003cd2:	9202      	str	r2, [sp, #8]
 8003cd4:	9301      	str	r3, [sp, #4]
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	9300      	str	r3, [sp, #0]
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	6a3a      	ldr	r2, [r7, #32]
 8003cde:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 fff7 	bl	8004cd4 <xTaskCreateStatic>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	613b      	str	r3, [r7, #16]
 8003cea:	e013      	b.n	8003d14 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d110      	bne.n	8003d14 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003cf2:	6a3b      	ldr	r3, [r7, #32]
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	f107 0310 	add.w	r3, r7, #16
 8003cfa:	9301      	str	r3, [sp, #4]
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f001 f842 	bl	8004d8e <xTaskCreate>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d001      	beq.n	8003d14 <osThreadNew+0x11c>
            hTask = NULL;
 8003d10:	2300      	movs	r3, #0
 8003d12:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003d14:	693b      	ldr	r3, [r7, #16]
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3728      	adds	r7, #40	; 0x28
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b084      	sub	sp, #16
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d26:	f3ef 8305 	mrs	r3, IPSR
 8003d2a:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d2c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <osDelay+0x1c>
    stat = osErrorISR;
 8003d32:	f06f 0305 	mvn.w	r3, #5
 8003d36:	60fb      	str	r3, [r7, #12]
 8003d38:	e007      	b.n	8003d4a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d002      	beq.n	8003d4a <osDelay+0x2c>
      vTaskDelay(ticks);
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f001 f967 	bl	8005018 <vTaskDelay>
    }
  }

  return (stat);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3710      	adds	r7, #16
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b08a      	sub	sp, #40	; 0x28
 8003d58:	af02      	add	r7, sp, #8
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003d60:	2300      	movs	r3, #0
 8003d62:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d64:	f3ef 8305 	mrs	r3, IPSR
 8003d68:	613b      	str	r3, [r7, #16]
  return(result);
 8003d6a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d15f      	bne.n	8003e30 <osMessageQueueNew+0xdc>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d05c      	beq.n	8003e30 <osMessageQueueNew+0xdc>
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d059      	beq.n	8003e30 <osMessageQueueNew+0xdc>
    mem = -1;
 8003d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d80:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d029      	beq.n	8003ddc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d012      	beq.n	8003db6 <osMessageQueueNew+0x62>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	2b4f      	cmp	r3, #79	; 0x4f
 8003d96:	d90e      	bls.n	8003db6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00a      	beq.n	8003db6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	695a      	ldr	r2, [r3, #20]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	68b9      	ldr	r1, [r7, #8]
 8003da8:	fb01 f303 	mul.w	r3, r1, r3
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d302      	bcc.n	8003db6 <osMessageQueueNew+0x62>
        mem = 1;
 8003db0:	2301      	movs	r3, #1
 8003db2:	61bb      	str	r3, [r7, #24]
 8003db4:	e014      	b.n	8003de0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d110      	bne.n	8003de0 <osMessageQueueNew+0x8c>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10c      	bne.n	8003de0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d108      	bne.n	8003de0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d104      	bne.n	8003de0 <osMessageQueueNew+0x8c>
          mem = 0;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	61bb      	str	r3, [r7, #24]
 8003dda:	e001      	b.n	8003de0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d10b      	bne.n	8003dfe <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	691a      	ldr	r2, [r3, #16]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	2100      	movs	r1, #0
 8003df0:	9100      	str	r1, [sp, #0]
 8003df2:	68b9      	ldr	r1, [r7, #8]
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 fa2f 	bl	8004258 <xQueueGenericCreateStatic>
 8003dfa:	61f8      	str	r0, [r7, #28]
 8003dfc:	e008      	b.n	8003e10 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d105      	bne.n	8003e10 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003e04:	2200      	movs	r2, #0
 8003e06:	68b9      	ldr	r1, [r7, #8]
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f000 fa9d 	bl	8004348 <xQueueGenericCreate>
 8003e0e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00c      	beq.n	8003e30 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <osMessageQueueNew+0xd0>
        name = attr->name;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	617b      	str	r3, [r7, #20]
 8003e22:	e001      	b.n	8003e28 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8003e24:	2300      	movs	r3, #0
 8003e26:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8003e28:	6979      	ldr	r1, [r7, #20]
 8003e2a:	69f8      	ldr	r0, [r7, #28]
 8003e2c:	f000 fef4 	bl	8004c18 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003e30:	69fb      	ldr	r3, [r7, #28]
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3720      	adds	r7, #32
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
	...

08003e3c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b088      	sub	sp, #32
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	603b      	str	r3, [r7, #0]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003e50:	2300      	movs	r3, #0
 8003e52:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e54:	f3ef 8305 	mrs	r3, IPSR
 8003e58:	617b      	str	r3, [r7, #20]
  return(result);
 8003e5a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d028      	beq.n	8003eb2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d005      	beq.n	8003e72 <osMessageQueuePut+0x36>
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d002      	beq.n	8003e72 <osMessageQueuePut+0x36>
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d003      	beq.n	8003e7a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003e72:	f06f 0303 	mvn.w	r3, #3
 8003e76:	61fb      	str	r3, [r7, #28]
 8003e78:	e038      	b.n	8003eec <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003e7e:	f107 0210 	add.w	r2, r7, #16
 8003e82:	2300      	movs	r3, #0
 8003e84:	68b9      	ldr	r1, [r7, #8]
 8003e86:	69b8      	ldr	r0, [r7, #24]
 8003e88:	f000 fbba 	bl	8004600 <xQueueGenericSendFromISR>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d003      	beq.n	8003e9a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003e92:	f06f 0302 	mvn.w	r3, #2
 8003e96:	61fb      	str	r3, [r7, #28]
 8003e98:	e028      	b.n	8003eec <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d025      	beq.n	8003eec <osMessageQueuePut+0xb0>
 8003ea0:	4b15      	ldr	r3, [pc, #84]	; (8003ef8 <osMessageQueuePut+0xbc>)
 8003ea2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ea6:	601a      	str	r2, [r3, #0]
 8003ea8:	f3bf 8f4f 	dsb	sy
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	e01c      	b.n	8003eec <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d002      	beq.n	8003ebe <osMessageQueuePut+0x82>
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d103      	bne.n	8003ec6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003ebe:	f06f 0303 	mvn.w	r3, #3
 8003ec2:	61fb      	str	r3, [r7, #28]
 8003ec4:	e012      	b.n	8003eec <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	683a      	ldr	r2, [r7, #0]
 8003eca:	68b9      	ldr	r1, [r7, #8]
 8003ecc:	69b8      	ldr	r0, [r7, #24]
 8003ece:	f000 fa99 	bl	8004404 <xQueueGenericSend>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d009      	beq.n	8003eec <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d003      	beq.n	8003ee6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003ede:	f06f 0301 	mvn.w	r3, #1
 8003ee2:	61fb      	str	r3, [r7, #28]
 8003ee4:	e002      	b.n	8003eec <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8003ee6:	f06f 0302 	mvn.w	r3, #2
 8003eea:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003eec:	69fb      	ldr	r3, [r7, #28]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3720      	adds	r7, #32
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	e000ed04 	.word	0xe000ed04

08003efc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b088      	sub	sp, #32
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
 8003f08:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f12:	f3ef 8305 	mrs	r3, IPSR
 8003f16:	617b      	str	r3, [r7, #20]
  return(result);
 8003f18:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d028      	beq.n	8003f70 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d005      	beq.n	8003f30 <osMessageQueueGet+0x34>
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d002      	beq.n	8003f30 <osMessageQueueGet+0x34>
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d003      	beq.n	8003f38 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003f30:	f06f 0303 	mvn.w	r3, #3
 8003f34:	61fb      	str	r3, [r7, #28]
 8003f36:	e037      	b.n	8003fa8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003f3c:	f107 0310 	add.w	r3, r7, #16
 8003f40:	461a      	mov	r2, r3
 8003f42:	68b9      	ldr	r1, [r7, #8]
 8003f44:	69b8      	ldr	r0, [r7, #24]
 8003f46:	f000 fcd7 	bl	80048f8 <xQueueReceiveFromISR>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d003      	beq.n	8003f58 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003f50:	f06f 0302 	mvn.w	r3, #2
 8003f54:	61fb      	str	r3, [r7, #28]
 8003f56:	e027      	b.n	8003fa8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d024      	beq.n	8003fa8 <osMessageQueueGet+0xac>
 8003f5e:	4b15      	ldr	r3, [pc, #84]	; (8003fb4 <osMessageQueueGet+0xb8>)
 8003f60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f64:	601a      	str	r2, [r3, #0]
 8003f66:	f3bf 8f4f 	dsb	sy
 8003f6a:	f3bf 8f6f 	isb	sy
 8003f6e:	e01b      	b.n	8003fa8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d002      	beq.n	8003f7c <osMessageQueueGet+0x80>
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d103      	bne.n	8003f84 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8003f7c:	f06f 0303 	mvn.w	r3, #3
 8003f80:	61fb      	str	r3, [r7, #28]
 8003f82:	e011      	b.n	8003fa8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003f84:	683a      	ldr	r2, [r7, #0]
 8003f86:	68b9      	ldr	r1, [r7, #8]
 8003f88:	69b8      	ldr	r0, [r7, #24]
 8003f8a:	f000 fbd5 	bl	8004738 <xQueueReceive>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d009      	beq.n	8003fa8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d003      	beq.n	8003fa2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8003f9a:	f06f 0301 	mvn.w	r3, #1
 8003f9e:	61fb      	str	r3, [r7, #28]
 8003fa0:	e002      	b.n	8003fa8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8003fa2:	f06f 0302 	mvn.w	r3, #2
 8003fa6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003fa8:	69fb      	ldr	r3, [r7, #28]
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3720      	adds	r7, #32
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	e000ed04 	.word	0xe000ed04

08003fb8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003fb8:	b480      	push	{r7}
 8003fba:	b085      	sub	sp, #20
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4a07      	ldr	r2, [pc, #28]	; (8003fe4 <vApplicationGetIdleTaskMemory+0x2c>)
 8003fc8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	4a06      	ldr	r2, [pc, #24]	; (8003fe8 <vApplicationGetIdleTaskMemory+0x30>)
 8003fce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fd6:	601a      	str	r2, [r3, #0]
}
 8003fd8:	bf00      	nop
 8003fda:	3714      	adds	r7, #20
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	20003f3c 	.word	0x20003f3c
 8003fe8:	20003fa8 	.word	0x20003fa8

08003fec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	4a07      	ldr	r2, [pc, #28]	; (8004018 <vApplicationGetTimerTaskMemory+0x2c>)
 8003ffc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	4a06      	ldr	r2, [pc, #24]	; (800401c <vApplicationGetTimerTaskMemory+0x30>)
 8004002:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800400a:	601a      	str	r2, [r3, #0]
}
 800400c:	bf00      	nop
 800400e:	3714      	adds	r7, #20
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	200047a8 	.word	0x200047a8
 800401c:	20004814 	.word	0x20004814

08004020 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f103 0208 	add.w	r2, r3, #8
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f04f 32ff 	mov.w	r2, #4294967295
 8004038:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f103 0208 	add.w	r2, r3, #8
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f103 0208 	add.w	r2, r3, #8
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr

0800407a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800407a:	b480      	push	{r7}
 800407c:	b085      	sub	sp, #20
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
 8004082:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	1c5a      	adds	r2, r3, #1
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	601a      	str	r2, [r3, #0]
}
 80040b6:	bf00      	nop
 80040b8:	3714      	adds	r7, #20
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr

080040c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80040c2:	b480      	push	{r7}
 80040c4:	b085      	sub	sp, #20
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
 80040ca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d8:	d103      	bne.n	80040e2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	60fb      	str	r3, [r7, #12]
 80040e0:	e00c      	b.n	80040fc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	3308      	adds	r3, #8
 80040e6:	60fb      	str	r3, [r7, #12]
 80040e8:	e002      	b.n	80040f0 <vListInsert+0x2e>
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	60fb      	str	r3, [r7, #12]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d2f6      	bcs.n	80040ea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	685a      	ldr	r2, [r3, #4]
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	1c5a      	adds	r2, r3, #1
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	601a      	str	r2, [r3, #0]
}
 8004128:	bf00      	nop
 800412a:	3714      	adds	r7, #20
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	691b      	ldr	r3, [r3, #16]
 8004140:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	6892      	ldr	r2, [r2, #8]
 800414a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6852      	ldr	r2, [r2, #4]
 8004154:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	429a      	cmp	r2, r3
 800415e:	d103      	bne.n	8004168 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	1e5a      	subs	r2, r3, #1
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
}
 800417c:	4618      	mov	r0, r3
 800417e:	3714      	adds	r7, #20
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d10a      	bne.n	80041b2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800419c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a0:	f383 8811 	msr	BASEPRI, r3
 80041a4:	f3bf 8f6f 	isb	sy
 80041a8:	f3bf 8f4f 	dsb	sy
 80041ac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80041ae:	bf00      	nop
 80041b0:	e7fe      	b.n	80041b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80041b2:	f002 f907 	bl	80063c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041be:	68f9      	ldr	r1, [r7, #12]
 80041c0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80041c2:	fb01 f303 	mul.w	r3, r1, r3
 80041c6:	441a      	add	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041e2:	3b01      	subs	r3, #1
 80041e4:	68f9      	ldr	r1, [r7, #12]
 80041e6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80041e8:	fb01 f303 	mul.w	r3, r1, r3
 80041ec:	441a      	add	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	22ff      	movs	r2, #255	; 0xff
 80041f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	22ff      	movs	r2, #255	; 0xff
 80041fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d114      	bne.n	8004232 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d01a      	beq.n	8004246 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	3310      	adds	r3, #16
 8004214:	4618      	mov	r0, r3
 8004216:	f001 f9bd 	bl	8005594 <xTaskRemoveFromEventList>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d012      	beq.n	8004246 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004220:	4b0c      	ldr	r3, [pc, #48]	; (8004254 <xQueueGenericReset+0xcc>)
 8004222:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	f3bf 8f4f 	dsb	sy
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	e009      	b.n	8004246 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	3310      	adds	r3, #16
 8004236:	4618      	mov	r0, r3
 8004238:	f7ff fef2 	bl	8004020 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	3324      	adds	r3, #36	; 0x24
 8004240:	4618      	mov	r0, r3
 8004242:	f7ff feed 	bl	8004020 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004246:	f002 f8ed 	bl	8006424 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800424a:	2301      	movs	r3, #1
}
 800424c:	4618      	mov	r0, r3
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	e000ed04 	.word	0xe000ed04

08004258 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004258:	b580      	push	{r7, lr}
 800425a:	b08e      	sub	sp, #56	; 0x38
 800425c:	af02      	add	r7, sp, #8
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
 8004264:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10a      	bne.n	8004282 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800426c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004270:	f383 8811 	msr	BASEPRI, r3
 8004274:	f3bf 8f6f 	isb	sy
 8004278:	f3bf 8f4f 	dsb	sy
 800427c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800427e:	bf00      	nop
 8004280:	e7fe      	b.n	8004280 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d10a      	bne.n	800429e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800428c:	f383 8811 	msr	BASEPRI, r3
 8004290:	f3bf 8f6f 	isb	sy
 8004294:	f3bf 8f4f 	dsb	sy
 8004298:	627b      	str	r3, [r7, #36]	; 0x24
}
 800429a:	bf00      	nop
 800429c:	e7fe      	b.n	800429c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d002      	beq.n	80042aa <xQueueGenericCreateStatic+0x52>
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <xQueueGenericCreateStatic+0x56>
 80042aa:	2301      	movs	r3, #1
 80042ac:	e000      	b.n	80042b0 <xQueueGenericCreateStatic+0x58>
 80042ae:	2300      	movs	r3, #0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d10a      	bne.n	80042ca <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80042b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b8:	f383 8811 	msr	BASEPRI, r3
 80042bc:	f3bf 8f6f 	isb	sy
 80042c0:	f3bf 8f4f 	dsb	sy
 80042c4:	623b      	str	r3, [r7, #32]
}
 80042c6:	bf00      	nop
 80042c8:	e7fe      	b.n	80042c8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d102      	bne.n	80042d6 <xQueueGenericCreateStatic+0x7e>
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <xQueueGenericCreateStatic+0x82>
 80042d6:	2301      	movs	r3, #1
 80042d8:	e000      	b.n	80042dc <xQueueGenericCreateStatic+0x84>
 80042da:	2300      	movs	r3, #0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10a      	bne.n	80042f6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80042e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e4:	f383 8811 	msr	BASEPRI, r3
 80042e8:	f3bf 8f6f 	isb	sy
 80042ec:	f3bf 8f4f 	dsb	sy
 80042f0:	61fb      	str	r3, [r7, #28]
}
 80042f2:	bf00      	nop
 80042f4:	e7fe      	b.n	80042f4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80042f6:	2350      	movs	r3, #80	; 0x50
 80042f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	2b50      	cmp	r3, #80	; 0x50
 80042fe:	d00a      	beq.n	8004316 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004304:	f383 8811 	msr	BASEPRI, r3
 8004308:	f3bf 8f6f 	isb	sy
 800430c:	f3bf 8f4f 	dsb	sy
 8004310:	61bb      	str	r3, [r7, #24]
}
 8004312:	bf00      	nop
 8004314:	e7fe      	b.n	8004314 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004316:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800431c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00d      	beq.n	800433e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800432a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800432e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004330:	9300      	str	r3, [sp, #0]
 8004332:	4613      	mov	r3, r2
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	68b9      	ldr	r1, [r7, #8]
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	f000 f83f 	bl	80043bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800433e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004340:	4618      	mov	r0, r3
 8004342:	3730      	adds	r7, #48	; 0x30
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004348:	b580      	push	{r7, lr}
 800434a:	b08a      	sub	sp, #40	; 0x28
 800434c:	af02      	add	r7, sp, #8
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	4613      	mov	r3, r2
 8004354:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10a      	bne.n	8004372 <xQueueGenericCreate+0x2a>
	__asm volatile
 800435c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004360:	f383 8811 	msr	BASEPRI, r3
 8004364:	f3bf 8f6f 	isb	sy
 8004368:	f3bf 8f4f 	dsb	sy
 800436c:	613b      	str	r3, [r7, #16]
}
 800436e:	bf00      	nop
 8004370:	e7fe      	b.n	8004370 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	fb02 f303 	mul.w	r3, r2, r3
 800437a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	3350      	adds	r3, #80	; 0x50
 8004380:	4618      	mov	r0, r3
 8004382:	f002 f941 	bl	8006608 <pvPortMalloc>
 8004386:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d011      	beq.n	80043b2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	3350      	adds	r3, #80	; 0x50
 8004396:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80043a0:	79fa      	ldrb	r2, [r7, #7]
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	9300      	str	r3, [sp, #0]
 80043a6:	4613      	mov	r3, r2
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	68b9      	ldr	r1, [r7, #8]
 80043ac:	68f8      	ldr	r0, [r7, #12]
 80043ae:	f000 f805 	bl	80043bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80043b2:	69bb      	ldr	r3, [r7, #24]
	}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3720      	adds	r7, #32
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
 80043c8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d103      	bne.n	80043d8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	69ba      	ldr	r2, [r7, #24]
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	e002      	b.n	80043de <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	68ba      	ldr	r2, [r7, #8]
 80043e8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80043ea:	2101      	movs	r1, #1
 80043ec:	69b8      	ldr	r0, [r7, #24]
 80043ee:	f7ff fecb 	bl	8004188 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	78fa      	ldrb	r2, [r7, #3]
 80043f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80043fa:	bf00      	nop
 80043fc:	3710      	adds	r7, #16
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
	...

08004404 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b08e      	sub	sp, #56	; 0x38
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	607a      	str	r2, [r7, #4]
 8004410:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004412:	2300      	movs	r3, #0
 8004414:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800441a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10a      	bne.n	8004436 <xQueueGenericSend+0x32>
	__asm volatile
 8004420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004424:	f383 8811 	msr	BASEPRI, r3
 8004428:	f3bf 8f6f 	isb	sy
 800442c:	f3bf 8f4f 	dsb	sy
 8004430:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004432:	bf00      	nop
 8004434:	e7fe      	b.n	8004434 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d103      	bne.n	8004444 <xQueueGenericSend+0x40>
 800443c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800443e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004440:	2b00      	cmp	r3, #0
 8004442:	d101      	bne.n	8004448 <xQueueGenericSend+0x44>
 8004444:	2301      	movs	r3, #1
 8004446:	e000      	b.n	800444a <xQueueGenericSend+0x46>
 8004448:	2300      	movs	r3, #0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d10a      	bne.n	8004464 <xQueueGenericSend+0x60>
	__asm volatile
 800444e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004452:	f383 8811 	msr	BASEPRI, r3
 8004456:	f3bf 8f6f 	isb	sy
 800445a:	f3bf 8f4f 	dsb	sy
 800445e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004460:	bf00      	nop
 8004462:	e7fe      	b.n	8004462 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	2b02      	cmp	r3, #2
 8004468:	d103      	bne.n	8004472 <xQueueGenericSend+0x6e>
 800446a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800446e:	2b01      	cmp	r3, #1
 8004470:	d101      	bne.n	8004476 <xQueueGenericSend+0x72>
 8004472:	2301      	movs	r3, #1
 8004474:	e000      	b.n	8004478 <xQueueGenericSend+0x74>
 8004476:	2300      	movs	r3, #0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10a      	bne.n	8004492 <xQueueGenericSend+0x8e>
	__asm volatile
 800447c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004480:	f383 8811 	msr	BASEPRI, r3
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	f3bf 8f4f 	dsb	sy
 800448c:	623b      	str	r3, [r7, #32]
}
 800448e:	bf00      	nop
 8004490:	e7fe      	b.n	8004490 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004492:	f001 fa3d 	bl	8005910 <xTaskGetSchedulerState>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d102      	bne.n	80044a2 <xQueueGenericSend+0x9e>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <xQueueGenericSend+0xa2>
 80044a2:	2301      	movs	r3, #1
 80044a4:	e000      	b.n	80044a8 <xQueueGenericSend+0xa4>
 80044a6:	2300      	movs	r3, #0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d10a      	bne.n	80044c2 <xQueueGenericSend+0xbe>
	__asm volatile
 80044ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b0:	f383 8811 	msr	BASEPRI, r3
 80044b4:	f3bf 8f6f 	isb	sy
 80044b8:	f3bf 8f4f 	dsb	sy
 80044bc:	61fb      	str	r3, [r7, #28]
}
 80044be:	bf00      	nop
 80044c0:	e7fe      	b.n	80044c0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80044c2:	f001 ff7f 	bl	80063c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80044c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d302      	bcc.n	80044d8 <xQueueGenericSend+0xd4>
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d129      	bne.n	800452c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80044d8:	683a      	ldr	r2, [r7, #0]
 80044da:	68b9      	ldr	r1, [r7, #8]
 80044dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044de:	f000 fa8b 	bl	80049f8 <prvCopyDataToQueue>
 80044e2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d010      	beq.n	800450e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ee:	3324      	adds	r3, #36	; 0x24
 80044f0:	4618      	mov	r0, r3
 80044f2:	f001 f84f 	bl	8005594 <xTaskRemoveFromEventList>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d013      	beq.n	8004524 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80044fc:	4b3f      	ldr	r3, [pc, #252]	; (80045fc <xQueueGenericSend+0x1f8>)
 80044fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004502:	601a      	str	r2, [r3, #0]
 8004504:	f3bf 8f4f 	dsb	sy
 8004508:	f3bf 8f6f 	isb	sy
 800450c:	e00a      	b.n	8004524 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800450e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004510:	2b00      	cmp	r3, #0
 8004512:	d007      	beq.n	8004524 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004514:	4b39      	ldr	r3, [pc, #228]	; (80045fc <xQueueGenericSend+0x1f8>)
 8004516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800451a:	601a      	str	r2, [r3, #0]
 800451c:	f3bf 8f4f 	dsb	sy
 8004520:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004524:	f001 ff7e 	bl	8006424 <vPortExitCritical>
				return pdPASS;
 8004528:	2301      	movs	r3, #1
 800452a:	e063      	b.n	80045f4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d103      	bne.n	800453a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004532:	f001 ff77 	bl	8006424 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004536:	2300      	movs	r3, #0
 8004538:	e05c      	b.n	80045f4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800453a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800453c:	2b00      	cmp	r3, #0
 800453e:	d106      	bne.n	800454e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004540:	f107 0314 	add.w	r3, r7, #20
 8004544:	4618      	mov	r0, r3
 8004546:	f001 f889 	bl	800565c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800454a:	2301      	movs	r3, #1
 800454c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800454e:	f001 ff69 	bl	8006424 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004552:	f000 fdfb 	bl	800514c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004556:	f001 ff35 	bl	80063c4 <vPortEnterCritical>
 800455a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800455c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004560:	b25b      	sxtb	r3, r3
 8004562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004566:	d103      	bne.n	8004570 <xQueueGenericSend+0x16c>
 8004568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800456a:	2200      	movs	r2, #0
 800456c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004572:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004576:	b25b      	sxtb	r3, r3
 8004578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800457c:	d103      	bne.n	8004586 <xQueueGenericSend+0x182>
 800457e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004586:	f001 ff4d 	bl	8006424 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800458a:	1d3a      	adds	r2, r7, #4
 800458c:	f107 0314 	add.w	r3, r7, #20
 8004590:	4611      	mov	r1, r2
 8004592:	4618      	mov	r0, r3
 8004594:	f001 f878 	bl	8005688 <xTaskCheckForTimeOut>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d124      	bne.n	80045e8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800459e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045a0:	f000 fb22 	bl	8004be8 <prvIsQueueFull>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d018      	beq.n	80045dc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80045aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ac:	3310      	adds	r3, #16
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	4611      	mov	r1, r2
 80045b2:	4618      	mov	r0, r3
 80045b4:	f000 ff9e 	bl	80054f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80045b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045ba:	f000 faad 	bl	8004b18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80045be:	f000 fdd3 	bl	8005168 <xTaskResumeAll>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f47f af7c 	bne.w	80044c2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80045ca:	4b0c      	ldr	r3, [pc, #48]	; (80045fc <xQueueGenericSend+0x1f8>)
 80045cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045d0:	601a      	str	r2, [r3, #0]
 80045d2:	f3bf 8f4f 	dsb	sy
 80045d6:	f3bf 8f6f 	isb	sy
 80045da:	e772      	b.n	80044c2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80045dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045de:	f000 fa9b 	bl	8004b18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80045e2:	f000 fdc1 	bl	8005168 <xTaskResumeAll>
 80045e6:	e76c      	b.n	80044c2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80045e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045ea:	f000 fa95 	bl	8004b18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80045ee:	f000 fdbb 	bl	8005168 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80045f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3738      	adds	r7, #56	; 0x38
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	e000ed04 	.word	0xe000ed04

08004600 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b090      	sub	sp, #64	; 0x40
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
 800460c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10a      	bne.n	800462e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800461c:	f383 8811 	msr	BASEPRI, r3
 8004620:	f3bf 8f6f 	isb	sy
 8004624:	f3bf 8f4f 	dsb	sy
 8004628:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800462a:	bf00      	nop
 800462c:	e7fe      	b.n	800462c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d103      	bne.n	800463c <xQueueGenericSendFromISR+0x3c>
 8004634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004638:	2b00      	cmp	r3, #0
 800463a:	d101      	bne.n	8004640 <xQueueGenericSendFromISR+0x40>
 800463c:	2301      	movs	r3, #1
 800463e:	e000      	b.n	8004642 <xQueueGenericSendFromISR+0x42>
 8004640:	2300      	movs	r3, #0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10a      	bne.n	800465c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464a:	f383 8811 	msr	BASEPRI, r3
 800464e:	f3bf 8f6f 	isb	sy
 8004652:	f3bf 8f4f 	dsb	sy
 8004656:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004658:	bf00      	nop
 800465a:	e7fe      	b.n	800465a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	2b02      	cmp	r3, #2
 8004660:	d103      	bne.n	800466a <xQueueGenericSendFromISR+0x6a>
 8004662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004666:	2b01      	cmp	r3, #1
 8004668:	d101      	bne.n	800466e <xQueueGenericSendFromISR+0x6e>
 800466a:	2301      	movs	r3, #1
 800466c:	e000      	b.n	8004670 <xQueueGenericSendFromISR+0x70>
 800466e:	2300      	movs	r3, #0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d10a      	bne.n	800468a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004678:	f383 8811 	msr	BASEPRI, r3
 800467c:	f3bf 8f6f 	isb	sy
 8004680:	f3bf 8f4f 	dsb	sy
 8004684:	623b      	str	r3, [r7, #32]
}
 8004686:	bf00      	nop
 8004688:	e7fe      	b.n	8004688 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800468a:	f001 ff7d 	bl	8006588 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800468e:	f3ef 8211 	mrs	r2, BASEPRI
 8004692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004696:	f383 8811 	msr	BASEPRI, r3
 800469a:	f3bf 8f6f 	isb	sy
 800469e:	f3bf 8f4f 	dsb	sy
 80046a2:	61fa      	str	r2, [r7, #28]
 80046a4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80046a6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80046a8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d302      	bcc.n	80046bc <xQueueGenericSendFromISR+0xbc>
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d12f      	bne.n	800471c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80046bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ca:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80046cc:	683a      	ldr	r2, [r7, #0]
 80046ce:	68b9      	ldr	r1, [r7, #8]
 80046d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80046d2:	f000 f991 	bl	80049f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80046d6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80046da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046de:	d112      	bne.n	8004706 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d016      	beq.n	8004716 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ea:	3324      	adds	r3, #36	; 0x24
 80046ec:	4618      	mov	r0, r3
 80046ee:	f000 ff51 	bl	8005594 <xTaskRemoveFromEventList>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00e      	beq.n	8004716 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00b      	beq.n	8004716 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2201      	movs	r2, #1
 8004702:	601a      	str	r2, [r3, #0]
 8004704:	e007      	b.n	8004716 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004706:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800470a:	3301      	adds	r3, #1
 800470c:	b2db      	uxtb	r3, r3
 800470e:	b25a      	sxtb	r2, r3
 8004710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004712:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004716:	2301      	movs	r3, #1
 8004718:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800471a:	e001      	b.n	8004720 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800471c:	2300      	movs	r3, #0
 800471e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004722:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800472a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800472c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800472e:	4618      	mov	r0, r3
 8004730:	3740      	adds	r7, #64	; 0x40
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
	...

08004738 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08c      	sub	sp, #48	; 0x30
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004744:	2300      	movs	r3, #0
 8004746:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800474c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474e:	2b00      	cmp	r3, #0
 8004750:	d10a      	bne.n	8004768 <xQueueReceive+0x30>
	__asm volatile
 8004752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004756:	f383 8811 	msr	BASEPRI, r3
 800475a:	f3bf 8f6f 	isb	sy
 800475e:	f3bf 8f4f 	dsb	sy
 8004762:	623b      	str	r3, [r7, #32]
}
 8004764:	bf00      	nop
 8004766:	e7fe      	b.n	8004766 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d103      	bne.n	8004776 <xQueueReceive+0x3e>
 800476e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <xQueueReceive+0x42>
 8004776:	2301      	movs	r3, #1
 8004778:	e000      	b.n	800477c <xQueueReceive+0x44>
 800477a:	2300      	movs	r3, #0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d10a      	bne.n	8004796 <xQueueReceive+0x5e>
	__asm volatile
 8004780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004784:	f383 8811 	msr	BASEPRI, r3
 8004788:	f3bf 8f6f 	isb	sy
 800478c:	f3bf 8f4f 	dsb	sy
 8004790:	61fb      	str	r3, [r7, #28]
}
 8004792:	bf00      	nop
 8004794:	e7fe      	b.n	8004794 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004796:	f001 f8bb 	bl	8005910 <xTaskGetSchedulerState>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d102      	bne.n	80047a6 <xQueueReceive+0x6e>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <xQueueReceive+0x72>
 80047a6:	2301      	movs	r3, #1
 80047a8:	e000      	b.n	80047ac <xQueueReceive+0x74>
 80047aa:	2300      	movs	r3, #0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10a      	bne.n	80047c6 <xQueueReceive+0x8e>
	__asm volatile
 80047b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b4:	f383 8811 	msr	BASEPRI, r3
 80047b8:	f3bf 8f6f 	isb	sy
 80047bc:	f3bf 8f4f 	dsb	sy
 80047c0:	61bb      	str	r3, [r7, #24]
}
 80047c2:	bf00      	nop
 80047c4:	e7fe      	b.n	80047c4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047c6:	f001 fdfd 	bl	80063c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d01f      	beq.n	8004816 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80047d6:	68b9      	ldr	r1, [r7, #8]
 80047d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047da:	f000 f977 	bl	8004acc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80047de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e0:	1e5a      	subs	r2, r3, #1
 80047e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00f      	beq.n	800480e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f0:	3310      	adds	r3, #16
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 fece 	bl	8005594 <xTaskRemoveFromEventList>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d007      	beq.n	800480e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80047fe:	4b3d      	ldr	r3, [pc, #244]	; (80048f4 <xQueueReceive+0x1bc>)
 8004800:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004804:	601a      	str	r2, [r3, #0]
 8004806:	f3bf 8f4f 	dsb	sy
 800480a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800480e:	f001 fe09 	bl	8006424 <vPortExitCritical>
				return pdPASS;
 8004812:	2301      	movs	r3, #1
 8004814:	e069      	b.n	80048ea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d103      	bne.n	8004824 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800481c:	f001 fe02 	bl	8006424 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004820:	2300      	movs	r3, #0
 8004822:	e062      	b.n	80048ea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004826:	2b00      	cmp	r3, #0
 8004828:	d106      	bne.n	8004838 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800482a:	f107 0310 	add.w	r3, r7, #16
 800482e:	4618      	mov	r0, r3
 8004830:	f000 ff14 	bl	800565c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004834:	2301      	movs	r3, #1
 8004836:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004838:	f001 fdf4 	bl	8006424 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800483c:	f000 fc86 	bl	800514c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004840:	f001 fdc0 	bl	80063c4 <vPortEnterCritical>
 8004844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004846:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800484a:	b25b      	sxtb	r3, r3
 800484c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004850:	d103      	bne.n	800485a <xQueueReceive+0x122>
 8004852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800485a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800485c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004860:	b25b      	sxtb	r3, r3
 8004862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004866:	d103      	bne.n	8004870 <xQueueReceive+0x138>
 8004868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486a:	2200      	movs	r2, #0
 800486c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004870:	f001 fdd8 	bl	8006424 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004874:	1d3a      	adds	r2, r7, #4
 8004876:	f107 0310 	add.w	r3, r7, #16
 800487a:	4611      	mov	r1, r2
 800487c:	4618      	mov	r0, r3
 800487e:	f000 ff03 	bl	8005688 <xTaskCheckForTimeOut>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d123      	bne.n	80048d0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004888:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800488a:	f000 f997 	bl	8004bbc <prvIsQueueEmpty>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d017      	beq.n	80048c4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004896:	3324      	adds	r3, #36	; 0x24
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	4611      	mov	r1, r2
 800489c:	4618      	mov	r0, r3
 800489e:	f000 fe29 	bl	80054f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80048a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048a4:	f000 f938 	bl	8004b18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80048a8:	f000 fc5e 	bl	8005168 <xTaskResumeAll>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d189      	bne.n	80047c6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80048b2:	4b10      	ldr	r3, [pc, #64]	; (80048f4 <xQueueReceive+0x1bc>)
 80048b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	f3bf 8f6f 	isb	sy
 80048c2:	e780      	b.n	80047c6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80048c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048c6:	f000 f927 	bl	8004b18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048ca:	f000 fc4d 	bl	8005168 <xTaskResumeAll>
 80048ce:	e77a      	b.n	80047c6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80048d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048d2:	f000 f921 	bl	8004b18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048d6:	f000 fc47 	bl	8005168 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048dc:	f000 f96e 	bl	8004bbc <prvIsQueueEmpty>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	f43f af6f 	beq.w	80047c6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80048e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3730      	adds	r7, #48	; 0x30
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	e000ed04 	.word	0xe000ed04

080048f8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b08e      	sub	sp, #56	; 0x38
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10a      	bne.n	8004924 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800490e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004912:	f383 8811 	msr	BASEPRI, r3
 8004916:	f3bf 8f6f 	isb	sy
 800491a:	f3bf 8f4f 	dsb	sy
 800491e:	623b      	str	r3, [r7, #32]
}
 8004920:	bf00      	nop
 8004922:	e7fe      	b.n	8004922 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d103      	bne.n	8004932 <xQueueReceiveFromISR+0x3a>
 800492a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800492c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <xQueueReceiveFromISR+0x3e>
 8004932:	2301      	movs	r3, #1
 8004934:	e000      	b.n	8004938 <xQueueReceiveFromISR+0x40>
 8004936:	2300      	movs	r3, #0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d10a      	bne.n	8004952 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800493c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004940:	f383 8811 	msr	BASEPRI, r3
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	61fb      	str	r3, [r7, #28]
}
 800494e:	bf00      	nop
 8004950:	e7fe      	b.n	8004950 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004952:	f001 fe19 	bl	8006588 <vPortValidateInterruptPriority>
	__asm volatile
 8004956:	f3ef 8211 	mrs	r2, BASEPRI
 800495a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800495e:	f383 8811 	msr	BASEPRI, r3
 8004962:	f3bf 8f6f 	isb	sy
 8004966:	f3bf 8f4f 	dsb	sy
 800496a:	61ba      	str	r2, [r7, #24]
 800496c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800496e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004970:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004976:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497a:	2b00      	cmp	r3, #0
 800497c:	d02f      	beq.n	80049de <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800497e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004980:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004984:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004988:	68b9      	ldr	r1, [r7, #8]
 800498a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800498c:	f000 f89e 	bl	8004acc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004992:	1e5a      	subs	r2, r3, #1
 8004994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004996:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004998:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800499c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a0:	d112      	bne.n	80049c8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d016      	beq.n	80049d8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ac:	3310      	adds	r3, #16
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 fdf0 	bl	8005594 <xTaskRemoveFromEventList>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00e      	beq.n	80049d8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00b      	beq.n	80049d8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	601a      	str	r2, [r3, #0]
 80049c6:	e007      	b.n	80049d8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80049c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049cc:	3301      	adds	r3, #1
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	b25a      	sxtb	r2, r3
 80049d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80049d8:	2301      	movs	r3, #1
 80049da:	637b      	str	r3, [r7, #52]	; 0x34
 80049dc:	e001      	b.n	80049e2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80049de:	2300      	movs	r3, #0
 80049e0:	637b      	str	r3, [r7, #52]	; 0x34
 80049e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049e4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f383 8811 	msr	BASEPRI, r3
}
 80049ec:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80049ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3738      	adds	r7, #56	; 0x38
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004a04:	2300      	movs	r3, #0
 8004a06:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10d      	bne.n	8004a32 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d14d      	bne.n	8004aba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	4618      	mov	r0, r3
 8004a24:	f000 ff92 	bl	800594c <xTaskPriorityDisinherit>
 8004a28:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	609a      	str	r2, [r3, #8]
 8004a30:	e043      	b.n	8004aba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d119      	bne.n	8004a6c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6858      	ldr	r0, [r3, #4]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a40:	461a      	mov	r2, r3
 8004a42:	68b9      	ldr	r1, [r7, #8]
 8004a44:	f002 f838 	bl	8006ab8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a50:	441a      	add	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d32b      	bcc.n	8004aba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	e026      	b.n	8004aba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	68d8      	ldr	r0, [r3, #12]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a74:	461a      	mov	r2, r3
 8004a76:	68b9      	ldr	r1, [r7, #8]
 8004a78:	f002 f81e 	bl	8006ab8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	68da      	ldr	r2, [r3, #12]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a84:	425b      	negs	r3, r3
 8004a86:	441a      	add	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	68da      	ldr	r2, [r3, #12]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d207      	bcs.n	8004aa8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	689a      	ldr	r2, [r3, #8]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa0:	425b      	negs	r3, r3
 8004aa2:	441a      	add	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d105      	bne.n	8004aba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d002      	beq.n	8004aba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	1c5a      	adds	r2, r3, #1
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004ac2:	697b      	ldr	r3, [r7, #20]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3718      	adds	r7, #24
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d018      	beq.n	8004b10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68da      	ldr	r2, [r3, #12]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae6:	441a      	add	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	68da      	ldr	r2, [r3, #12]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d303      	bcc.n	8004b00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68d9      	ldr	r1, [r3, #12]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b08:	461a      	mov	r2, r3
 8004b0a:	6838      	ldr	r0, [r7, #0]
 8004b0c:	f001 ffd4 	bl	8006ab8 <memcpy>
	}
}
 8004b10:	bf00      	nop
 8004b12:	3708      	adds	r7, #8
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004b20:	f001 fc50 	bl	80063c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b2a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b2c:	e011      	b.n	8004b52 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d012      	beq.n	8004b5c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	3324      	adds	r3, #36	; 0x24
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 fd2a 	bl	8005594 <xTaskRemoveFromEventList>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004b46:	f000 fe01 	bl	800574c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b4a:	7bfb      	ldrb	r3, [r7, #15]
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	dce9      	bgt.n	8004b2e <prvUnlockQueue+0x16>
 8004b5a:	e000      	b.n	8004b5e <prvUnlockQueue+0x46>
					break;
 8004b5c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	22ff      	movs	r2, #255	; 0xff
 8004b62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004b66:	f001 fc5d 	bl	8006424 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b6a:	f001 fc2b 	bl	80063c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b74:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b76:	e011      	b.n	8004b9c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	691b      	ldr	r3, [r3, #16]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d012      	beq.n	8004ba6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	3310      	adds	r3, #16
 8004b84:	4618      	mov	r0, r3
 8004b86:	f000 fd05 	bl	8005594 <xTaskRemoveFromEventList>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d001      	beq.n	8004b94 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b90:	f000 fddc 	bl	800574c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004b94:	7bbb      	ldrb	r3, [r7, #14]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	dce9      	bgt.n	8004b78 <prvUnlockQueue+0x60>
 8004ba4:	e000      	b.n	8004ba8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004ba6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	22ff      	movs	r2, #255	; 0xff
 8004bac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004bb0:	f001 fc38 	bl	8006424 <vPortExitCritical>
}
 8004bb4:	bf00      	nop
 8004bb6:	3710      	adds	r7, #16
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bc4:	f001 fbfe 	bl	80063c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d102      	bne.n	8004bd6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	e001      	b.n	8004bda <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004bda:	f001 fc23 	bl	8006424 <vPortExitCritical>

	return xReturn;
 8004bde:	68fb      	ldr	r3, [r7, #12]
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3710      	adds	r7, #16
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bf0:	f001 fbe8 	bl	80063c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d102      	bne.n	8004c06 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004c00:	2301      	movs	r3, #1
 8004c02:	60fb      	str	r3, [r7, #12]
 8004c04:	e001      	b.n	8004c0a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004c06:	2300      	movs	r3, #0
 8004c08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004c0a:	f001 fc0b 	bl	8006424 <vPortExitCritical>

	return xReturn;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c22:	2300      	movs	r3, #0
 8004c24:	60fb      	str	r3, [r7, #12]
 8004c26:	e014      	b.n	8004c52 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004c28:	4a0f      	ldr	r2, [pc, #60]	; (8004c68 <vQueueAddToRegistry+0x50>)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10b      	bne.n	8004c4c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004c34:	490c      	ldr	r1, [pc, #48]	; (8004c68 <vQueueAddToRegistry+0x50>)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004c3e:	4a0a      	ldr	r2, [pc, #40]	; (8004c68 <vQueueAddToRegistry+0x50>)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	00db      	lsls	r3, r3, #3
 8004c44:	4413      	add	r3, r2
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004c4a:	e006      	b.n	8004c5a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	3301      	adds	r3, #1
 8004c50:	60fb      	str	r3, [r7, #12]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2b07      	cmp	r3, #7
 8004c56:	d9e7      	bls.n	8004c28 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004c58:	bf00      	nop
 8004c5a:	bf00      	nop
 8004c5c:	3714      	adds	r7, #20
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	20005814 	.word	0x20005814

08004c6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004c7c:	f001 fba2 	bl	80063c4 <vPortEnterCritical>
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c86:	b25b      	sxtb	r3, r3
 8004c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c8c:	d103      	bne.n	8004c96 <vQueueWaitForMessageRestricted+0x2a>
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c9c:	b25b      	sxtb	r3, r3
 8004c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca2:	d103      	bne.n	8004cac <vQueueWaitForMessageRestricted+0x40>
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004cac:	f001 fbba 	bl	8006424 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d106      	bne.n	8004cc6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	3324      	adds	r3, #36	; 0x24
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	68b9      	ldr	r1, [r7, #8]
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f000 fc3b 	bl	800553c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004cc6:	6978      	ldr	r0, [r7, #20]
 8004cc8:	f7ff ff26 	bl	8004b18 <prvUnlockQueue>
	}
 8004ccc:	bf00      	nop
 8004cce:	3718      	adds	r7, #24
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b08e      	sub	sp, #56	; 0x38
 8004cd8:	af04      	add	r7, sp, #16
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
 8004ce0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d10a      	bne.n	8004cfe <xTaskCreateStatic+0x2a>
	__asm volatile
 8004ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cec:	f383 8811 	msr	BASEPRI, r3
 8004cf0:	f3bf 8f6f 	isb	sy
 8004cf4:	f3bf 8f4f 	dsb	sy
 8004cf8:	623b      	str	r3, [r7, #32]
}
 8004cfa:	bf00      	nop
 8004cfc:	e7fe      	b.n	8004cfc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d10a      	bne.n	8004d1a <xTaskCreateStatic+0x46>
	__asm volatile
 8004d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d08:	f383 8811 	msr	BASEPRI, r3
 8004d0c:	f3bf 8f6f 	isb	sy
 8004d10:	f3bf 8f4f 	dsb	sy
 8004d14:	61fb      	str	r3, [r7, #28]
}
 8004d16:	bf00      	nop
 8004d18:	e7fe      	b.n	8004d18 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d1a:	236c      	movs	r3, #108	; 0x6c
 8004d1c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	2b6c      	cmp	r3, #108	; 0x6c
 8004d22:	d00a      	beq.n	8004d3a <xTaskCreateStatic+0x66>
	__asm volatile
 8004d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d28:	f383 8811 	msr	BASEPRI, r3
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f3bf 8f4f 	dsb	sy
 8004d34:	61bb      	str	r3, [r7, #24]
}
 8004d36:	bf00      	nop
 8004d38:	e7fe      	b.n	8004d38 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004d3a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d01e      	beq.n	8004d80 <xTaskCreateStatic+0xac>
 8004d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d01b      	beq.n	8004d80 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d4a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d50:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d54:	2202      	movs	r2, #2
 8004d56:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	9303      	str	r3, [sp, #12]
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d60:	9302      	str	r3, [sp, #8]
 8004d62:	f107 0314 	add.w	r3, r7, #20
 8004d66:	9301      	str	r3, [sp, #4]
 8004d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d6a:	9300      	str	r3, [sp, #0]
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	68b9      	ldr	r1, [r7, #8]
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f000 f850 	bl	8004e18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d7a:	f000 f8dd 	bl	8004f38 <prvAddNewTaskToReadyList>
 8004d7e:	e001      	b.n	8004d84 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004d80:	2300      	movs	r3, #0
 8004d82:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004d84:	697b      	ldr	r3, [r7, #20]
	}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3728      	adds	r7, #40	; 0x28
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b08c      	sub	sp, #48	; 0x30
 8004d92:	af04      	add	r7, sp, #16
 8004d94:	60f8      	str	r0, [r7, #12]
 8004d96:	60b9      	str	r1, [r7, #8]
 8004d98:	603b      	str	r3, [r7, #0]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004d9e:	88fb      	ldrh	r3, [r7, #6]
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	4618      	mov	r0, r3
 8004da4:	f001 fc30 	bl	8006608 <pvPortMalloc>
 8004da8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00e      	beq.n	8004dce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004db0:	206c      	movs	r0, #108	; 0x6c
 8004db2:	f001 fc29 	bl	8006608 <pvPortMalloc>
 8004db6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d003      	beq.n	8004dc6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	631a      	str	r2, [r3, #48]	; 0x30
 8004dc4:	e005      	b.n	8004dd2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004dc6:	6978      	ldr	r0, [r7, #20]
 8004dc8:	f001 fcc2 	bl	8006750 <vPortFree>
 8004dcc:	e001      	b.n	8004dd2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d017      	beq.n	8004e08 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004de0:	88fa      	ldrh	r2, [r7, #6]
 8004de2:	2300      	movs	r3, #0
 8004de4:	9303      	str	r3, [sp, #12]
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	9302      	str	r3, [sp, #8]
 8004dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dec:	9301      	str	r3, [sp, #4]
 8004dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004df0:	9300      	str	r3, [sp, #0]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	68b9      	ldr	r1, [r7, #8]
 8004df6:	68f8      	ldr	r0, [r7, #12]
 8004df8:	f000 f80e 	bl	8004e18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004dfc:	69f8      	ldr	r0, [r7, #28]
 8004dfe:	f000 f89b 	bl	8004f38 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e02:	2301      	movs	r3, #1
 8004e04:	61bb      	str	r3, [r7, #24]
 8004e06:	e002      	b.n	8004e0e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e08:	f04f 33ff 	mov.w	r3, #4294967295
 8004e0c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004e0e:	69bb      	ldr	r3, [r7, #24]
	}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3720      	adds	r7, #32
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}

08004e18 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b088      	sub	sp, #32
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	60b9      	str	r1, [r7, #8]
 8004e22:	607a      	str	r2, [r7, #4]
 8004e24:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e28:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	461a      	mov	r2, r3
 8004e30:	21a5      	movs	r1, #165	; 0xa5
 8004e32:	f001 fe4f 	bl	8006ad4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004e40:	3b01      	subs	r3, #1
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	4413      	add	r3, r2
 8004e46:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	f023 0307 	bic.w	r3, r3, #7
 8004e4e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00a      	beq.n	8004e70 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e5e:	f383 8811 	msr	BASEPRI, r3
 8004e62:	f3bf 8f6f 	isb	sy
 8004e66:	f3bf 8f4f 	dsb	sy
 8004e6a:	617b      	str	r3, [r7, #20]
}
 8004e6c:	bf00      	nop
 8004e6e:	e7fe      	b.n	8004e6e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d01f      	beq.n	8004eb6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e76:	2300      	movs	r3, #0
 8004e78:	61fb      	str	r3, [r7, #28]
 8004e7a:	e012      	b.n	8004ea2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004e7c:	68ba      	ldr	r2, [r7, #8]
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	4413      	add	r3, r2
 8004e82:	7819      	ldrb	r1, [r3, #0]
 8004e84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	4413      	add	r3, r2
 8004e8a:	3334      	adds	r3, #52	; 0x34
 8004e8c:	460a      	mov	r2, r1
 8004e8e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004e90:	68ba      	ldr	r2, [r7, #8]
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	4413      	add	r3, r2
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d006      	beq.n	8004eaa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	3301      	adds	r3, #1
 8004ea0:	61fb      	str	r3, [r7, #28]
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	2b1f      	cmp	r3, #31
 8004ea6:	d9e9      	bls.n	8004e7c <prvInitialiseNewTask+0x64>
 8004ea8:	e000      	b.n	8004eac <prvInitialiseNewTask+0x94>
			{
				break;
 8004eaa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8004eb4:	e003      	b.n	8004ebe <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec0:	2b37      	cmp	r3, #55	; 0x37
 8004ec2:	d901      	bls.n	8004ec8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ec4:	2337      	movs	r3, #55	; 0x37
 8004ec6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ecc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ed2:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 8004ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004edc:	3304      	adds	r3, #4
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f7ff f8be 	bl	8004060 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee6:	3318      	adds	r3, #24
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7ff f8b9 	bl	8004060 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ef2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ef6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004efc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f02:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f06:	2200      	movs	r2, #0
 8004f08:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	68f9      	ldr	r1, [r7, #12]
 8004f16:	69b8      	ldr	r0, [r7, #24]
 8004f18:	f001 f928 	bl	800616c <pxPortInitialiseStack>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f20:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d002      	beq.n	8004f2e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f2e:	bf00      	nop
 8004f30:	3720      	adds	r7, #32
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
	...

08004f38 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f40:	f001 fa40 	bl	80063c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f44:	4b2d      	ldr	r3, [pc, #180]	; (8004ffc <prvAddNewTaskToReadyList+0xc4>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	3301      	adds	r3, #1
 8004f4a:	4a2c      	ldr	r2, [pc, #176]	; (8004ffc <prvAddNewTaskToReadyList+0xc4>)
 8004f4c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004f4e:	4b2c      	ldr	r3, [pc, #176]	; (8005000 <prvAddNewTaskToReadyList+0xc8>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d109      	bne.n	8004f6a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004f56:	4a2a      	ldr	r2, [pc, #168]	; (8005000 <prvAddNewTaskToReadyList+0xc8>)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004f5c:	4b27      	ldr	r3, [pc, #156]	; (8004ffc <prvAddNewTaskToReadyList+0xc4>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d110      	bne.n	8004f86 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004f64:	f000 fc16 	bl	8005794 <prvInitialiseTaskLists>
 8004f68:	e00d      	b.n	8004f86 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004f6a:	4b26      	ldr	r3, [pc, #152]	; (8005004 <prvAddNewTaskToReadyList+0xcc>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d109      	bne.n	8004f86 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f72:	4b23      	ldr	r3, [pc, #140]	; (8005000 <prvAddNewTaskToReadyList+0xc8>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d802      	bhi.n	8004f86 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004f80:	4a1f      	ldr	r2, [pc, #124]	; (8005000 <prvAddNewTaskToReadyList+0xc8>)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004f86:	4b20      	ldr	r3, [pc, #128]	; (8005008 <prvAddNewTaskToReadyList+0xd0>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	4a1e      	ldr	r2, [pc, #120]	; (8005008 <prvAddNewTaskToReadyList+0xd0>)
 8004f8e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004f90:	4b1d      	ldr	r3, [pc, #116]	; (8005008 <prvAddNewTaskToReadyList+0xd0>)
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f9c:	4b1b      	ldr	r3, [pc, #108]	; (800500c <prvAddNewTaskToReadyList+0xd4>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d903      	bls.n	8004fac <prvAddNewTaskToReadyList+0x74>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fa8:	4a18      	ldr	r2, [pc, #96]	; (800500c <prvAddNewTaskToReadyList+0xd4>)
 8004faa:	6013      	str	r3, [r2, #0]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	4413      	add	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	4a15      	ldr	r2, [pc, #84]	; (8005010 <prvAddNewTaskToReadyList+0xd8>)
 8004fba:	441a      	add	r2, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	3304      	adds	r3, #4
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	4610      	mov	r0, r2
 8004fc4:	f7ff f859 	bl	800407a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004fc8:	f001 fa2c 	bl	8006424 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004fcc:	4b0d      	ldr	r3, [pc, #52]	; (8005004 <prvAddNewTaskToReadyList+0xcc>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00e      	beq.n	8004ff2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004fd4:	4b0a      	ldr	r3, [pc, #40]	; (8005000 <prvAddNewTaskToReadyList+0xc8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d207      	bcs.n	8004ff2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004fe2:	4b0c      	ldr	r3, [pc, #48]	; (8005014 <prvAddNewTaskToReadyList+0xdc>)
 8004fe4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fe8:	601a      	str	r2, [r3, #0]
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ff2:	bf00      	nop
 8004ff4:	3708      	adds	r7, #8
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	20005d28 	.word	0x20005d28
 8005000:	20005854 	.word	0x20005854
 8005004:	20005d34 	.word	0x20005d34
 8005008:	20005d44 	.word	0x20005d44
 800500c:	20005d30 	.word	0x20005d30
 8005010:	20005858 	.word	0x20005858
 8005014:	e000ed04 	.word	0xe000ed04

08005018 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005020:	2300      	movs	r3, #0
 8005022:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d017      	beq.n	800505a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800502a:	4b13      	ldr	r3, [pc, #76]	; (8005078 <vTaskDelay+0x60>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00a      	beq.n	8005048 <vTaskDelay+0x30>
	__asm volatile
 8005032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005036:	f383 8811 	msr	BASEPRI, r3
 800503a:	f3bf 8f6f 	isb	sy
 800503e:	f3bf 8f4f 	dsb	sy
 8005042:	60bb      	str	r3, [r7, #8]
}
 8005044:	bf00      	nop
 8005046:	e7fe      	b.n	8005046 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005048:	f000 f880 	bl	800514c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800504c:	2100      	movs	r1, #0
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 fcea 	bl	8005a28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005054:	f000 f888 	bl	8005168 <xTaskResumeAll>
 8005058:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d107      	bne.n	8005070 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005060:	4b06      	ldr	r3, [pc, #24]	; (800507c <vTaskDelay+0x64>)
 8005062:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005066:	601a      	str	r2, [r3, #0]
 8005068:	f3bf 8f4f 	dsb	sy
 800506c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005070:	bf00      	nop
 8005072:	3710      	adds	r7, #16
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	20005d50 	.word	0x20005d50
 800507c:	e000ed04 	.word	0xe000ed04

08005080 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b08a      	sub	sp, #40	; 0x28
 8005084:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005086:	2300      	movs	r3, #0
 8005088:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800508a:	2300      	movs	r3, #0
 800508c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800508e:	463a      	mov	r2, r7
 8005090:	1d39      	adds	r1, r7, #4
 8005092:	f107 0308 	add.w	r3, r7, #8
 8005096:	4618      	mov	r0, r3
 8005098:	f7fe ff8e 	bl	8003fb8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800509c:	6839      	ldr	r1, [r7, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	68ba      	ldr	r2, [r7, #8]
 80050a2:	9202      	str	r2, [sp, #8]
 80050a4:	9301      	str	r3, [sp, #4]
 80050a6:	2300      	movs	r3, #0
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	2300      	movs	r3, #0
 80050ac:	460a      	mov	r2, r1
 80050ae:	4921      	ldr	r1, [pc, #132]	; (8005134 <vTaskStartScheduler+0xb4>)
 80050b0:	4821      	ldr	r0, [pc, #132]	; (8005138 <vTaskStartScheduler+0xb8>)
 80050b2:	f7ff fe0f 	bl	8004cd4 <xTaskCreateStatic>
 80050b6:	4603      	mov	r3, r0
 80050b8:	4a20      	ldr	r2, [pc, #128]	; (800513c <vTaskStartScheduler+0xbc>)
 80050ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80050bc:	4b1f      	ldr	r3, [pc, #124]	; (800513c <vTaskStartScheduler+0xbc>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d002      	beq.n	80050ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80050c4:	2301      	movs	r3, #1
 80050c6:	617b      	str	r3, [r7, #20]
 80050c8:	e001      	b.n	80050ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80050ca:	2300      	movs	r3, #0
 80050cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d102      	bne.n	80050da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80050d4:	f000 fcfc 	bl	8005ad0 <xTimerCreateTimerTask>
 80050d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d116      	bne.n	800510e <vTaskStartScheduler+0x8e>
	__asm volatile
 80050e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e4:	f383 8811 	msr	BASEPRI, r3
 80050e8:	f3bf 8f6f 	isb	sy
 80050ec:	f3bf 8f4f 	dsb	sy
 80050f0:	613b      	str	r3, [r7, #16]
}
 80050f2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80050f4:	4b12      	ldr	r3, [pc, #72]	; (8005140 <vTaskStartScheduler+0xc0>)
 80050f6:	f04f 32ff 	mov.w	r2, #4294967295
 80050fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80050fc:	4b11      	ldr	r3, [pc, #68]	; (8005144 <vTaskStartScheduler+0xc4>)
 80050fe:	2201      	movs	r2, #1
 8005100:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005102:	4b11      	ldr	r3, [pc, #68]	; (8005148 <vTaskStartScheduler+0xc8>)
 8005104:	2200      	movs	r2, #0
 8005106:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005108:	f001 f8ba 	bl	8006280 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800510c:	e00e      	b.n	800512c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005114:	d10a      	bne.n	800512c <vTaskStartScheduler+0xac>
	__asm volatile
 8005116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511a:	f383 8811 	msr	BASEPRI, r3
 800511e:	f3bf 8f6f 	isb	sy
 8005122:	f3bf 8f4f 	dsb	sy
 8005126:	60fb      	str	r3, [r7, #12]
}
 8005128:	bf00      	nop
 800512a:	e7fe      	b.n	800512a <vTaskStartScheduler+0xaa>
}
 800512c:	bf00      	nop
 800512e:	3718      	adds	r7, #24
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}
 8005134:	0800ab80 	.word	0x0800ab80
 8005138:	08005765 	.word	0x08005765
 800513c:	20005d4c 	.word	0x20005d4c
 8005140:	20005d48 	.word	0x20005d48
 8005144:	20005d34 	.word	0x20005d34
 8005148:	20005d2c 	.word	0x20005d2c

0800514c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800514c:	b480      	push	{r7}
 800514e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005150:	4b04      	ldr	r3, [pc, #16]	; (8005164 <vTaskSuspendAll+0x18>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	3301      	adds	r3, #1
 8005156:	4a03      	ldr	r2, [pc, #12]	; (8005164 <vTaskSuspendAll+0x18>)
 8005158:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800515a:	bf00      	nop
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr
 8005164:	20005d50 	.word	0x20005d50

08005168 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b084      	sub	sp, #16
 800516c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800516e:	2300      	movs	r3, #0
 8005170:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005172:	2300      	movs	r3, #0
 8005174:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005176:	4b42      	ldr	r3, [pc, #264]	; (8005280 <xTaskResumeAll+0x118>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10a      	bne.n	8005194 <xTaskResumeAll+0x2c>
	__asm volatile
 800517e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	603b      	str	r3, [r7, #0]
}
 8005190:	bf00      	nop
 8005192:	e7fe      	b.n	8005192 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005194:	f001 f916 	bl	80063c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005198:	4b39      	ldr	r3, [pc, #228]	; (8005280 <xTaskResumeAll+0x118>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	3b01      	subs	r3, #1
 800519e:	4a38      	ldr	r2, [pc, #224]	; (8005280 <xTaskResumeAll+0x118>)
 80051a0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051a2:	4b37      	ldr	r3, [pc, #220]	; (8005280 <xTaskResumeAll+0x118>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d162      	bne.n	8005270 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80051aa:	4b36      	ldr	r3, [pc, #216]	; (8005284 <xTaskResumeAll+0x11c>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d05e      	beq.n	8005270 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051b2:	e02f      	b.n	8005214 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051b4:	4b34      	ldr	r3, [pc, #208]	; (8005288 <xTaskResumeAll+0x120>)
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	3318      	adds	r3, #24
 80051c0:	4618      	mov	r0, r3
 80051c2:	f7fe ffb7 	bl	8004134 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	3304      	adds	r3, #4
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7fe ffb2 	bl	8004134 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051d4:	4b2d      	ldr	r3, [pc, #180]	; (800528c <xTaskResumeAll+0x124>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	429a      	cmp	r2, r3
 80051da:	d903      	bls.n	80051e4 <xTaskResumeAll+0x7c>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e0:	4a2a      	ldr	r2, [pc, #168]	; (800528c <xTaskResumeAll+0x124>)
 80051e2:	6013      	str	r3, [r2, #0]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051e8:	4613      	mov	r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	4413      	add	r3, r2
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	4a27      	ldr	r2, [pc, #156]	; (8005290 <xTaskResumeAll+0x128>)
 80051f2:	441a      	add	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	3304      	adds	r3, #4
 80051f8:	4619      	mov	r1, r3
 80051fa:	4610      	mov	r0, r2
 80051fc:	f7fe ff3d 	bl	800407a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005204:	4b23      	ldr	r3, [pc, #140]	; (8005294 <xTaskResumeAll+0x12c>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520a:	429a      	cmp	r2, r3
 800520c:	d302      	bcc.n	8005214 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800520e:	4b22      	ldr	r3, [pc, #136]	; (8005298 <xTaskResumeAll+0x130>)
 8005210:	2201      	movs	r2, #1
 8005212:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005214:	4b1c      	ldr	r3, [pc, #112]	; (8005288 <xTaskResumeAll+0x120>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d1cb      	bne.n	80051b4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d001      	beq.n	8005226 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005222:	f000 fb55 	bl	80058d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005226:	4b1d      	ldr	r3, [pc, #116]	; (800529c <xTaskResumeAll+0x134>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d010      	beq.n	8005254 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005232:	f000 f847 	bl	80052c4 <xTaskIncrementTick>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d002      	beq.n	8005242 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800523c:	4b16      	ldr	r3, [pc, #88]	; (8005298 <xTaskResumeAll+0x130>)
 800523e:	2201      	movs	r2, #1
 8005240:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	3b01      	subs	r3, #1
 8005246:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1f1      	bne.n	8005232 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800524e:	4b13      	ldr	r3, [pc, #76]	; (800529c <xTaskResumeAll+0x134>)
 8005250:	2200      	movs	r2, #0
 8005252:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005254:	4b10      	ldr	r3, [pc, #64]	; (8005298 <xTaskResumeAll+0x130>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d009      	beq.n	8005270 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800525c:	2301      	movs	r3, #1
 800525e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005260:	4b0f      	ldr	r3, [pc, #60]	; (80052a0 <xTaskResumeAll+0x138>)
 8005262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005266:	601a      	str	r2, [r3, #0]
 8005268:	f3bf 8f4f 	dsb	sy
 800526c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005270:	f001 f8d8 	bl	8006424 <vPortExitCritical>

	return xAlreadyYielded;
 8005274:	68bb      	ldr	r3, [r7, #8]
}
 8005276:	4618      	mov	r0, r3
 8005278:	3710      	adds	r7, #16
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	20005d50 	.word	0x20005d50
 8005284:	20005d28 	.word	0x20005d28
 8005288:	20005ce8 	.word	0x20005ce8
 800528c:	20005d30 	.word	0x20005d30
 8005290:	20005858 	.word	0x20005858
 8005294:	20005854 	.word	0x20005854
 8005298:	20005d3c 	.word	0x20005d3c
 800529c:	20005d38 	.word	0x20005d38
 80052a0:	e000ed04 	.word	0xe000ed04

080052a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80052aa:	4b05      	ldr	r3, [pc, #20]	; (80052c0 <xTaskGetTickCount+0x1c>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80052b0:	687b      	ldr	r3, [r7, #4]
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	370c      	adds	r7, #12
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	20005d2c 	.word	0x20005d2c

080052c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b086      	sub	sp, #24
 80052c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80052ca:	2300      	movs	r3, #0
 80052cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052ce:	4b4f      	ldr	r3, [pc, #316]	; (800540c <xTaskIncrementTick+0x148>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	f040 808f 	bne.w	80053f6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80052d8:	4b4d      	ldr	r3, [pc, #308]	; (8005410 <xTaskIncrementTick+0x14c>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	3301      	adds	r3, #1
 80052de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80052e0:	4a4b      	ldr	r2, [pc, #300]	; (8005410 <xTaskIncrementTick+0x14c>)
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d120      	bne.n	800532e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80052ec:	4b49      	ldr	r3, [pc, #292]	; (8005414 <xTaskIncrementTick+0x150>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00a      	beq.n	800530c <xTaskIncrementTick+0x48>
	__asm volatile
 80052f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052fa:	f383 8811 	msr	BASEPRI, r3
 80052fe:	f3bf 8f6f 	isb	sy
 8005302:	f3bf 8f4f 	dsb	sy
 8005306:	603b      	str	r3, [r7, #0]
}
 8005308:	bf00      	nop
 800530a:	e7fe      	b.n	800530a <xTaskIncrementTick+0x46>
 800530c:	4b41      	ldr	r3, [pc, #260]	; (8005414 <xTaskIncrementTick+0x150>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	60fb      	str	r3, [r7, #12]
 8005312:	4b41      	ldr	r3, [pc, #260]	; (8005418 <xTaskIncrementTick+0x154>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a3f      	ldr	r2, [pc, #252]	; (8005414 <xTaskIncrementTick+0x150>)
 8005318:	6013      	str	r3, [r2, #0]
 800531a:	4a3f      	ldr	r2, [pc, #252]	; (8005418 <xTaskIncrementTick+0x154>)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6013      	str	r3, [r2, #0]
 8005320:	4b3e      	ldr	r3, [pc, #248]	; (800541c <xTaskIncrementTick+0x158>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	3301      	adds	r3, #1
 8005326:	4a3d      	ldr	r2, [pc, #244]	; (800541c <xTaskIncrementTick+0x158>)
 8005328:	6013      	str	r3, [r2, #0]
 800532a:	f000 fad1 	bl	80058d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800532e:	4b3c      	ldr	r3, [pc, #240]	; (8005420 <xTaskIncrementTick+0x15c>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	429a      	cmp	r2, r3
 8005336:	d349      	bcc.n	80053cc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005338:	4b36      	ldr	r3, [pc, #216]	; (8005414 <xTaskIncrementTick+0x150>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d104      	bne.n	800534c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005342:	4b37      	ldr	r3, [pc, #220]	; (8005420 <xTaskIncrementTick+0x15c>)
 8005344:	f04f 32ff 	mov.w	r2, #4294967295
 8005348:	601a      	str	r2, [r3, #0]
					break;
 800534a:	e03f      	b.n	80053cc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800534c:	4b31      	ldr	r3, [pc, #196]	; (8005414 <xTaskIncrementTick+0x150>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	429a      	cmp	r2, r3
 8005362:	d203      	bcs.n	800536c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005364:	4a2e      	ldr	r2, [pc, #184]	; (8005420 <xTaskIncrementTick+0x15c>)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800536a:	e02f      	b.n	80053cc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	3304      	adds	r3, #4
 8005370:	4618      	mov	r0, r3
 8005372:	f7fe fedf 	bl	8004134 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800537a:	2b00      	cmp	r3, #0
 800537c:	d004      	beq.n	8005388 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	3318      	adds	r3, #24
 8005382:	4618      	mov	r0, r3
 8005384:	f7fe fed6 	bl	8004134 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800538c:	4b25      	ldr	r3, [pc, #148]	; (8005424 <xTaskIncrementTick+0x160>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	429a      	cmp	r2, r3
 8005392:	d903      	bls.n	800539c <xTaskIncrementTick+0xd8>
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005398:	4a22      	ldr	r2, [pc, #136]	; (8005424 <xTaskIncrementTick+0x160>)
 800539a:	6013      	str	r3, [r2, #0]
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a0:	4613      	mov	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	4a1f      	ldr	r2, [pc, #124]	; (8005428 <xTaskIncrementTick+0x164>)
 80053aa:	441a      	add	r2, r3
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	3304      	adds	r3, #4
 80053b0:	4619      	mov	r1, r3
 80053b2:	4610      	mov	r0, r2
 80053b4:	f7fe fe61 	bl	800407a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053bc:	4b1b      	ldr	r3, [pc, #108]	; (800542c <xTaskIncrementTick+0x168>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d3b8      	bcc.n	8005338 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80053c6:	2301      	movs	r3, #1
 80053c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053ca:	e7b5      	b.n	8005338 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80053cc:	4b17      	ldr	r3, [pc, #92]	; (800542c <xTaskIncrementTick+0x168>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053d2:	4915      	ldr	r1, [pc, #84]	; (8005428 <xTaskIncrementTick+0x164>)
 80053d4:	4613      	mov	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4413      	add	r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	440b      	add	r3, r1
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d901      	bls.n	80053e8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80053e4:	2301      	movs	r3, #1
 80053e6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80053e8:	4b11      	ldr	r3, [pc, #68]	; (8005430 <xTaskIncrementTick+0x16c>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d007      	beq.n	8005400 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80053f0:	2301      	movs	r3, #1
 80053f2:	617b      	str	r3, [r7, #20]
 80053f4:	e004      	b.n	8005400 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80053f6:	4b0f      	ldr	r3, [pc, #60]	; (8005434 <xTaskIncrementTick+0x170>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	3301      	adds	r3, #1
 80053fc:	4a0d      	ldr	r2, [pc, #52]	; (8005434 <xTaskIncrementTick+0x170>)
 80053fe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005400:	697b      	ldr	r3, [r7, #20]
}
 8005402:	4618      	mov	r0, r3
 8005404:	3718      	adds	r7, #24
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	20005d50 	.word	0x20005d50
 8005410:	20005d2c 	.word	0x20005d2c
 8005414:	20005ce0 	.word	0x20005ce0
 8005418:	20005ce4 	.word	0x20005ce4
 800541c:	20005d40 	.word	0x20005d40
 8005420:	20005d48 	.word	0x20005d48
 8005424:	20005d30 	.word	0x20005d30
 8005428:	20005858 	.word	0x20005858
 800542c:	20005854 	.word	0x20005854
 8005430:	20005d3c 	.word	0x20005d3c
 8005434:	20005d38 	.word	0x20005d38

08005438 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005438:	b480      	push	{r7}
 800543a:	b085      	sub	sp, #20
 800543c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800543e:	4b28      	ldr	r3, [pc, #160]	; (80054e0 <vTaskSwitchContext+0xa8>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d003      	beq.n	800544e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005446:	4b27      	ldr	r3, [pc, #156]	; (80054e4 <vTaskSwitchContext+0xac>)
 8005448:	2201      	movs	r2, #1
 800544a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800544c:	e041      	b.n	80054d2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800544e:	4b25      	ldr	r3, [pc, #148]	; (80054e4 <vTaskSwitchContext+0xac>)
 8005450:	2200      	movs	r2, #0
 8005452:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005454:	4b24      	ldr	r3, [pc, #144]	; (80054e8 <vTaskSwitchContext+0xb0>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	60fb      	str	r3, [r7, #12]
 800545a:	e010      	b.n	800547e <vTaskSwitchContext+0x46>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d10a      	bne.n	8005478 <vTaskSwitchContext+0x40>
	__asm volatile
 8005462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005466:	f383 8811 	msr	BASEPRI, r3
 800546a:	f3bf 8f6f 	isb	sy
 800546e:	f3bf 8f4f 	dsb	sy
 8005472:	607b      	str	r3, [r7, #4]
}
 8005474:	bf00      	nop
 8005476:	e7fe      	b.n	8005476 <vTaskSwitchContext+0x3e>
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	3b01      	subs	r3, #1
 800547c:	60fb      	str	r3, [r7, #12]
 800547e:	491b      	ldr	r1, [pc, #108]	; (80054ec <vTaskSwitchContext+0xb4>)
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	4613      	mov	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4413      	add	r3, r2
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	440b      	add	r3, r1
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d0e4      	beq.n	800545c <vTaskSwitchContext+0x24>
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4613      	mov	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4413      	add	r3, r2
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	4a13      	ldr	r2, [pc, #76]	; (80054ec <vTaskSwitchContext+0xb4>)
 800549e:	4413      	add	r3, r2
 80054a0:	60bb      	str	r3, [r7, #8]
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	685a      	ldr	r2, [r3, #4]
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	605a      	str	r2, [r3, #4]
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	685a      	ldr	r2, [r3, #4]
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	3308      	adds	r3, #8
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d104      	bne.n	80054c2 <vTaskSwitchContext+0x8a>
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	685a      	ldr	r2, [r3, #4]
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	605a      	str	r2, [r3, #4]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	4a09      	ldr	r2, [pc, #36]	; (80054f0 <vTaskSwitchContext+0xb8>)
 80054ca:	6013      	str	r3, [r2, #0]
 80054cc:	4a06      	ldr	r2, [pc, #24]	; (80054e8 <vTaskSwitchContext+0xb0>)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6013      	str	r3, [r2, #0]
}
 80054d2:	bf00      	nop
 80054d4:	3714      	adds	r7, #20
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	20005d50 	.word	0x20005d50
 80054e4:	20005d3c 	.word	0x20005d3c
 80054e8:	20005d30 	.word	0x20005d30
 80054ec:	20005858 	.word	0x20005858
 80054f0:	20005854 	.word	0x20005854

080054f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10a      	bne.n	800551a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005508:	f383 8811 	msr	BASEPRI, r3
 800550c:	f3bf 8f6f 	isb	sy
 8005510:	f3bf 8f4f 	dsb	sy
 8005514:	60fb      	str	r3, [r7, #12]
}
 8005516:	bf00      	nop
 8005518:	e7fe      	b.n	8005518 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800551a:	4b07      	ldr	r3, [pc, #28]	; (8005538 <vTaskPlaceOnEventList+0x44>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	3318      	adds	r3, #24
 8005520:	4619      	mov	r1, r3
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f7fe fdcd 	bl	80040c2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005528:	2101      	movs	r1, #1
 800552a:	6838      	ldr	r0, [r7, #0]
 800552c:	f000 fa7c 	bl	8005a28 <prvAddCurrentTaskToDelayedList>
}
 8005530:	bf00      	nop
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	20005854 	.word	0x20005854

0800553c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800553c:	b580      	push	{r7, lr}
 800553e:	b086      	sub	sp, #24
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d10a      	bne.n	8005564 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800554e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005552:	f383 8811 	msr	BASEPRI, r3
 8005556:	f3bf 8f6f 	isb	sy
 800555a:	f3bf 8f4f 	dsb	sy
 800555e:	617b      	str	r3, [r7, #20]
}
 8005560:	bf00      	nop
 8005562:	e7fe      	b.n	8005562 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005564:	4b0a      	ldr	r3, [pc, #40]	; (8005590 <vTaskPlaceOnEventListRestricted+0x54>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	3318      	adds	r3, #24
 800556a:	4619      	mov	r1, r3
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f7fe fd84 	bl	800407a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d002      	beq.n	800557e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005578:	f04f 33ff 	mov.w	r3, #4294967295
 800557c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800557e:	6879      	ldr	r1, [r7, #4]
 8005580:	68b8      	ldr	r0, [r7, #8]
 8005582:	f000 fa51 	bl	8005a28 <prvAddCurrentTaskToDelayedList>
	}
 8005586:	bf00      	nop
 8005588:	3718      	adds	r7, #24
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	20005854 	.word	0x20005854

08005594 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d10a      	bne.n	80055c0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80055aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ae:	f383 8811 	msr	BASEPRI, r3
 80055b2:	f3bf 8f6f 	isb	sy
 80055b6:	f3bf 8f4f 	dsb	sy
 80055ba:	60fb      	str	r3, [r7, #12]
}
 80055bc:	bf00      	nop
 80055be:	e7fe      	b.n	80055be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	3318      	adds	r3, #24
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7fe fdb5 	bl	8004134 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055ca:	4b1e      	ldr	r3, [pc, #120]	; (8005644 <xTaskRemoveFromEventList+0xb0>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d11d      	bne.n	800560e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	3304      	adds	r3, #4
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7fe fdac 	bl	8004134 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055e0:	4b19      	ldr	r3, [pc, #100]	; (8005648 <xTaskRemoveFromEventList+0xb4>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d903      	bls.n	80055f0 <xTaskRemoveFromEventList+0x5c>
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ec:	4a16      	ldr	r2, [pc, #88]	; (8005648 <xTaskRemoveFromEventList+0xb4>)
 80055ee:	6013      	str	r3, [r2, #0]
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055f4:	4613      	mov	r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	4413      	add	r3, r2
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	4a13      	ldr	r2, [pc, #76]	; (800564c <xTaskRemoveFromEventList+0xb8>)
 80055fe:	441a      	add	r2, r3
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	3304      	adds	r3, #4
 8005604:	4619      	mov	r1, r3
 8005606:	4610      	mov	r0, r2
 8005608:	f7fe fd37 	bl	800407a <vListInsertEnd>
 800560c:	e005      	b.n	800561a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	3318      	adds	r3, #24
 8005612:	4619      	mov	r1, r3
 8005614:	480e      	ldr	r0, [pc, #56]	; (8005650 <xTaskRemoveFromEventList+0xbc>)
 8005616:	f7fe fd30 	bl	800407a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800561e:	4b0d      	ldr	r3, [pc, #52]	; (8005654 <xTaskRemoveFromEventList+0xc0>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005624:	429a      	cmp	r2, r3
 8005626:	d905      	bls.n	8005634 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005628:	2301      	movs	r3, #1
 800562a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800562c:	4b0a      	ldr	r3, [pc, #40]	; (8005658 <xTaskRemoveFromEventList+0xc4>)
 800562e:	2201      	movs	r2, #1
 8005630:	601a      	str	r2, [r3, #0]
 8005632:	e001      	b.n	8005638 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005634:	2300      	movs	r3, #0
 8005636:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005638:	697b      	ldr	r3, [r7, #20]
}
 800563a:	4618      	mov	r0, r3
 800563c:	3718      	adds	r7, #24
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	20005d50 	.word	0x20005d50
 8005648:	20005d30 	.word	0x20005d30
 800564c:	20005858 	.word	0x20005858
 8005650:	20005ce8 	.word	0x20005ce8
 8005654:	20005854 	.word	0x20005854
 8005658:	20005d3c 	.word	0x20005d3c

0800565c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005664:	4b06      	ldr	r3, [pc, #24]	; (8005680 <vTaskInternalSetTimeOutState+0x24>)
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800566c:	4b05      	ldr	r3, [pc, #20]	; (8005684 <vTaskInternalSetTimeOutState+0x28>)
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	605a      	str	r2, [r3, #4]
}
 8005674:	bf00      	nop
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr
 8005680:	20005d40 	.word	0x20005d40
 8005684:	20005d2c 	.word	0x20005d2c

08005688 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b088      	sub	sp, #32
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d10a      	bne.n	80056ae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800569c:	f383 8811 	msr	BASEPRI, r3
 80056a0:	f3bf 8f6f 	isb	sy
 80056a4:	f3bf 8f4f 	dsb	sy
 80056a8:	613b      	str	r3, [r7, #16]
}
 80056aa:	bf00      	nop
 80056ac:	e7fe      	b.n	80056ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d10a      	bne.n	80056ca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80056b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b8:	f383 8811 	msr	BASEPRI, r3
 80056bc:	f3bf 8f6f 	isb	sy
 80056c0:	f3bf 8f4f 	dsb	sy
 80056c4:	60fb      	str	r3, [r7, #12]
}
 80056c6:	bf00      	nop
 80056c8:	e7fe      	b.n	80056c8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80056ca:	f000 fe7b 	bl	80063c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80056ce:	4b1d      	ldr	r3, [pc, #116]	; (8005744 <xTaskCheckForTimeOut+0xbc>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	69ba      	ldr	r2, [r7, #24]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e6:	d102      	bne.n	80056ee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80056e8:	2300      	movs	r3, #0
 80056ea:	61fb      	str	r3, [r7, #28]
 80056ec:	e023      	b.n	8005736 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	4b15      	ldr	r3, [pc, #84]	; (8005748 <xTaskCheckForTimeOut+0xc0>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d007      	beq.n	800570a <xTaskCheckForTimeOut+0x82>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	69ba      	ldr	r2, [r7, #24]
 8005700:	429a      	cmp	r2, r3
 8005702:	d302      	bcc.n	800570a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005704:	2301      	movs	r3, #1
 8005706:	61fb      	str	r3, [r7, #28]
 8005708:	e015      	b.n	8005736 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	429a      	cmp	r2, r3
 8005712:	d20b      	bcs.n	800572c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	1ad2      	subs	r2, r2, r3
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f7ff ff9b 	bl	800565c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005726:	2300      	movs	r3, #0
 8005728:	61fb      	str	r3, [r7, #28]
 800572a:	e004      	b.n	8005736 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	2200      	movs	r2, #0
 8005730:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005732:	2301      	movs	r3, #1
 8005734:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005736:	f000 fe75 	bl	8006424 <vPortExitCritical>

	return xReturn;
 800573a:	69fb      	ldr	r3, [r7, #28]
}
 800573c:	4618      	mov	r0, r3
 800573e:	3720      	adds	r7, #32
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	20005d2c 	.word	0x20005d2c
 8005748:	20005d40 	.word	0x20005d40

0800574c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005750:	4b03      	ldr	r3, [pc, #12]	; (8005760 <vTaskMissedYield+0x14>)
 8005752:	2201      	movs	r2, #1
 8005754:	601a      	str	r2, [r3, #0]
}
 8005756:	bf00      	nop
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	20005d3c 	.word	0x20005d3c

08005764 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800576c:	f000 f852 	bl	8005814 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005770:	4b06      	ldr	r3, [pc, #24]	; (800578c <prvIdleTask+0x28>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d9f9      	bls.n	800576c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005778:	4b05      	ldr	r3, [pc, #20]	; (8005790 <prvIdleTask+0x2c>)
 800577a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800577e:	601a      	str	r2, [r3, #0]
 8005780:	f3bf 8f4f 	dsb	sy
 8005784:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005788:	e7f0      	b.n	800576c <prvIdleTask+0x8>
 800578a:	bf00      	nop
 800578c:	20005858 	.word	0x20005858
 8005790:	e000ed04 	.word	0xe000ed04

08005794 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800579a:	2300      	movs	r3, #0
 800579c:	607b      	str	r3, [r7, #4]
 800579e:	e00c      	b.n	80057ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	4613      	mov	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	4a12      	ldr	r2, [pc, #72]	; (80057f4 <prvInitialiseTaskLists+0x60>)
 80057ac:	4413      	add	r3, r2
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7fe fc36 	bl	8004020 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	3301      	adds	r3, #1
 80057b8:	607b      	str	r3, [r7, #4]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2b37      	cmp	r3, #55	; 0x37
 80057be:	d9ef      	bls.n	80057a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80057c0:	480d      	ldr	r0, [pc, #52]	; (80057f8 <prvInitialiseTaskLists+0x64>)
 80057c2:	f7fe fc2d 	bl	8004020 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80057c6:	480d      	ldr	r0, [pc, #52]	; (80057fc <prvInitialiseTaskLists+0x68>)
 80057c8:	f7fe fc2a 	bl	8004020 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80057cc:	480c      	ldr	r0, [pc, #48]	; (8005800 <prvInitialiseTaskLists+0x6c>)
 80057ce:	f7fe fc27 	bl	8004020 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80057d2:	480c      	ldr	r0, [pc, #48]	; (8005804 <prvInitialiseTaskLists+0x70>)
 80057d4:	f7fe fc24 	bl	8004020 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80057d8:	480b      	ldr	r0, [pc, #44]	; (8005808 <prvInitialiseTaskLists+0x74>)
 80057da:	f7fe fc21 	bl	8004020 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80057de:	4b0b      	ldr	r3, [pc, #44]	; (800580c <prvInitialiseTaskLists+0x78>)
 80057e0:	4a05      	ldr	r2, [pc, #20]	; (80057f8 <prvInitialiseTaskLists+0x64>)
 80057e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80057e4:	4b0a      	ldr	r3, [pc, #40]	; (8005810 <prvInitialiseTaskLists+0x7c>)
 80057e6:	4a05      	ldr	r2, [pc, #20]	; (80057fc <prvInitialiseTaskLists+0x68>)
 80057e8:	601a      	str	r2, [r3, #0]
}
 80057ea:	bf00      	nop
 80057ec:	3708      	adds	r7, #8
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	20005858 	.word	0x20005858
 80057f8:	20005cb8 	.word	0x20005cb8
 80057fc:	20005ccc 	.word	0x20005ccc
 8005800:	20005ce8 	.word	0x20005ce8
 8005804:	20005cfc 	.word	0x20005cfc
 8005808:	20005d14 	.word	0x20005d14
 800580c:	20005ce0 	.word	0x20005ce0
 8005810:	20005ce4 	.word	0x20005ce4

08005814 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800581a:	e019      	b.n	8005850 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800581c:	f000 fdd2 	bl	80063c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005820:	4b10      	ldr	r3, [pc, #64]	; (8005864 <prvCheckTasksWaitingTermination+0x50>)
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3304      	adds	r3, #4
 800582c:	4618      	mov	r0, r3
 800582e:	f7fe fc81 	bl	8004134 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005832:	4b0d      	ldr	r3, [pc, #52]	; (8005868 <prvCheckTasksWaitingTermination+0x54>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3b01      	subs	r3, #1
 8005838:	4a0b      	ldr	r2, [pc, #44]	; (8005868 <prvCheckTasksWaitingTermination+0x54>)
 800583a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800583c:	4b0b      	ldr	r3, [pc, #44]	; (800586c <prvCheckTasksWaitingTermination+0x58>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	3b01      	subs	r3, #1
 8005842:	4a0a      	ldr	r2, [pc, #40]	; (800586c <prvCheckTasksWaitingTermination+0x58>)
 8005844:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005846:	f000 fded 	bl	8006424 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 f810 	bl	8005870 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005850:	4b06      	ldr	r3, [pc, #24]	; (800586c <prvCheckTasksWaitingTermination+0x58>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d1e1      	bne.n	800581c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005858:	bf00      	nop
 800585a:	bf00      	nop
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	20005cfc 	.word	0x20005cfc
 8005868:	20005d28 	.word	0x20005d28
 800586c:	20005d10 	.word	0x20005d10

08005870 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800587e:	2b00      	cmp	r3, #0
 8005880:	d108      	bne.n	8005894 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005886:	4618      	mov	r0, r3
 8005888:	f000 ff62 	bl	8006750 <vPortFree>
				vPortFree( pxTCB );
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 ff5f 	bl	8006750 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005892:	e018      	b.n	80058c6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800589a:	2b01      	cmp	r3, #1
 800589c:	d103      	bne.n	80058a6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 ff56 	bl	8006750 <vPortFree>
	}
 80058a4:	e00f      	b.n	80058c6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d00a      	beq.n	80058c6 <prvDeleteTCB+0x56>
	__asm volatile
 80058b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058b4:	f383 8811 	msr	BASEPRI, r3
 80058b8:	f3bf 8f6f 	isb	sy
 80058bc:	f3bf 8f4f 	dsb	sy
 80058c0:	60fb      	str	r3, [r7, #12]
}
 80058c2:	bf00      	nop
 80058c4:	e7fe      	b.n	80058c4 <prvDeleteTCB+0x54>
	}
 80058c6:	bf00      	nop
 80058c8:	3710      	adds	r7, #16
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
	...

080058d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058d6:	4b0c      	ldr	r3, [pc, #48]	; (8005908 <prvResetNextTaskUnblockTime+0x38>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d104      	bne.n	80058ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80058e0:	4b0a      	ldr	r3, [pc, #40]	; (800590c <prvResetNextTaskUnblockTime+0x3c>)
 80058e2:	f04f 32ff 	mov.w	r2, #4294967295
 80058e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80058e8:	e008      	b.n	80058fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058ea:	4b07      	ldr	r3, [pc, #28]	; (8005908 <prvResetNextTaskUnblockTime+0x38>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	4a04      	ldr	r2, [pc, #16]	; (800590c <prvResetNextTaskUnblockTime+0x3c>)
 80058fa:	6013      	str	r3, [r2, #0]
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr
 8005908:	20005ce0 	.word	0x20005ce0
 800590c:	20005d48 	.word	0x20005d48

08005910 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005916:	4b0b      	ldr	r3, [pc, #44]	; (8005944 <xTaskGetSchedulerState+0x34>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d102      	bne.n	8005924 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800591e:	2301      	movs	r3, #1
 8005920:	607b      	str	r3, [r7, #4]
 8005922:	e008      	b.n	8005936 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005924:	4b08      	ldr	r3, [pc, #32]	; (8005948 <xTaskGetSchedulerState+0x38>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d102      	bne.n	8005932 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800592c:	2302      	movs	r3, #2
 800592e:	607b      	str	r3, [r7, #4]
 8005930:	e001      	b.n	8005936 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005932:	2300      	movs	r3, #0
 8005934:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005936:	687b      	ldr	r3, [r7, #4]
	}
 8005938:	4618      	mov	r0, r3
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr
 8005944:	20005d34 	.word	0x20005d34
 8005948:	20005d50 	.word	0x20005d50

0800594c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800594c:	b580      	push	{r7, lr}
 800594e:	b086      	sub	sp, #24
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005958:	2300      	movs	r3, #0
 800595a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d056      	beq.n	8005a10 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005962:	4b2e      	ldr	r3, [pc, #184]	; (8005a1c <xTaskPriorityDisinherit+0xd0>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	429a      	cmp	r2, r3
 800596a:	d00a      	beq.n	8005982 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800596c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	60fb      	str	r3, [r7, #12]
}
 800597e:	bf00      	nop
 8005980:	e7fe      	b.n	8005980 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005986:	2b00      	cmp	r3, #0
 8005988:	d10a      	bne.n	80059a0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800598a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800598e:	f383 8811 	msr	BASEPRI, r3
 8005992:	f3bf 8f6f 	isb	sy
 8005996:	f3bf 8f4f 	dsb	sy
 800599a:	60bb      	str	r3, [r7, #8]
}
 800599c:	bf00      	nop
 800599e:	e7fe      	b.n	800599e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059a4:	1e5a      	subs	r2, r3, #1
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d02c      	beq.n	8005a10 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d128      	bne.n	8005a10 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	3304      	adds	r3, #4
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7fe fbb6 	bl	8004134 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059d4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059e0:	4b0f      	ldr	r3, [pc, #60]	; (8005a20 <xTaskPriorityDisinherit+0xd4>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d903      	bls.n	80059f0 <xTaskPriorityDisinherit+0xa4>
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ec:	4a0c      	ldr	r2, [pc, #48]	; (8005a20 <xTaskPriorityDisinherit+0xd4>)
 80059ee:	6013      	str	r3, [r2, #0]
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059f4:	4613      	mov	r3, r2
 80059f6:	009b      	lsls	r3, r3, #2
 80059f8:	4413      	add	r3, r2
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	4a09      	ldr	r2, [pc, #36]	; (8005a24 <xTaskPriorityDisinherit+0xd8>)
 80059fe:	441a      	add	r2, r3
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	3304      	adds	r3, #4
 8005a04:	4619      	mov	r1, r3
 8005a06:	4610      	mov	r0, r2
 8005a08:	f7fe fb37 	bl	800407a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005a10:	697b      	ldr	r3, [r7, #20]
	}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3718      	adds	r7, #24
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	20005854 	.word	0x20005854
 8005a20:	20005d30 	.word	0x20005d30
 8005a24:	20005858 	.word	0x20005858

08005a28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
 8005a30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a32:	4b21      	ldr	r3, [pc, #132]	; (8005ab8 <prvAddCurrentTaskToDelayedList+0x90>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a38:	4b20      	ldr	r3, [pc, #128]	; (8005abc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	3304      	adds	r3, #4
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7fe fb78 	bl	8004134 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a4a:	d10a      	bne.n	8005a62 <prvAddCurrentTaskToDelayedList+0x3a>
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d007      	beq.n	8005a62 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a52:	4b1a      	ldr	r3, [pc, #104]	; (8005abc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	3304      	adds	r3, #4
 8005a58:	4619      	mov	r1, r3
 8005a5a:	4819      	ldr	r0, [pc, #100]	; (8005ac0 <prvAddCurrentTaskToDelayedList+0x98>)
 8005a5c:	f7fe fb0d 	bl	800407a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005a60:	e026      	b.n	8005ab0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4413      	add	r3, r2
 8005a68:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a6a:	4b14      	ldr	r3, [pc, #80]	; (8005abc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68ba      	ldr	r2, [r7, #8]
 8005a70:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d209      	bcs.n	8005a8e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a7a:	4b12      	ldr	r3, [pc, #72]	; (8005ac4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	4b0f      	ldr	r3, [pc, #60]	; (8005abc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	3304      	adds	r3, #4
 8005a84:	4619      	mov	r1, r3
 8005a86:	4610      	mov	r0, r2
 8005a88:	f7fe fb1b 	bl	80040c2 <vListInsert>
}
 8005a8c:	e010      	b.n	8005ab0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a8e:	4b0e      	ldr	r3, [pc, #56]	; (8005ac8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	4b0a      	ldr	r3, [pc, #40]	; (8005abc <prvAddCurrentTaskToDelayedList+0x94>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	3304      	adds	r3, #4
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4610      	mov	r0, r2
 8005a9c:	f7fe fb11 	bl	80040c2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005aa0:	4b0a      	ldr	r3, [pc, #40]	; (8005acc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68ba      	ldr	r2, [r7, #8]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d202      	bcs.n	8005ab0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005aaa:	4a08      	ldr	r2, [pc, #32]	; (8005acc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	6013      	str	r3, [r2, #0]
}
 8005ab0:	bf00      	nop
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	20005d2c 	.word	0x20005d2c
 8005abc:	20005854 	.word	0x20005854
 8005ac0:	20005d14 	.word	0x20005d14
 8005ac4:	20005ce4 	.word	0x20005ce4
 8005ac8:	20005ce0 	.word	0x20005ce0
 8005acc:	20005d48 	.word	0x20005d48

08005ad0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b08a      	sub	sp, #40	; 0x28
 8005ad4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005ada:	f000 fb07 	bl	80060ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005ade:	4b1c      	ldr	r3, [pc, #112]	; (8005b50 <xTimerCreateTimerTask+0x80>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d021      	beq.n	8005b2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005aea:	2300      	movs	r3, #0
 8005aec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005aee:	1d3a      	adds	r2, r7, #4
 8005af0:	f107 0108 	add.w	r1, r7, #8
 8005af4:	f107 030c 	add.w	r3, r7, #12
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7fe fa77 	bl	8003fec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005afe:	6879      	ldr	r1, [r7, #4]
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	68fa      	ldr	r2, [r7, #12]
 8005b04:	9202      	str	r2, [sp, #8]
 8005b06:	9301      	str	r3, [sp, #4]
 8005b08:	2302      	movs	r3, #2
 8005b0a:	9300      	str	r3, [sp, #0]
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	460a      	mov	r2, r1
 8005b10:	4910      	ldr	r1, [pc, #64]	; (8005b54 <xTimerCreateTimerTask+0x84>)
 8005b12:	4811      	ldr	r0, [pc, #68]	; (8005b58 <xTimerCreateTimerTask+0x88>)
 8005b14:	f7ff f8de 	bl	8004cd4 <xTaskCreateStatic>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	4a10      	ldr	r2, [pc, #64]	; (8005b5c <xTimerCreateTimerTask+0x8c>)
 8005b1c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005b1e:	4b0f      	ldr	r3, [pc, #60]	; (8005b5c <xTimerCreateTimerTask+0x8c>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d001      	beq.n	8005b2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005b26:	2301      	movs	r3, #1
 8005b28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10a      	bne.n	8005b46 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b34:	f383 8811 	msr	BASEPRI, r3
 8005b38:	f3bf 8f6f 	isb	sy
 8005b3c:	f3bf 8f4f 	dsb	sy
 8005b40:	613b      	str	r3, [r7, #16]
}
 8005b42:	bf00      	nop
 8005b44:	e7fe      	b.n	8005b44 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005b46:	697b      	ldr	r3, [r7, #20]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3718      	adds	r7, #24
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	20005d84 	.word	0x20005d84
 8005b54:	0800ab88 	.word	0x0800ab88
 8005b58:	08005c95 	.word	0x08005c95
 8005b5c:	20005d88 	.word	0x20005d88

08005b60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b08a      	sub	sp, #40	; 0x28
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
 8005b6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d10a      	bne.n	8005b8e <xTimerGenericCommand+0x2e>
	__asm volatile
 8005b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b7c:	f383 8811 	msr	BASEPRI, r3
 8005b80:	f3bf 8f6f 	isb	sy
 8005b84:	f3bf 8f4f 	dsb	sy
 8005b88:	623b      	str	r3, [r7, #32]
}
 8005b8a:	bf00      	nop
 8005b8c:	e7fe      	b.n	8005b8c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005b8e:	4b1a      	ldr	r3, [pc, #104]	; (8005bf8 <xTimerGenericCommand+0x98>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d02a      	beq.n	8005bec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	2b05      	cmp	r3, #5
 8005ba6:	dc18      	bgt.n	8005bda <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005ba8:	f7ff feb2 	bl	8005910 <xTaskGetSchedulerState>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d109      	bne.n	8005bc6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005bb2:	4b11      	ldr	r3, [pc, #68]	; (8005bf8 <xTimerGenericCommand+0x98>)
 8005bb4:	6818      	ldr	r0, [r3, #0]
 8005bb6:	f107 0110 	add.w	r1, r7, #16
 8005bba:	2300      	movs	r3, #0
 8005bbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bbe:	f7fe fc21 	bl	8004404 <xQueueGenericSend>
 8005bc2:	6278      	str	r0, [r7, #36]	; 0x24
 8005bc4:	e012      	b.n	8005bec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005bc6:	4b0c      	ldr	r3, [pc, #48]	; (8005bf8 <xTimerGenericCommand+0x98>)
 8005bc8:	6818      	ldr	r0, [r3, #0]
 8005bca:	f107 0110 	add.w	r1, r7, #16
 8005bce:	2300      	movs	r3, #0
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f7fe fc17 	bl	8004404 <xQueueGenericSend>
 8005bd6:	6278      	str	r0, [r7, #36]	; 0x24
 8005bd8:	e008      	b.n	8005bec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005bda:	4b07      	ldr	r3, [pc, #28]	; (8005bf8 <xTimerGenericCommand+0x98>)
 8005bdc:	6818      	ldr	r0, [r3, #0]
 8005bde:	f107 0110 	add.w	r1, r7, #16
 8005be2:	2300      	movs	r3, #0
 8005be4:	683a      	ldr	r2, [r7, #0]
 8005be6:	f7fe fd0b 	bl	8004600 <xQueueGenericSendFromISR>
 8005bea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3728      	adds	r7, #40	; 0x28
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	20005d84 	.word	0x20005d84

08005bfc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b088      	sub	sp, #32
 8005c00:	af02      	add	r7, sp, #8
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c06:	4b22      	ldr	r3, [pc, #136]	; (8005c90 <prvProcessExpiredTimer+0x94>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	3304      	adds	r3, #4
 8005c14:	4618      	mov	r0, r3
 8005c16:	f7fe fa8d 	bl	8004134 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c20:	f003 0304 	and.w	r3, r3, #4
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d022      	beq.n	8005c6e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	699a      	ldr	r2, [r3, #24]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	18d1      	adds	r1, r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	683a      	ldr	r2, [r7, #0]
 8005c34:	6978      	ldr	r0, [r7, #20]
 8005c36:	f000 f8d1 	bl	8005ddc <prvInsertTimerInActiveList>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d01f      	beq.n	8005c80 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005c40:	2300      	movs	r3, #0
 8005c42:	9300      	str	r3, [sp, #0]
 8005c44:	2300      	movs	r3, #0
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	2100      	movs	r1, #0
 8005c4a:	6978      	ldr	r0, [r7, #20]
 8005c4c:	f7ff ff88 	bl	8005b60 <xTimerGenericCommand>
 8005c50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d113      	bne.n	8005c80 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c5c:	f383 8811 	msr	BASEPRI, r3
 8005c60:	f3bf 8f6f 	isb	sy
 8005c64:	f3bf 8f4f 	dsb	sy
 8005c68:	60fb      	str	r3, [r7, #12]
}
 8005c6a:	bf00      	nop
 8005c6c:	e7fe      	b.n	8005c6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c74:	f023 0301 	bic.w	r3, r3, #1
 8005c78:	b2da      	uxtb	r2, r3
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	6a1b      	ldr	r3, [r3, #32]
 8005c84:	6978      	ldr	r0, [r7, #20]
 8005c86:	4798      	blx	r3
}
 8005c88:	bf00      	nop
 8005c8a:	3718      	adds	r7, #24
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	20005d7c 	.word	0x20005d7c

08005c94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005c9c:	f107 0308 	add.w	r3, r7, #8
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f000 f857 	bl	8005d54 <prvGetNextExpireTime>
 8005ca6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	4619      	mov	r1, r3
 8005cac:	68f8      	ldr	r0, [r7, #12]
 8005cae:	f000 f803 	bl	8005cb8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005cb2:	f000 f8d5 	bl	8005e60 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005cb6:	e7f1      	b.n	8005c9c <prvTimerTask+0x8>

08005cb8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005cc2:	f7ff fa43 	bl	800514c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005cc6:	f107 0308 	add.w	r3, r7, #8
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f000 f866 	bl	8005d9c <prvSampleTimeNow>
 8005cd0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d130      	bne.n	8005d3a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10a      	bne.n	8005cf4 <prvProcessTimerOrBlockTask+0x3c>
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d806      	bhi.n	8005cf4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005ce6:	f7ff fa3f 	bl	8005168 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005cea:	68f9      	ldr	r1, [r7, #12]
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f7ff ff85 	bl	8005bfc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005cf2:	e024      	b.n	8005d3e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d008      	beq.n	8005d0c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005cfa:	4b13      	ldr	r3, [pc, #76]	; (8005d48 <prvProcessTimerOrBlockTask+0x90>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d101      	bne.n	8005d08 <prvProcessTimerOrBlockTask+0x50>
 8005d04:	2301      	movs	r3, #1
 8005d06:	e000      	b.n	8005d0a <prvProcessTimerOrBlockTask+0x52>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005d0c:	4b0f      	ldr	r3, [pc, #60]	; (8005d4c <prvProcessTimerOrBlockTask+0x94>)
 8005d0e:	6818      	ldr	r0, [r3, #0]
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	4619      	mov	r1, r3
 8005d1a:	f7fe ffa7 	bl	8004c6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005d1e:	f7ff fa23 	bl	8005168 <xTaskResumeAll>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d10a      	bne.n	8005d3e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005d28:	4b09      	ldr	r3, [pc, #36]	; (8005d50 <prvProcessTimerOrBlockTask+0x98>)
 8005d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d2e:	601a      	str	r2, [r3, #0]
 8005d30:	f3bf 8f4f 	dsb	sy
 8005d34:	f3bf 8f6f 	isb	sy
}
 8005d38:	e001      	b.n	8005d3e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005d3a:	f7ff fa15 	bl	8005168 <xTaskResumeAll>
}
 8005d3e:	bf00      	nop
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	20005d80 	.word	0x20005d80
 8005d4c:	20005d84 	.word	0x20005d84
 8005d50:	e000ed04 	.word	0xe000ed04

08005d54 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005d5c:	4b0e      	ldr	r3, [pc, #56]	; (8005d98 <prvGetNextExpireTime+0x44>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d101      	bne.n	8005d6a <prvGetNextExpireTime+0x16>
 8005d66:	2201      	movs	r2, #1
 8005d68:	e000      	b.n	8005d6c <prvGetNextExpireTime+0x18>
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d105      	bne.n	8005d84 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d78:	4b07      	ldr	r3, [pc, #28]	; (8005d98 <prvGetNextExpireTime+0x44>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	60fb      	str	r3, [r7, #12]
 8005d82:	e001      	b.n	8005d88 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005d84:	2300      	movs	r3, #0
 8005d86:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005d88:	68fb      	ldr	r3, [r7, #12]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3714      	adds	r7, #20
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	20005d7c 	.word	0x20005d7c

08005d9c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005da4:	f7ff fa7e 	bl	80052a4 <xTaskGetTickCount>
 8005da8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005daa:	4b0b      	ldr	r3, [pc, #44]	; (8005dd8 <prvSampleTimeNow+0x3c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d205      	bcs.n	8005dc0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005db4:	f000 f936 	bl	8006024 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	601a      	str	r2, [r3, #0]
 8005dbe:	e002      	b.n	8005dc6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005dc6:	4a04      	ldr	r2, [pc, #16]	; (8005dd8 <prvSampleTimeNow+0x3c>)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3710      	adds	r7, #16
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}
 8005dd6:	bf00      	nop
 8005dd8:	20005d8c 	.word	0x20005d8c

08005ddc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b086      	sub	sp, #24
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
 8005de8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005dea:	2300      	movs	r3, #0
 8005dec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d812      	bhi.n	8005e28 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	1ad2      	subs	r2, r2, r3
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	699b      	ldr	r3, [r3, #24]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d302      	bcc.n	8005e16 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005e10:	2301      	movs	r3, #1
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	e01b      	b.n	8005e4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005e16:	4b10      	ldr	r3, [pc, #64]	; (8005e58 <prvInsertTimerInActiveList+0x7c>)
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	3304      	adds	r3, #4
 8005e1e:	4619      	mov	r1, r3
 8005e20:	4610      	mov	r0, r2
 8005e22:	f7fe f94e 	bl	80040c2 <vListInsert>
 8005e26:	e012      	b.n	8005e4e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d206      	bcs.n	8005e3e <prvInsertTimerInActiveList+0x62>
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d302      	bcc.n	8005e3e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	617b      	str	r3, [r7, #20]
 8005e3c:	e007      	b.n	8005e4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005e3e:	4b07      	ldr	r3, [pc, #28]	; (8005e5c <prvInsertTimerInActiveList+0x80>)
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	3304      	adds	r3, #4
 8005e46:	4619      	mov	r1, r3
 8005e48:	4610      	mov	r0, r2
 8005e4a:	f7fe f93a 	bl	80040c2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005e4e:	697b      	ldr	r3, [r7, #20]
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3718      	adds	r7, #24
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	20005d80 	.word	0x20005d80
 8005e5c:	20005d7c 	.word	0x20005d7c

08005e60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b08e      	sub	sp, #56	; 0x38
 8005e64:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e66:	e0ca      	b.n	8005ffe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	da18      	bge.n	8005ea0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005e6e:	1d3b      	adds	r3, r7, #4
 8005e70:	3304      	adds	r3, #4
 8005e72:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10a      	bne.n	8005e90 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7e:	f383 8811 	msr	BASEPRI, r3
 8005e82:	f3bf 8f6f 	isb	sy
 8005e86:	f3bf 8f4f 	dsb	sy
 8005e8a:	61fb      	str	r3, [r7, #28]
}
 8005e8c:	bf00      	nop
 8005e8e:	e7fe      	b.n	8005e8e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e96:	6850      	ldr	r0, [r2, #4]
 8005e98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e9a:	6892      	ldr	r2, [r2, #8]
 8005e9c:	4611      	mov	r1, r2
 8005e9e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	f2c0 80aa 	blt.w	8005ffc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d004      	beq.n	8005ebe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb6:	3304      	adds	r3, #4
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f7fe f93b 	bl	8004134 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ebe:	463b      	mov	r3, r7
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f7ff ff6b 	bl	8005d9c <prvSampleTimeNow>
 8005ec6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2b09      	cmp	r3, #9
 8005ecc:	f200 8097 	bhi.w	8005ffe <prvProcessReceivedCommands+0x19e>
 8005ed0:	a201      	add	r2, pc, #4	; (adr r2, 8005ed8 <prvProcessReceivedCommands+0x78>)
 8005ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed6:	bf00      	nop
 8005ed8:	08005f01 	.word	0x08005f01
 8005edc:	08005f01 	.word	0x08005f01
 8005ee0:	08005f01 	.word	0x08005f01
 8005ee4:	08005f75 	.word	0x08005f75
 8005ee8:	08005f89 	.word	0x08005f89
 8005eec:	08005fd3 	.word	0x08005fd3
 8005ef0:	08005f01 	.word	0x08005f01
 8005ef4:	08005f01 	.word	0x08005f01
 8005ef8:	08005f75 	.word	0x08005f75
 8005efc:	08005f89 	.word	0x08005f89
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f06:	f043 0301 	orr.w	r3, r3, #1
 8005f0a:	b2da      	uxtb	r2, r3
 8005f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005f12:	68ba      	ldr	r2, [r7, #8]
 8005f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	18d1      	adds	r1, r2, r3
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f20:	f7ff ff5c 	bl	8005ddc <prvInsertTimerInActiveList>
 8005f24:	4603      	mov	r3, r0
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d069      	beq.n	8005ffe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2c:	6a1b      	ldr	r3, [r3, #32]
 8005f2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f38:	f003 0304 	and.w	r3, r3, #4
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d05e      	beq.n	8005ffe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005f40:	68ba      	ldr	r2, [r7, #8]
 8005f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f44:	699b      	ldr	r3, [r3, #24]
 8005f46:	441a      	add	r2, r3
 8005f48:	2300      	movs	r3, #0
 8005f4a:	9300      	str	r3, [sp, #0]
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	2100      	movs	r1, #0
 8005f50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f52:	f7ff fe05 	bl	8005b60 <xTimerGenericCommand>
 8005f56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d14f      	bne.n	8005ffe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	61bb      	str	r3, [r7, #24]
}
 8005f70:	bf00      	nop
 8005f72:	e7fe      	b.n	8005f72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f7a:	f023 0301 	bic.w	r3, r3, #1
 8005f7e:	b2da      	uxtb	r2, r3
 8005f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005f86:	e03a      	b.n	8005ffe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f8e:	f043 0301 	orr.w	r3, r3, #1
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005f9a:	68ba      	ldr	r2, [r7, #8]
 8005f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f9e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d10a      	bne.n	8005fbe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fac:	f383 8811 	msr	BASEPRI, r3
 8005fb0:	f3bf 8f6f 	isb	sy
 8005fb4:	f3bf 8f4f 	dsb	sy
 8005fb8:	617b      	str	r3, [r7, #20]
}
 8005fba:	bf00      	nop
 8005fbc:	e7fe      	b.n	8005fbc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc0:	699a      	ldr	r2, [r3, #24]
 8005fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc4:	18d1      	adds	r1, r2, r3
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fcc:	f7ff ff06 	bl	8005ddc <prvInsertTimerInActiveList>
					break;
 8005fd0:	e015      	b.n	8005ffe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fd8:	f003 0302 	and.w	r3, r3, #2
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d103      	bne.n	8005fe8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005fe0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fe2:	f000 fbb5 	bl	8006750 <vPortFree>
 8005fe6:	e00a      	b.n	8005ffe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fee:	f023 0301 	bic.w	r3, r3, #1
 8005ff2:	b2da      	uxtb	r2, r3
 8005ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005ffa:	e000      	b.n	8005ffe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005ffc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ffe:	4b08      	ldr	r3, [pc, #32]	; (8006020 <prvProcessReceivedCommands+0x1c0>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	1d39      	adds	r1, r7, #4
 8006004:	2200      	movs	r2, #0
 8006006:	4618      	mov	r0, r3
 8006008:	f7fe fb96 	bl	8004738 <xQueueReceive>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	f47f af2a 	bne.w	8005e68 <prvProcessReceivedCommands+0x8>
	}
}
 8006014:	bf00      	nop
 8006016:	bf00      	nop
 8006018:	3730      	adds	r7, #48	; 0x30
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	20005d84 	.word	0x20005d84

08006024 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b088      	sub	sp, #32
 8006028:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800602a:	e048      	b.n	80060be <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800602c:	4b2d      	ldr	r3, [pc, #180]	; (80060e4 <prvSwitchTimerLists+0xc0>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68db      	ldr	r3, [r3, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006036:	4b2b      	ldr	r3, [pc, #172]	; (80060e4 <prvSwitchTimerLists+0xc0>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	3304      	adds	r3, #4
 8006044:	4618      	mov	r0, r3
 8006046:	f7fe f875 	bl	8004134 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	68f8      	ldr	r0, [r7, #12]
 8006050:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006058:	f003 0304 	and.w	r3, r3, #4
 800605c:	2b00      	cmp	r3, #0
 800605e:	d02e      	beq.n	80060be <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	4413      	add	r3, r2
 8006068:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800606a:	68ba      	ldr	r2, [r7, #8]
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	429a      	cmp	r2, r3
 8006070:	d90e      	bls.n	8006090 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	68ba      	ldr	r2, [r7, #8]
 8006076:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800607e:	4b19      	ldr	r3, [pc, #100]	; (80060e4 <prvSwitchTimerLists+0xc0>)
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	3304      	adds	r3, #4
 8006086:	4619      	mov	r1, r3
 8006088:	4610      	mov	r0, r2
 800608a:	f7fe f81a 	bl	80040c2 <vListInsert>
 800608e:	e016      	b.n	80060be <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006090:	2300      	movs	r3, #0
 8006092:	9300      	str	r3, [sp, #0]
 8006094:	2300      	movs	r3, #0
 8006096:	693a      	ldr	r2, [r7, #16]
 8006098:	2100      	movs	r1, #0
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f7ff fd60 	bl	8005b60 <xTimerGenericCommand>
 80060a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d10a      	bne.n	80060be <prvSwitchTimerLists+0x9a>
	__asm volatile
 80060a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ac:	f383 8811 	msr	BASEPRI, r3
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	603b      	str	r3, [r7, #0]
}
 80060ba:	bf00      	nop
 80060bc:	e7fe      	b.n	80060bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060be:	4b09      	ldr	r3, [pc, #36]	; (80060e4 <prvSwitchTimerLists+0xc0>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1b1      	bne.n	800602c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80060c8:	4b06      	ldr	r3, [pc, #24]	; (80060e4 <prvSwitchTimerLists+0xc0>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80060ce:	4b06      	ldr	r3, [pc, #24]	; (80060e8 <prvSwitchTimerLists+0xc4>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a04      	ldr	r2, [pc, #16]	; (80060e4 <prvSwitchTimerLists+0xc0>)
 80060d4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80060d6:	4a04      	ldr	r2, [pc, #16]	; (80060e8 <prvSwitchTimerLists+0xc4>)
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	6013      	str	r3, [r2, #0]
}
 80060dc:	bf00      	nop
 80060de:	3718      	adds	r7, #24
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	20005d7c 	.word	0x20005d7c
 80060e8:	20005d80 	.word	0x20005d80

080060ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b082      	sub	sp, #8
 80060f0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80060f2:	f000 f967 	bl	80063c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80060f6:	4b15      	ldr	r3, [pc, #84]	; (800614c <prvCheckForValidListAndQueue+0x60>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d120      	bne.n	8006140 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80060fe:	4814      	ldr	r0, [pc, #80]	; (8006150 <prvCheckForValidListAndQueue+0x64>)
 8006100:	f7fd ff8e 	bl	8004020 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006104:	4813      	ldr	r0, [pc, #76]	; (8006154 <prvCheckForValidListAndQueue+0x68>)
 8006106:	f7fd ff8b 	bl	8004020 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800610a:	4b13      	ldr	r3, [pc, #76]	; (8006158 <prvCheckForValidListAndQueue+0x6c>)
 800610c:	4a10      	ldr	r2, [pc, #64]	; (8006150 <prvCheckForValidListAndQueue+0x64>)
 800610e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006110:	4b12      	ldr	r3, [pc, #72]	; (800615c <prvCheckForValidListAndQueue+0x70>)
 8006112:	4a10      	ldr	r2, [pc, #64]	; (8006154 <prvCheckForValidListAndQueue+0x68>)
 8006114:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006116:	2300      	movs	r3, #0
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	4b11      	ldr	r3, [pc, #68]	; (8006160 <prvCheckForValidListAndQueue+0x74>)
 800611c:	4a11      	ldr	r2, [pc, #68]	; (8006164 <prvCheckForValidListAndQueue+0x78>)
 800611e:	2110      	movs	r1, #16
 8006120:	200a      	movs	r0, #10
 8006122:	f7fe f899 	bl	8004258 <xQueueGenericCreateStatic>
 8006126:	4603      	mov	r3, r0
 8006128:	4a08      	ldr	r2, [pc, #32]	; (800614c <prvCheckForValidListAndQueue+0x60>)
 800612a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800612c:	4b07      	ldr	r3, [pc, #28]	; (800614c <prvCheckForValidListAndQueue+0x60>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d005      	beq.n	8006140 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006134:	4b05      	ldr	r3, [pc, #20]	; (800614c <prvCheckForValidListAndQueue+0x60>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	490b      	ldr	r1, [pc, #44]	; (8006168 <prvCheckForValidListAndQueue+0x7c>)
 800613a:	4618      	mov	r0, r3
 800613c:	f7fe fd6c 	bl	8004c18 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006140:	f000 f970 	bl	8006424 <vPortExitCritical>
}
 8006144:	bf00      	nop
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}
 800614a:	bf00      	nop
 800614c:	20005d84 	.word	0x20005d84
 8006150:	20005d54 	.word	0x20005d54
 8006154:	20005d68 	.word	0x20005d68
 8006158:	20005d7c 	.word	0x20005d7c
 800615c:	20005d80 	.word	0x20005d80
 8006160:	20005e30 	.word	0x20005e30
 8006164:	20005d90 	.word	0x20005d90
 8006168:	0800ab90 	.word	0x0800ab90

0800616c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800616c:	b480      	push	{r7}
 800616e:	b085      	sub	sp, #20
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	3b04      	subs	r3, #4
 800617c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006184:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	3b04      	subs	r3, #4
 800618a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	f023 0201 	bic.w	r2, r3, #1
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	3b04      	subs	r3, #4
 800619a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800619c:	4a0c      	ldr	r2, [pc, #48]	; (80061d0 <pxPortInitialiseStack+0x64>)
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	3b14      	subs	r3, #20
 80061a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	3b04      	subs	r3, #4
 80061b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f06f 0202 	mvn.w	r2, #2
 80061ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	3b20      	subs	r3, #32
 80061c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80061c2:	68fb      	ldr	r3, [r7, #12]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3714      	adds	r7, #20
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr
 80061d0:	080061d5 	.word	0x080061d5

080061d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80061d4:	b480      	push	{r7}
 80061d6:	b085      	sub	sp, #20
 80061d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80061da:	2300      	movs	r3, #0
 80061dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80061de:	4b12      	ldr	r3, [pc, #72]	; (8006228 <prvTaskExitError+0x54>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e6:	d00a      	beq.n	80061fe <prvTaskExitError+0x2a>
	__asm volatile
 80061e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ec:	f383 8811 	msr	BASEPRI, r3
 80061f0:	f3bf 8f6f 	isb	sy
 80061f4:	f3bf 8f4f 	dsb	sy
 80061f8:	60fb      	str	r3, [r7, #12]
}
 80061fa:	bf00      	nop
 80061fc:	e7fe      	b.n	80061fc <prvTaskExitError+0x28>
	__asm volatile
 80061fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006202:	f383 8811 	msr	BASEPRI, r3
 8006206:	f3bf 8f6f 	isb	sy
 800620a:	f3bf 8f4f 	dsb	sy
 800620e:	60bb      	str	r3, [r7, #8]
}
 8006210:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006212:	bf00      	nop
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d0fc      	beq.n	8006214 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800621a:	bf00      	nop
 800621c:	bf00      	nop
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	2000001c 	.word	0x2000001c
 800622c:	00000000 	.word	0x00000000

08006230 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006230:	4b07      	ldr	r3, [pc, #28]	; (8006250 <pxCurrentTCBConst2>)
 8006232:	6819      	ldr	r1, [r3, #0]
 8006234:	6808      	ldr	r0, [r1, #0]
 8006236:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800623a:	f380 8809 	msr	PSP, r0
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	f04f 0000 	mov.w	r0, #0
 8006246:	f380 8811 	msr	BASEPRI, r0
 800624a:	4770      	bx	lr
 800624c:	f3af 8000 	nop.w

08006250 <pxCurrentTCBConst2>:
 8006250:	20005854 	.word	0x20005854
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006254:	bf00      	nop
 8006256:	bf00      	nop

08006258 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006258:	4808      	ldr	r0, [pc, #32]	; (800627c <prvPortStartFirstTask+0x24>)
 800625a:	6800      	ldr	r0, [r0, #0]
 800625c:	6800      	ldr	r0, [r0, #0]
 800625e:	f380 8808 	msr	MSP, r0
 8006262:	f04f 0000 	mov.w	r0, #0
 8006266:	f380 8814 	msr	CONTROL, r0
 800626a:	b662      	cpsie	i
 800626c:	b661      	cpsie	f
 800626e:	f3bf 8f4f 	dsb	sy
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	df00      	svc	0
 8006278:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800627a:	bf00      	nop
 800627c:	e000ed08 	.word	0xe000ed08

08006280 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b086      	sub	sp, #24
 8006284:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006286:	4b46      	ldr	r3, [pc, #280]	; (80063a0 <xPortStartScheduler+0x120>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a46      	ldr	r2, [pc, #280]	; (80063a4 <xPortStartScheduler+0x124>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d10a      	bne.n	80062a6 <xPortStartScheduler+0x26>
	__asm volatile
 8006290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	613b      	str	r3, [r7, #16]
}
 80062a2:	bf00      	nop
 80062a4:	e7fe      	b.n	80062a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80062a6:	4b3e      	ldr	r3, [pc, #248]	; (80063a0 <xPortStartScheduler+0x120>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a3f      	ldr	r2, [pc, #252]	; (80063a8 <xPortStartScheduler+0x128>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d10a      	bne.n	80062c6 <xPortStartScheduler+0x46>
	__asm volatile
 80062b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b4:	f383 8811 	msr	BASEPRI, r3
 80062b8:	f3bf 8f6f 	isb	sy
 80062bc:	f3bf 8f4f 	dsb	sy
 80062c0:	60fb      	str	r3, [r7, #12]
}
 80062c2:	bf00      	nop
 80062c4:	e7fe      	b.n	80062c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80062c6:	4b39      	ldr	r3, [pc, #228]	; (80063ac <xPortStartScheduler+0x12c>)
 80062c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	22ff      	movs	r2, #255	; 0xff
 80062d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80062e0:	78fb      	ldrb	r3, [r7, #3]
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80062e8:	b2da      	uxtb	r2, r3
 80062ea:	4b31      	ldr	r3, [pc, #196]	; (80063b0 <xPortStartScheduler+0x130>)
 80062ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80062ee:	4b31      	ldr	r3, [pc, #196]	; (80063b4 <xPortStartScheduler+0x134>)
 80062f0:	2207      	movs	r2, #7
 80062f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80062f4:	e009      	b.n	800630a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80062f6:	4b2f      	ldr	r3, [pc, #188]	; (80063b4 <xPortStartScheduler+0x134>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	3b01      	subs	r3, #1
 80062fc:	4a2d      	ldr	r2, [pc, #180]	; (80063b4 <xPortStartScheduler+0x134>)
 80062fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006300:	78fb      	ldrb	r3, [r7, #3]
 8006302:	b2db      	uxtb	r3, r3
 8006304:	005b      	lsls	r3, r3, #1
 8006306:	b2db      	uxtb	r3, r3
 8006308:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800630a:	78fb      	ldrb	r3, [r7, #3]
 800630c:	b2db      	uxtb	r3, r3
 800630e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006312:	2b80      	cmp	r3, #128	; 0x80
 8006314:	d0ef      	beq.n	80062f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006316:	4b27      	ldr	r3, [pc, #156]	; (80063b4 <xPortStartScheduler+0x134>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f1c3 0307 	rsb	r3, r3, #7
 800631e:	2b04      	cmp	r3, #4
 8006320:	d00a      	beq.n	8006338 <xPortStartScheduler+0xb8>
	__asm volatile
 8006322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006326:	f383 8811 	msr	BASEPRI, r3
 800632a:	f3bf 8f6f 	isb	sy
 800632e:	f3bf 8f4f 	dsb	sy
 8006332:	60bb      	str	r3, [r7, #8]
}
 8006334:	bf00      	nop
 8006336:	e7fe      	b.n	8006336 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006338:	4b1e      	ldr	r3, [pc, #120]	; (80063b4 <xPortStartScheduler+0x134>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	021b      	lsls	r3, r3, #8
 800633e:	4a1d      	ldr	r2, [pc, #116]	; (80063b4 <xPortStartScheduler+0x134>)
 8006340:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006342:	4b1c      	ldr	r3, [pc, #112]	; (80063b4 <xPortStartScheduler+0x134>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800634a:	4a1a      	ldr	r2, [pc, #104]	; (80063b4 <xPortStartScheduler+0x134>)
 800634c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	b2da      	uxtb	r2, r3
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006356:	4b18      	ldr	r3, [pc, #96]	; (80063b8 <xPortStartScheduler+0x138>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a17      	ldr	r2, [pc, #92]	; (80063b8 <xPortStartScheduler+0x138>)
 800635c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006360:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006362:	4b15      	ldr	r3, [pc, #84]	; (80063b8 <xPortStartScheduler+0x138>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a14      	ldr	r2, [pc, #80]	; (80063b8 <xPortStartScheduler+0x138>)
 8006368:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800636c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800636e:	f000 f8dd 	bl	800652c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006372:	4b12      	ldr	r3, [pc, #72]	; (80063bc <xPortStartScheduler+0x13c>)
 8006374:	2200      	movs	r2, #0
 8006376:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006378:	f000 f8fc 	bl	8006574 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800637c:	4b10      	ldr	r3, [pc, #64]	; (80063c0 <xPortStartScheduler+0x140>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a0f      	ldr	r2, [pc, #60]	; (80063c0 <xPortStartScheduler+0x140>)
 8006382:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006386:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006388:	f7ff ff66 	bl	8006258 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800638c:	f7ff f854 	bl	8005438 <vTaskSwitchContext>
	prvTaskExitError();
 8006390:	f7ff ff20 	bl	80061d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006394:	2300      	movs	r3, #0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3718      	adds	r7, #24
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	e000ed00 	.word	0xe000ed00
 80063a4:	410fc271 	.word	0x410fc271
 80063a8:	410fc270 	.word	0x410fc270
 80063ac:	e000e400 	.word	0xe000e400
 80063b0:	20005e80 	.word	0x20005e80
 80063b4:	20005e84 	.word	0x20005e84
 80063b8:	e000ed20 	.word	0xe000ed20
 80063bc:	2000001c 	.word	0x2000001c
 80063c0:	e000ef34 	.word	0xe000ef34

080063c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80063c4:	b480      	push	{r7}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af00      	add	r7, sp, #0
	__asm volatile
 80063ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ce:	f383 8811 	msr	BASEPRI, r3
 80063d2:	f3bf 8f6f 	isb	sy
 80063d6:	f3bf 8f4f 	dsb	sy
 80063da:	607b      	str	r3, [r7, #4]
}
 80063dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80063de:	4b0f      	ldr	r3, [pc, #60]	; (800641c <vPortEnterCritical+0x58>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	3301      	adds	r3, #1
 80063e4:	4a0d      	ldr	r2, [pc, #52]	; (800641c <vPortEnterCritical+0x58>)
 80063e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80063e8:	4b0c      	ldr	r3, [pc, #48]	; (800641c <vPortEnterCritical+0x58>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d10f      	bne.n	8006410 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80063f0:	4b0b      	ldr	r3, [pc, #44]	; (8006420 <vPortEnterCritical+0x5c>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00a      	beq.n	8006410 <vPortEnterCritical+0x4c>
	__asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	603b      	str	r3, [r7, #0]
}
 800640c:	bf00      	nop
 800640e:	e7fe      	b.n	800640e <vPortEnterCritical+0x4a>
	}
}
 8006410:	bf00      	nop
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr
 800641c:	2000001c 	.word	0x2000001c
 8006420:	e000ed04 	.word	0xe000ed04

08006424 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800642a:	4b12      	ldr	r3, [pc, #72]	; (8006474 <vPortExitCritical+0x50>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d10a      	bne.n	8006448 <vPortExitCritical+0x24>
	__asm volatile
 8006432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006436:	f383 8811 	msr	BASEPRI, r3
 800643a:	f3bf 8f6f 	isb	sy
 800643e:	f3bf 8f4f 	dsb	sy
 8006442:	607b      	str	r3, [r7, #4]
}
 8006444:	bf00      	nop
 8006446:	e7fe      	b.n	8006446 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006448:	4b0a      	ldr	r3, [pc, #40]	; (8006474 <vPortExitCritical+0x50>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	3b01      	subs	r3, #1
 800644e:	4a09      	ldr	r2, [pc, #36]	; (8006474 <vPortExitCritical+0x50>)
 8006450:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006452:	4b08      	ldr	r3, [pc, #32]	; (8006474 <vPortExitCritical+0x50>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d105      	bne.n	8006466 <vPortExitCritical+0x42>
 800645a:	2300      	movs	r3, #0
 800645c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	f383 8811 	msr	BASEPRI, r3
}
 8006464:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006466:	bf00      	nop
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	2000001c 	.word	0x2000001c
	...

08006480 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006480:	f3ef 8009 	mrs	r0, PSP
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	4b15      	ldr	r3, [pc, #84]	; (80064e0 <pxCurrentTCBConst>)
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	f01e 0f10 	tst.w	lr, #16
 8006490:	bf08      	it	eq
 8006492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800649a:	6010      	str	r0, [r2, #0]
 800649c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80064a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80064a4:	f380 8811 	msr	BASEPRI, r0
 80064a8:	f3bf 8f4f 	dsb	sy
 80064ac:	f3bf 8f6f 	isb	sy
 80064b0:	f7fe ffc2 	bl	8005438 <vTaskSwitchContext>
 80064b4:	f04f 0000 	mov.w	r0, #0
 80064b8:	f380 8811 	msr	BASEPRI, r0
 80064bc:	bc09      	pop	{r0, r3}
 80064be:	6819      	ldr	r1, [r3, #0]
 80064c0:	6808      	ldr	r0, [r1, #0]
 80064c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c6:	f01e 0f10 	tst.w	lr, #16
 80064ca:	bf08      	it	eq
 80064cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80064d0:	f380 8809 	msr	PSP, r0
 80064d4:	f3bf 8f6f 	isb	sy
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	f3af 8000 	nop.w

080064e0 <pxCurrentTCBConst>:
 80064e0:	20005854 	.word	0x20005854
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80064e4:	bf00      	nop
 80064e6:	bf00      	nop

080064e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
	__asm volatile
 80064ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064f2:	f383 8811 	msr	BASEPRI, r3
 80064f6:	f3bf 8f6f 	isb	sy
 80064fa:	f3bf 8f4f 	dsb	sy
 80064fe:	607b      	str	r3, [r7, #4]
}
 8006500:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006502:	f7fe fedf 	bl	80052c4 <xTaskIncrementTick>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d003      	beq.n	8006514 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800650c:	4b06      	ldr	r3, [pc, #24]	; (8006528 <xPortSysTickHandler+0x40>)
 800650e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006512:	601a      	str	r2, [r3, #0]
 8006514:	2300      	movs	r3, #0
 8006516:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	f383 8811 	msr	BASEPRI, r3
}
 800651e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006520:	bf00      	nop
 8006522:	3708      	adds	r7, #8
 8006524:	46bd      	mov	sp, r7
 8006526:	bd80      	pop	{r7, pc}
 8006528:	e000ed04 	.word	0xe000ed04

0800652c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800652c:	b480      	push	{r7}
 800652e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006530:	4b0b      	ldr	r3, [pc, #44]	; (8006560 <vPortSetupTimerInterrupt+0x34>)
 8006532:	2200      	movs	r2, #0
 8006534:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006536:	4b0b      	ldr	r3, [pc, #44]	; (8006564 <vPortSetupTimerInterrupt+0x38>)
 8006538:	2200      	movs	r2, #0
 800653a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800653c:	4b0a      	ldr	r3, [pc, #40]	; (8006568 <vPortSetupTimerInterrupt+0x3c>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a0a      	ldr	r2, [pc, #40]	; (800656c <vPortSetupTimerInterrupt+0x40>)
 8006542:	fba2 2303 	umull	r2, r3, r2, r3
 8006546:	099b      	lsrs	r3, r3, #6
 8006548:	4a09      	ldr	r2, [pc, #36]	; (8006570 <vPortSetupTimerInterrupt+0x44>)
 800654a:	3b01      	subs	r3, #1
 800654c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800654e:	4b04      	ldr	r3, [pc, #16]	; (8006560 <vPortSetupTimerInterrupt+0x34>)
 8006550:	2207      	movs	r2, #7
 8006552:	601a      	str	r2, [r3, #0]
}
 8006554:	bf00      	nop
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	e000e010 	.word	0xe000e010
 8006564:	e000e018 	.word	0xe000e018
 8006568:	20000000 	.word	0x20000000
 800656c:	10624dd3 	.word	0x10624dd3
 8006570:	e000e014 	.word	0xe000e014

08006574 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006574:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006584 <vPortEnableVFP+0x10>
 8006578:	6801      	ldr	r1, [r0, #0]
 800657a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800657e:	6001      	str	r1, [r0, #0]
 8006580:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006582:	bf00      	nop
 8006584:	e000ed88 	.word	0xe000ed88

08006588 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006588:	b480      	push	{r7}
 800658a:	b085      	sub	sp, #20
 800658c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800658e:	f3ef 8305 	mrs	r3, IPSR
 8006592:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2b0f      	cmp	r3, #15
 8006598:	d914      	bls.n	80065c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800659a:	4a17      	ldr	r2, [pc, #92]	; (80065f8 <vPortValidateInterruptPriority+0x70>)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	4413      	add	r3, r2
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80065a4:	4b15      	ldr	r3, [pc, #84]	; (80065fc <vPortValidateInterruptPriority+0x74>)
 80065a6:	781b      	ldrb	r3, [r3, #0]
 80065a8:	7afa      	ldrb	r2, [r7, #11]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d20a      	bcs.n	80065c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80065ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b2:	f383 8811 	msr	BASEPRI, r3
 80065b6:	f3bf 8f6f 	isb	sy
 80065ba:	f3bf 8f4f 	dsb	sy
 80065be:	607b      	str	r3, [r7, #4]
}
 80065c0:	bf00      	nop
 80065c2:	e7fe      	b.n	80065c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80065c4:	4b0e      	ldr	r3, [pc, #56]	; (8006600 <vPortValidateInterruptPriority+0x78>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80065cc:	4b0d      	ldr	r3, [pc, #52]	; (8006604 <vPortValidateInterruptPriority+0x7c>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d90a      	bls.n	80065ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80065d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065d8:	f383 8811 	msr	BASEPRI, r3
 80065dc:	f3bf 8f6f 	isb	sy
 80065e0:	f3bf 8f4f 	dsb	sy
 80065e4:	603b      	str	r3, [r7, #0]
}
 80065e6:	bf00      	nop
 80065e8:	e7fe      	b.n	80065e8 <vPortValidateInterruptPriority+0x60>
	}
 80065ea:	bf00      	nop
 80065ec:	3714      	adds	r7, #20
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	e000e3f0 	.word	0xe000e3f0
 80065fc:	20005e80 	.word	0x20005e80
 8006600:	e000ed0c 	.word	0xe000ed0c
 8006604:	20005e84 	.word	0x20005e84

08006608 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b088      	sub	sp, #32
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006610:	2300      	movs	r3, #0
 8006612:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 8006614:	4b48      	ldr	r3, [pc, #288]	; (8006738 <pvPortMalloc+0x130>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d10a      	bne.n	8006632 <pvPortMalloc+0x2a>
	__asm volatile
 800661c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006620:	f383 8811 	msr	BASEPRI, r3
 8006624:	f3bf 8f6f 	isb	sy
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	60fb      	str	r3, [r7, #12]
}
 800662e:	bf00      	nop
 8006630:	e7fe      	b.n	8006630 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 8006632:	f7fe fd8b 	bl	800514c <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006636:	4b41      	ldr	r3, [pc, #260]	; (800673c <pvPortMalloc+0x134>)
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4013      	ands	r3, r2
 800663e:	2b00      	cmp	r3, #0
 8006640:	d172      	bne.n	8006728 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d00d      	beq.n	8006664 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 8006648:	2208      	movs	r2, #8
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4413      	add	r3, r2
 800664e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f003 0307 	and.w	r3, r3, #7
 8006656:	2b00      	cmp	r3, #0
 8006658:	d004      	beq.n	8006664 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f023 0307 	bic.w	r3, r3, #7
 8006660:	3308      	adds	r3, #8
 8006662:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d05e      	beq.n	8006728 <pvPortMalloc+0x120>
 800666a:	4b35      	ldr	r3, [pc, #212]	; (8006740 <pvPortMalloc+0x138>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	429a      	cmp	r2, r3
 8006672:	d859      	bhi.n	8006728 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006674:	4b33      	ldr	r3, [pc, #204]	; (8006744 <pvPortMalloc+0x13c>)
 8006676:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 8006678:	4b32      	ldr	r3, [pc, #200]	; (8006744 <pvPortMalloc+0x13c>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800667e:	e004      	b.n	800668a <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	429a      	cmp	r2, r3
 8006692:	d903      	bls.n	800669c <pvPortMalloc+0x94>
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d1f1      	bne.n	8006680 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800669c:	4b26      	ldr	r3, [pc, #152]	; (8006738 <pvPortMalloc+0x130>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	69fa      	ldr	r2, [r7, #28]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d040      	beq.n	8006728 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2208      	movs	r2, #8
 80066ac:	4413      	add	r3, r2
 80066ae:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	685a      	ldr	r2, [r3, #4]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	1ad2      	subs	r2, r2, r3
 80066c0:	2308      	movs	r3, #8
 80066c2:	005b      	lsls	r3, r3, #1
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d90f      	bls.n	80066e8 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80066c8:	69fa      	ldr	r2, [r7, #28]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4413      	add	r3, r2
 80066ce:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80066d0:	69fb      	ldr	r3, [r7, #28]
 80066d2:	685a      	ldr	r2, [r3, #4]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	1ad2      	subs	r2, r2, r3
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 80066e2:	6938      	ldr	r0, [r7, #16]
 80066e4:	f000 f896 	bl	8006814 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80066e8:	4b15      	ldr	r3, [pc, #84]	; (8006740 <pvPortMalloc+0x138>)
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	4a13      	ldr	r2, [pc, #76]	; (8006740 <pvPortMalloc+0x138>)
 80066f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80066f6:	4b12      	ldr	r3, [pc, #72]	; (8006740 <pvPortMalloc+0x138>)
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	4b13      	ldr	r3, [pc, #76]	; (8006748 <pvPortMalloc+0x140>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	429a      	cmp	r2, r3
 8006700:	d203      	bcs.n	800670a <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006702:	4b0f      	ldr	r3, [pc, #60]	; (8006740 <pvPortMalloc+0x138>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a10      	ldr	r2, [pc, #64]	; (8006748 <pvPortMalloc+0x140>)
 8006708:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	685a      	ldr	r2, [r3, #4]
 800670e:	4b0b      	ldr	r3, [pc, #44]	; (800673c <pvPortMalloc+0x134>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	431a      	orrs	r2, r3
 8006714:	69fb      	ldr	r3, [r7, #28]
 8006716:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	2200      	movs	r2, #0
 800671c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800671e:	4b0b      	ldr	r3, [pc, #44]	; (800674c <pvPortMalloc+0x144>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	3301      	adds	r3, #1
 8006724:	4a09      	ldr	r2, [pc, #36]	; (800674c <pvPortMalloc+0x144>)
 8006726:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006728:	f7fe fd1e 	bl	8005168 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800672c:	697b      	ldr	r3, [r7, #20]
}
 800672e:	4618      	mov	r0, r3
 8006730:	3720      	adds	r7, #32
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	20005e90 	.word	0x20005e90
 800673c:	20005ea4 	.word	0x20005ea4
 8006740:	20005e94 	.word	0x20005e94
 8006744:	20005e88 	.word	0x20005e88
 8006748:	20005e98 	.word	0x20005e98
 800674c:	20005e9c 	.word	0x20005e9c

08006750 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b086      	sub	sp, #24
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d04d      	beq.n	80067fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006762:	2308      	movs	r3, #8
 8006764:	425b      	negs	r3, r3
 8006766:	697a      	ldr	r2, [r7, #20]
 8006768:	4413      	add	r3, r2
 800676a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	685a      	ldr	r2, [r3, #4]
 8006774:	4b24      	ldr	r3, [pc, #144]	; (8006808 <vPortFree+0xb8>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4013      	ands	r3, r2
 800677a:	2b00      	cmp	r3, #0
 800677c:	d10a      	bne.n	8006794 <vPortFree+0x44>
	__asm volatile
 800677e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006782:	f383 8811 	msr	BASEPRI, r3
 8006786:	f3bf 8f6f 	isb	sy
 800678a:	f3bf 8f4f 	dsb	sy
 800678e:	60fb      	str	r3, [r7, #12]
}
 8006790:	bf00      	nop
 8006792:	e7fe      	b.n	8006792 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d00a      	beq.n	80067b2 <vPortFree+0x62>
	__asm volatile
 800679c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a0:	f383 8811 	msr	BASEPRI, r3
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	f3bf 8f4f 	dsb	sy
 80067ac:	60bb      	str	r3, [r7, #8]
}
 80067ae:	bf00      	nop
 80067b0:	e7fe      	b.n	80067b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	685a      	ldr	r2, [r3, #4]
 80067b6:	4b14      	ldr	r3, [pc, #80]	; (8006808 <vPortFree+0xb8>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4013      	ands	r3, r2
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d01e      	beq.n	80067fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d11a      	bne.n	80067fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	685a      	ldr	r2, [r3, #4]
 80067cc:	4b0e      	ldr	r3, [pc, #56]	; (8006808 <vPortFree+0xb8>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	43db      	mvns	r3, r3
 80067d2:	401a      	ands	r2, r3
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80067d8:	f7fe fcb8 	bl	800514c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	685a      	ldr	r2, [r3, #4]
 80067e0:	4b0a      	ldr	r3, [pc, #40]	; (800680c <vPortFree+0xbc>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4413      	add	r3, r2
 80067e6:	4a09      	ldr	r2, [pc, #36]	; (800680c <vPortFree+0xbc>)
 80067e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80067ea:	6938      	ldr	r0, [r7, #16]
 80067ec:	f000 f812 	bl	8006814 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80067f0:	4b07      	ldr	r3, [pc, #28]	; (8006810 <vPortFree+0xc0>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	3301      	adds	r3, #1
 80067f6:	4a06      	ldr	r2, [pc, #24]	; (8006810 <vPortFree+0xc0>)
 80067f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80067fa:	f7fe fcb5 	bl	8005168 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80067fe:	bf00      	nop
 8006800:	3718      	adds	r7, #24
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
 8006806:	bf00      	nop
 8006808:	20005ea4 	.word	0x20005ea4
 800680c:	20005e94 	.word	0x20005e94
 8006810:	20005ea0 	.word	0x20005ea0

08006814 <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800681c:	4b28      	ldr	r3, [pc, #160]	; (80068c0 <prvInsertBlockIntoFreeList+0xac>)
 800681e:	60fb      	str	r3, [r7, #12]
 8006820:	e002      	b.n	8006828 <prvInsertBlockIntoFreeList+0x14>
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	60fb      	str	r3, [r7, #12]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	429a      	cmp	r2, r3
 8006830:	d8f7      	bhi.n	8006822 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	4413      	add	r3, r2
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	429a      	cmp	r2, r3
 8006842:	d108      	bne.n	8006856 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	441a      	add	r2, r3
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	441a      	add	r2, r3
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	429a      	cmp	r2, r3
 8006868:	d118      	bne.n	800689c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	4b15      	ldr	r3, [pc, #84]	; (80068c4 <prvInsertBlockIntoFreeList+0xb0>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	429a      	cmp	r2, r3
 8006874:	d00d      	beq.n	8006892 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685a      	ldr	r2, [r3, #4]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	441a      	add	r2, r3
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	601a      	str	r2, [r3, #0]
 8006890:	e008      	b.n	80068a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006892:	4b0c      	ldr	r3, [pc, #48]	; (80068c4 <prvInsertBlockIntoFreeList+0xb0>)
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	601a      	str	r2, [r3, #0]
 800689a:	e003      	b.n	80068a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80068a4:	68fa      	ldr	r2, [r7, #12]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d002      	beq.n	80068b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068b2:	bf00      	nop
 80068b4:	3714      	adds	r7, #20
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	20005e88 	.word	0x20005e88
 80068c4:	20005e90 	.word	0x20005e90

080068c8 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 80068c8:	b480      	push	{r7}
 80068ca:	b08f      	sub	sp, #60	; 0x3c
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 80068d0:	2300      	movs	r3, #0
 80068d2:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 80068d4:	2300      	movs	r3, #0
 80068d6:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 80068d8:	2300      	movs	r3, #0
 80068da:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 80068dc:	4b5a      	ldr	r3, [pc, #360]	; (8006a48 <vPortDefineHeapRegions+0x180>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d00a      	beq.n	80068fa <vPortDefineHeapRegions+0x32>
	__asm volatile
 80068e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e8:	f383 8811 	msr	BASEPRI, r3
 80068ec:	f3bf 8f6f 	isb	sy
 80068f0:	f3bf 8f4f 	dsb	sy
 80068f4:	617b      	str	r3, [r7, #20]
}
 80068f6:	bf00      	nop
 80068f8:	e7fe      	b.n	80068f8 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 80068fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068fc:	00db      	lsls	r3, r3, #3
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	4413      	add	r3, r2
 8006902:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 8006904:	e07d      	b.n	8006a02 <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 8006906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800690c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006914:	f003 0307 	and.w	r3, r3, #7
 8006918:	2b00      	cmp	r3, #0
 800691a:	d00e      	beq.n	800693a <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800691c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800691e:	3307      	adds	r3, #7
 8006920:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 8006922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006924:	f023 0307 	bic.w	r3, r3, #7
 8006928:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800692a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	461a      	mov	r2, r3
 8006930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006932:	1ad3      	subs	r3, r2, r3
 8006934:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006936:	4413      	add	r3, r2
 8006938:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800693a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800693c:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800693e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006940:	2b00      	cmp	r3, #0
 8006942:	d106      	bne.n	8006952 <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	4a41      	ldr	r2, [pc, #260]	; (8006a4c <vPortDefineHeapRegions+0x184>)
 8006948:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800694a:	4b40      	ldr	r3, [pc, #256]	; (8006a4c <vPortDefineHeapRegions+0x184>)
 800694c:	2200      	movs	r2, #0
 800694e:	605a      	str	r2, [r3, #4]
 8006950:	e01f      	b.n	8006992 <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 8006952:	4b3d      	ldr	r3, [pc, #244]	; (8006a48 <vPortDefineHeapRegions+0x180>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10a      	bne.n	8006970 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800695a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800695e:	f383 8811 	msr	BASEPRI, r3
 8006962:	f3bf 8f6f 	isb	sy
 8006966:	f3bf 8f4f 	dsb	sy
 800696a:	613b      	str	r3, [r7, #16]
}
 800696c:	bf00      	nop
 800696e:	e7fe      	b.n	800696e <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 8006970:	4b35      	ldr	r3, [pc, #212]	; (8006a48 <vPortDefineHeapRegions+0x180>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	461a      	mov	r2, r3
 8006976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006978:	4293      	cmp	r3, r2
 800697a:	d80a      	bhi.n	8006992 <vPortDefineHeapRegions+0xca>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	60fb      	str	r3, [r7, #12]
}
 800698e:	bf00      	nop
 8006990:	e7fe      	b.n	8006990 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 8006992:	4b2d      	ldr	r3, [pc, #180]	; (8006a48 <vPortDefineHeapRegions+0x180>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 8006998:	69fa      	ldr	r2, [r7, #28]
 800699a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800699c:	4413      	add	r3, r2
 800699e:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 80069a0:	2208      	movs	r2, #8
 80069a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a4:	1a9b      	subs	r3, r3, r2
 80069a6:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 80069a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069aa:	f023 0307 	bic.w	r3, r3, #7
 80069ae:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 80069b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b2:	4a25      	ldr	r2, [pc, #148]	; (8006a48 <vPortDefineHeapRegions+0x180>)
 80069b4:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 80069b6:	4b24      	ldr	r3, [pc, #144]	; (8006a48 <vPortDefineHeapRegions+0x180>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2200      	movs	r2, #0
 80069bc:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 80069be:	4b22      	ldr	r3, [pc, #136]	; (8006a48 <vPortDefineHeapRegions+0x180>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2200      	movs	r2, #0
 80069c4:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 80069ca:	6a3b      	ldr	r3, [r7, #32]
 80069cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069ce:	1ad2      	subs	r2, r2, r3
 80069d0:	6a3b      	ldr	r3, [r7, #32]
 80069d2:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 80069d4:	4b1c      	ldr	r3, [pc, #112]	; (8006a48 <vPortDefineHeapRegions+0x180>)
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	6a3b      	ldr	r3, [r7, #32]
 80069da:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d002      	beq.n	80069e8 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	6a3a      	ldr	r2, [r7, #32]
 80069e6:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 80069e8:	6a3b      	ldr	r3, [r7, #32]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069ee:	4413      	add	r3, r2
 80069f0:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 80069f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f4:	3301      	adds	r3, #1
 80069f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 80069f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069fa:	00db      	lsls	r3, r3, #3
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	4413      	add	r3, r2
 8006a00:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 8006a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	f47f af7d 	bne.w	8006906 <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 8006a0c:	4a10      	ldr	r2, [pc, #64]	; (8006a50 <vPortDefineHeapRegions+0x188>)
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a10:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 8006a12:	4a10      	ldr	r2, [pc, #64]	; (8006a54 <vPortDefineHeapRegions+0x18c>)
 8006a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a16:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 8006a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d10a      	bne.n	8006a34 <vPortDefineHeapRegions+0x16c>
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	60bb      	str	r3, [r7, #8]
}
 8006a30:	bf00      	nop
 8006a32:	e7fe      	b.n	8006a32 <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006a34:	4b08      	ldr	r3, [pc, #32]	; (8006a58 <vPortDefineHeapRegions+0x190>)
 8006a36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006a3a:	601a      	str	r2, [r3, #0]
}
 8006a3c:	bf00      	nop
 8006a3e:	373c      	adds	r7, #60	; 0x3c
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr
 8006a48:	20005e90 	.word	0x20005e90
 8006a4c:	20005e88 	.word	0x20005e88
 8006a50:	20005e98 	.word	0x20005e98
 8006a54:	20005e94 	.word	0x20005e94
 8006a58:	20005ea4 	.word	0x20005ea4

08006a5c <atof>:
 8006a5c:	2100      	movs	r1, #0
 8006a5e:	f001 bae5 	b.w	800802c <strtod>
	...

08006a64 <__errno>:
 8006a64:	4b01      	ldr	r3, [pc, #4]	; (8006a6c <__errno+0x8>)
 8006a66:	6818      	ldr	r0, [r3, #0]
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	20000020 	.word	0x20000020

08006a70 <__libc_init_array>:
 8006a70:	b570      	push	{r4, r5, r6, lr}
 8006a72:	4d0d      	ldr	r5, [pc, #52]	; (8006aa8 <__libc_init_array+0x38>)
 8006a74:	4c0d      	ldr	r4, [pc, #52]	; (8006aac <__libc_init_array+0x3c>)
 8006a76:	1b64      	subs	r4, r4, r5
 8006a78:	10a4      	asrs	r4, r4, #2
 8006a7a:	2600      	movs	r6, #0
 8006a7c:	42a6      	cmp	r6, r4
 8006a7e:	d109      	bne.n	8006a94 <__libc_init_array+0x24>
 8006a80:	4d0b      	ldr	r5, [pc, #44]	; (8006ab0 <__libc_init_array+0x40>)
 8006a82:	4c0c      	ldr	r4, [pc, #48]	; (8006ab4 <__libc_init_array+0x44>)
 8006a84:	f004 f844 	bl	800ab10 <_init>
 8006a88:	1b64      	subs	r4, r4, r5
 8006a8a:	10a4      	asrs	r4, r4, #2
 8006a8c:	2600      	movs	r6, #0
 8006a8e:	42a6      	cmp	r6, r4
 8006a90:	d105      	bne.n	8006a9e <__libc_init_array+0x2e>
 8006a92:	bd70      	pop	{r4, r5, r6, pc}
 8006a94:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a98:	4798      	blx	r3
 8006a9a:	3601      	adds	r6, #1
 8006a9c:	e7ee      	b.n	8006a7c <__libc_init_array+0xc>
 8006a9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aa2:	4798      	blx	r3
 8006aa4:	3601      	adds	r6, #1
 8006aa6:	e7f2      	b.n	8006a8e <__libc_init_array+0x1e>
 8006aa8:	0800b0b4 	.word	0x0800b0b4
 8006aac:	0800b0b4 	.word	0x0800b0b4
 8006ab0:	0800b0b4 	.word	0x0800b0b4
 8006ab4:	0800b0b8 	.word	0x0800b0b8

08006ab8 <memcpy>:
 8006ab8:	440a      	add	r2, r1
 8006aba:	4291      	cmp	r1, r2
 8006abc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ac0:	d100      	bne.n	8006ac4 <memcpy+0xc>
 8006ac2:	4770      	bx	lr
 8006ac4:	b510      	push	{r4, lr}
 8006ac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006aca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ace:	4291      	cmp	r1, r2
 8006ad0:	d1f9      	bne.n	8006ac6 <memcpy+0xe>
 8006ad2:	bd10      	pop	{r4, pc}

08006ad4 <memset>:
 8006ad4:	4402      	add	r2, r0
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d100      	bne.n	8006ade <memset+0xa>
 8006adc:	4770      	bx	lr
 8006ade:	f803 1b01 	strb.w	r1, [r3], #1
 8006ae2:	e7f9      	b.n	8006ad8 <memset+0x4>

08006ae4 <__cvt>:
 8006ae4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ae8:	ec55 4b10 	vmov	r4, r5, d0
 8006aec:	2d00      	cmp	r5, #0
 8006aee:	460e      	mov	r6, r1
 8006af0:	4619      	mov	r1, r3
 8006af2:	462b      	mov	r3, r5
 8006af4:	bfbb      	ittet	lt
 8006af6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006afa:	461d      	movlt	r5, r3
 8006afc:	2300      	movge	r3, #0
 8006afe:	232d      	movlt	r3, #45	; 0x2d
 8006b00:	700b      	strb	r3, [r1, #0]
 8006b02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b04:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006b08:	4691      	mov	r9, r2
 8006b0a:	f023 0820 	bic.w	r8, r3, #32
 8006b0e:	bfbc      	itt	lt
 8006b10:	4622      	movlt	r2, r4
 8006b12:	4614      	movlt	r4, r2
 8006b14:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006b18:	d005      	beq.n	8006b26 <__cvt+0x42>
 8006b1a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006b1e:	d100      	bne.n	8006b22 <__cvt+0x3e>
 8006b20:	3601      	adds	r6, #1
 8006b22:	2102      	movs	r1, #2
 8006b24:	e000      	b.n	8006b28 <__cvt+0x44>
 8006b26:	2103      	movs	r1, #3
 8006b28:	ab03      	add	r3, sp, #12
 8006b2a:	9301      	str	r3, [sp, #4]
 8006b2c:	ab02      	add	r3, sp, #8
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	ec45 4b10 	vmov	d0, r4, r5
 8006b34:	4653      	mov	r3, sl
 8006b36:	4632      	mov	r2, r6
 8006b38:	f001 fbd2 	bl	80082e0 <_dtoa_r>
 8006b3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006b40:	4607      	mov	r7, r0
 8006b42:	d102      	bne.n	8006b4a <__cvt+0x66>
 8006b44:	f019 0f01 	tst.w	r9, #1
 8006b48:	d022      	beq.n	8006b90 <__cvt+0xac>
 8006b4a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006b4e:	eb07 0906 	add.w	r9, r7, r6
 8006b52:	d110      	bne.n	8006b76 <__cvt+0x92>
 8006b54:	783b      	ldrb	r3, [r7, #0]
 8006b56:	2b30      	cmp	r3, #48	; 0x30
 8006b58:	d10a      	bne.n	8006b70 <__cvt+0x8c>
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	4620      	mov	r0, r4
 8006b60:	4629      	mov	r1, r5
 8006b62:	f7f9 ffd1 	bl	8000b08 <__aeabi_dcmpeq>
 8006b66:	b918      	cbnz	r0, 8006b70 <__cvt+0x8c>
 8006b68:	f1c6 0601 	rsb	r6, r6, #1
 8006b6c:	f8ca 6000 	str.w	r6, [sl]
 8006b70:	f8da 3000 	ldr.w	r3, [sl]
 8006b74:	4499      	add	r9, r3
 8006b76:	2200      	movs	r2, #0
 8006b78:	2300      	movs	r3, #0
 8006b7a:	4620      	mov	r0, r4
 8006b7c:	4629      	mov	r1, r5
 8006b7e:	f7f9 ffc3 	bl	8000b08 <__aeabi_dcmpeq>
 8006b82:	b108      	cbz	r0, 8006b88 <__cvt+0xa4>
 8006b84:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b88:	2230      	movs	r2, #48	; 0x30
 8006b8a:	9b03      	ldr	r3, [sp, #12]
 8006b8c:	454b      	cmp	r3, r9
 8006b8e:	d307      	bcc.n	8006ba0 <__cvt+0xbc>
 8006b90:	9b03      	ldr	r3, [sp, #12]
 8006b92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b94:	1bdb      	subs	r3, r3, r7
 8006b96:	4638      	mov	r0, r7
 8006b98:	6013      	str	r3, [r2, #0]
 8006b9a:	b004      	add	sp, #16
 8006b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ba0:	1c59      	adds	r1, r3, #1
 8006ba2:	9103      	str	r1, [sp, #12]
 8006ba4:	701a      	strb	r2, [r3, #0]
 8006ba6:	e7f0      	b.n	8006b8a <__cvt+0xa6>

08006ba8 <__exponent>:
 8006ba8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006baa:	4603      	mov	r3, r0
 8006bac:	2900      	cmp	r1, #0
 8006bae:	bfb8      	it	lt
 8006bb0:	4249      	neglt	r1, r1
 8006bb2:	f803 2b02 	strb.w	r2, [r3], #2
 8006bb6:	bfb4      	ite	lt
 8006bb8:	222d      	movlt	r2, #45	; 0x2d
 8006bba:	222b      	movge	r2, #43	; 0x2b
 8006bbc:	2909      	cmp	r1, #9
 8006bbe:	7042      	strb	r2, [r0, #1]
 8006bc0:	dd2a      	ble.n	8006c18 <__exponent+0x70>
 8006bc2:	f10d 0407 	add.w	r4, sp, #7
 8006bc6:	46a4      	mov	ip, r4
 8006bc8:	270a      	movs	r7, #10
 8006bca:	46a6      	mov	lr, r4
 8006bcc:	460a      	mov	r2, r1
 8006bce:	fb91 f6f7 	sdiv	r6, r1, r7
 8006bd2:	fb07 1516 	mls	r5, r7, r6, r1
 8006bd6:	3530      	adds	r5, #48	; 0x30
 8006bd8:	2a63      	cmp	r2, #99	; 0x63
 8006bda:	f104 34ff 	add.w	r4, r4, #4294967295
 8006bde:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006be2:	4631      	mov	r1, r6
 8006be4:	dcf1      	bgt.n	8006bca <__exponent+0x22>
 8006be6:	3130      	adds	r1, #48	; 0x30
 8006be8:	f1ae 0502 	sub.w	r5, lr, #2
 8006bec:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006bf0:	1c44      	adds	r4, r0, #1
 8006bf2:	4629      	mov	r1, r5
 8006bf4:	4561      	cmp	r1, ip
 8006bf6:	d30a      	bcc.n	8006c0e <__exponent+0x66>
 8006bf8:	f10d 0209 	add.w	r2, sp, #9
 8006bfc:	eba2 020e 	sub.w	r2, r2, lr
 8006c00:	4565      	cmp	r5, ip
 8006c02:	bf88      	it	hi
 8006c04:	2200      	movhi	r2, #0
 8006c06:	4413      	add	r3, r2
 8006c08:	1a18      	subs	r0, r3, r0
 8006c0a:	b003      	add	sp, #12
 8006c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c12:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006c16:	e7ed      	b.n	8006bf4 <__exponent+0x4c>
 8006c18:	2330      	movs	r3, #48	; 0x30
 8006c1a:	3130      	adds	r1, #48	; 0x30
 8006c1c:	7083      	strb	r3, [r0, #2]
 8006c1e:	70c1      	strb	r1, [r0, #3]
 8006c20:	1d03      	adds	r3, r0, #4
 8006c22:	e7f1      	b.n	8006c08 <__exponent+0x60>

08006c24 <_printf_float>:
 8006c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c28:	ed2d 8b02 	vpush	{d8}
 8006c2c:	b08d      	sub	sp, #52	; 0x34
 8006c2e:	460c      	mov	r4, r1
 8006c30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006c34:	4616      	mov	r6, r2
 8006c36:	461f      	mov	r7, r3
 8006c38:	4605      	mov	r5, r0
 8006c3a:	f002 fe65 	bl	8009908 <_localeconv_r>
 8006c3e:	f8d0 a000 	ldr.w	sl, [r0]
 8006c42:	4650      	mov	r0, sl
 8006c44:	f7f9 fae4 	bl	8000210 <strlen>
 8006c48:	2300      	movs	r3, #0
 8006c4a:	930a      	str	r3, [sp, #40]	; 0x28
 8006c4c:	6823      	ldr	r3, [r4, #0]
 8006c4e:	9305      	str	r3, [sp, #20]
 8006c50:	f8d8 3000 	ldr.w	r3, [r8]
 8006c54:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006c58:	3307      	adds	r3, #7
 8006c5a:	f023 0307 	bic.w	r3, r3, #7
 8006c5e:	f103 0208 	add.w	r2, r3, #8
 8006c62:	f8c8 2000 	str.w	r2, [r8]
 8006c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c6e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006c72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c76:	9307      	str	r3, [sp, #28]
 8006c78:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c7c:	ee08 0a10 	vmov	s16, r0
 8006c80:	4b9f      	ldr	r3, [pc, #636]	; (8006f00 <_printf_float+0x2dc>)
 8006c82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c86:	f04f 32ff 	mov.w	r2, #4294967295
 8006c8a:	f7f9 ff6f 	bl	8000b6c <__aeabi_dcmpun>
 8006c8e:	bb88      	cbnz	r0, 8006cf4 <_printf_float+0xd0>
 8006c90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c94:	4b9a      	ldr	r3, [pc, #616]	; (8006f00 <_printf_float+0x2dc>)
 8006c96:	f04f 32ff 	mov.w	r2, #4294967295
 8006c9a:	f7f9 ff49 	bl	8000b30 <__aeabi_dcmple>
 8006c9e:	bb48      	cbnz	r0, 8006cf4 <_printf_float+0xd0>
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	4640      	mov	r0, r8
 8006ca6:	4649      	mov	r1, r9
 8006ca8:	f7f9 ff38 	bl	8000b1c <__aeabi_dcmplt>
 8006cac:	b110      	cbz	r0, 8006cb4 <_printf_float+0x90>
 8006cae:	232d      	movs	r3, #45	; 0x2d
 8006cb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cb4:	4b93      	ldr	r3, [pc, #588]	; (8006f04 <_printf_float+0x2e0>)
 8006cb6:	4894      	ldr	r0, [pc, #592]	; (8006f08 <_printf_float+0x2e4>)
 8006cb8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006cbc:	bf94      	ite	ls
 8006cbe:	4698      	movls	r8, r3
 8006cc0:	4680      	movhi	r8, r0
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	6123      	str	r3, [r4, #16]
 8006cc6:	9b05      	ldr	r3, [sp, #20]
 8006cc8:	f023 0204 	bic.w	r2, r3, #4
 8006ccc:	6022      	str	r2, [r4, #0]
 8006cce:	f04f 0900 	mov.w	r9, #0
 8006cd2:	9700      	str	r7, [sp, #0]
 8006cd4:	4633      	mov	r3, r6
 8006cd6:	aa0b      	add	r2, sp, #44	; 0x2c
 8006cd8:	4621      	mov	r1, r4
 8006cda:	4628      	mov	r0, r5
 8006cdc:	f000 f9d8 	bl	8007090 <_printf_common>
 8006ce0:	3001      	adds	r0, #1
 8006ce2:	f040 8090 	bne.w	8006e06 <_printf_float+0x1e2>
 8006ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8006cea:	b00d      	add	sp, #52	; 0x34
 8006cec:	ecbd 8b02 	vpop	{d8}
 8006cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cf4:	4642      	mov	r2, r8
 8006cf6:	464b      	mov	r3, r9
 8006cf8:	4640      	mov	r0, r8
 8006cfa:	4649      	mov	r1, r9
 8006cfc:	f7f9 ff36 	bl	8000b6c <__aeabi_dcmpun>
 8006d00:	b140      	cbz	r0, 8006d14 <_printf_float+0xf0>
 8006d02:	464b      	mov	r3, r9
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	bfbc      	itt	lt
 8006d08:	232d      	movlt	r3, #45	; 0x2d
 8006d0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006d0e:	487f      	ldr	r0, [pc, #508]	; (8006f0c <_printf_float+0x2e8>)
 8006d10:	4b7f      	ldr	r3, [pc, #508]	; (8006f10 <_printf_float+0x2ec>)
 8006d12:	e7d1      	b.n	8006cb8 <_printf_float+0x94>
 8006d14:	6863      	ldr	r3, [r4, #4]
 8006d16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006d1a:	9206      	str	r2, [sp, #24]
 8006d1c:	1c5a      	adds	r2, r3, #1
 8006d1e:	d13f      	bne.n	8006da0 <_printf_float+0x17c>
 8006d20:	2306      	movs	r3, #6
 8006d22:	6063      	str	r3, [r4, #4]
 8006d24:	9b05      	ldr	r3, [sp, #20]
 8006d26:	6861      	ldr	r1, [r4, #4]
 8006d28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	9303      	str	r3, [sp, #12]
 8006d30:	ab0a      	add	r3, sp, #40	; 0x28
 8006d32:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006d36:	ab09      	add	r3, sp, #36	; 0x24
 8006d38:	ec49 8b10 	vmov	d0, r8, r9
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	6022      	str	r2, [r4, #0]
 8006d40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006d44:	4628      	mov	r0, r5
 8006d46:	f7ff fecd 	bl	8006ae4 <__cvt>
 8006d4a:	9b06      	ldr	r3, [sp, #24]
 8006d4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d4e:	2b47      	cmp	r3, #71	; 0x47
 8006d50:	4680      	mov	r8, r0
 8006d52:	d108      	bne.n	8006d66 <_printf_float+0x142>
 8006d54:	1cc8      	adds	r0, r1, #3
 8006d56:	db02      	blt.n	8006d5e <_printf_float+0x13a>
 8006d58:	6863      	ldr	r3, [r4, #4]
 8006d5a:	4299      	cmp	r1, r3
 8006d5c:	dd41      	ble.n	8006de2 <_printf_float+0x1be>
 8006d5e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006d62:	fa5f fb8b 	uxtb.w	fp, fp
 8006d66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d6a:	d820      	bhi.n	8006dae <_printf_float+0x18a>
 8006d6c:	3901      	subs	r1, #1
 8006d6e:	465a      	mov	r2, fp
 8006d70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d74:	9109      	str	r1, [sp, #36]	; 0x24
 8006d76:	f7ff ff17 	bl	8006ba8 <__exponent>
 8006d7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d7c:	1813      	adds	r3, r2, r0
 8006d7e:	2a01      	cmp	r2, #1
 8006d80:	4681      	mov	r9, r0
 8006d82:	6123      	str	r3, [r4, #16]
 8006d84:	dc02      	bgt.n	8006d8c <_printf_float+0x168>
 8006d86:	6822      	ldr	r2, [r4, #0]
 8006d88:	07d2      	lsls	r2, r2, #31
 8006d8a:	d501      	bpl.n	8006d90 <_printf_float+0x16c>
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	6123      	str	r3, [r4, #16]
 8006d90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d09c      	beq.n	8006cd2 <_printf_float+0xae>
 8006d98:	232d      	movs	r3, #45	; 0x2d
 8006d9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d9e:	e798      	b.n	8006cd2 <_printf_float+0xae>
 8006da0:	9a06      	ldr	r2, [sp, #24]
 8006da2:	2a47      	cmp	r2, #71	; 0x47
 8006da4:	d1be      	bne.n	8006d24 <_printf_float+0x100>
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1bc      	bne.n	8006d24 <_printf_float+0x100>
 8006daa:	2301      	movs	r3, #1
 8006dac:	e7b9      	b.n	8006d22 <_printf_float+0xfe>
 8006dae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006db2:	d118      	bne.n	8006de6 <_printf_float+0x1c2>
 8006db4:	2900      	cmp	r1, #0
 8006db6:	6863      	ldr	r3, [r4, #4]
 8006db8:	dd0b      	ble.n	8006dd2 <_printf_float+0x1ae>
 8006dba:	6121      	str	r1, [r4, #16]
 8006dbc:	b913      	cbnz	r3, 8006dc4 <_printf_float+0x1a0>
 8006dbe:	6822      	ldr	r2, [r4, #0]
 8006dc0:	07d0      	lsls	r0, r2, #31
 8006dc2:	d502      	bpl.n	8006dca <_printf_float+0x1a6>
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	440b      	add	r3, r1
 8006dc8:	6123      	str	r3, [r4, #16]
 8006dca:	65a1      	str	r1, [r4, #88]	; 0x58
 8006dcc:	f04f 0900 	mov.w	r9, #0
 8006dd0:	e7de      	b.n	8006d90 <_printf_float+0x16c>
 8006dd2:	b913      	cbnz	r3, 8006dda <_printf_float+0x1b6>
 8006dd4:	6822      	ldr	r2, [r4, #0]
 8006dd6:	07d2      	lsls	r2, r2, #31
 8006dd8:	d501      	bpl.n	8006dde <_printf_float+0x1ba>
 8006dda:	3302      	adds	r3, #2
 8006ddc:	e7f4      	b.n	8006dc8 <_printf_float+0x1a4>
 8006dde:	2301      	movs	r3, #1
 8006de0:	e7f2      	b.n	8006dc8 <_printf_float+0x1a4>
 8006de2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006de6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006de8:	4299      	cmp	r1, r3
 8006dea:	db05      	blt.n	8006df8 <_printf_float+0x1d4>
 8006dec:	6823      	ldr	r3, [r4, #0]
 8006dee:	6121      	str	r1, [r4, #16]
 8006df0:	07d8      	lsls	r0, r3, #31
 8006df2:	d5ea      	bpl.n	8006dca <_printf_float+0x1a6>
 8006df4:	1c4b      	adds	r3, r1, #1
 8006df6:	e7e7      	b.n	8006dc8 <_printf_float+0x1a4>
 8006df8:	2900      	cmp	r1, #0
 8006dfa:	bfd4      	ite	le
 8006dfc:	f1c1 0202 	rsble	r2, r1, #2
 8006e00:	2201      	movgt	r2, #1
 8006e02:	4413      	add	r3, r2
 8006e04:	e7e0      	b.n	8006dc8 <_printf_float+0x1a4>
 8006e06:	6823      	ldr	r3, [r4, #0]
 8006e08:	055a      	lsls	r2, r3, #21
 8006e0a:	d407      	bmi.n	8006e1c <_printf_float+0x1f8>
 8006e0c:	6923      	ldr	r3, [r4, #16]
 8006e0e:	4642      	mov	r2, r8
 8006e10:	4631      	mov	r1, r6
 8006e12:	4628      	mov	r0, r5
 8006e14:	47b8      	blx	r7
 8006e16:	3001      	adds	r0, #1
 8006e18:	d12c      	bne.n	8006e74 <_printf_float+0x250>
 8006e1a:	e764      	b.n	8006ce6 <_printf_float+0xc2>
 8006e1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e20:	f240 80e0 	bls.w	8006fe4 <_printf_float+0x3c0>
 8006e24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e28:	2200      	movs	r2, #0
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	f7f9 fe6c 	bl	8000b08 <__aeabi_dcmpeq>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	d034      	beq.n	8006e9e <_printf_float+0x27a>
 8006e34:	4a37      	ldr	r2, [pc, #220]	; (8006f14 <_printf_float+0x2f0>)
 8006e36:	2301      	movs	r3, #1
 8006e38:	4631      	mov	r1, r6
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	47b8      	blx	r7
 8006e3e:	3001      	adds	r0, #1
 8006e40:	f43f af51 	beq.w	8006ce6 <_printf_float+0xc2>
 8006e44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	db02      	blt.n	8006e52 <_printf_float+0x22e>
 8006e4c:	6823      	ldr	r3, [r4, #0]
 8006e4e:	07d8      	lsls	r0, r3, #31
 8006e50:	d510      	bpl.n	8006e74 <_printf_float+0x250>
 8006e52:	ee18 3a10 	vmov	r3, s16
 8006e56:	4652      	mov	r2, sl
 8006e58:	4631      	mov	r1, r6
 8006e5a:	4628      	mov	r0, r5
 8006e5c:	47b8      	blx	r7
 8006e5e:	3001      	adds	r0, #1
 8006e60:	f43f af41 	beq.w	8006ce6 <_printf_float+0xc2>
 8006e64:	f04f 0800 	mov.w	r8, #0
 8006e68:	f104 091a 	add.w	r9, r4, #26
 8006e6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e6e:	3b01      	subs	r3, #1
 8006e70:	4543      	cmp	r3, r8
 8006e72:	dc09      	bgt.n	8006e88 <_printf_float+0x264>
 8006e74:	6823      	ldr	r3, [r4, #0]
 8006e76:	079b      	lsls	r3, r3, #30
 8006e78:	f100 8105 	bmi.w	8007086 <_printf_float+0x462>
 8006e7c:	68e0      	ldr	r0, [r4, #12]
 8006e7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e80:	4298      	cmp	r0, r3
 8006e82:	bfb8      	it	lt
 8006e84:	4618      	movlt	r0, r3
 8006e86:	e730      	b.n	8006cea <_printf_float+0xc6>
 8006e88:	2301      	movs	r3, #1
 8006e8a:	464a      	mov	r2, r9
 8006e8c:	4631      	mov	r1, r6
 8006e8e:	4628      	mov	r0, r5
 8006e90:	47b8      	blx	r7
 8006e92:	3001      	adds	r0, #1
 8006e94:	f43f af27 	beq.w	8006ce6 <_printf_float+0xc2>
 8006e98:	f108 0801 	add.w	r8, r8, #1
 8006e9c:	e7e6      	b.n	8006e6c <_printf_float+0x248>
 8006e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	dc39      	bgt.n	8006f18 <_printf_float+0x2f4>
 8006ea4:	4a1b      	ldr	r2, [pc, #108]	; (8006f14 <_printf_float+0x2f0>)
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	4631      	mov	r1, r6
 8006eaa:	4628      	mov	r0, r5
 8006eac:	47b8      	blx	r7
 8006eae:	3001      	adds	r0, #1
 8006eb0:	f43f af19 	beq.w	8006ce6 <_printf_float+0xc2>
 8006eb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	d102      	bne.n	8006ec2 <_printf_float+0x29e>
 8006ebc:	6823      	ldr	r3, [r4, #0]
 8006ebe:	07d9      	lsls	r1, r3, #31
 8006ec0:	d5d8      	bpl.n	8006e74 <_printf_float+0x250>
 8006ec2:	ee18 3a10 	vmov	r3, s16
 8006ec6:	4652      	mov	r2, sl
 8006ec8:	4631      	mov	r1, r6
 8006eca:	4628      	mov	r0, r5
 8006ecc:	47b8      	blx	r7
 8006ece:	3001      	adds	r0, #1
 8006ed0:	f43f af09 	beq.w	8006ce6 <_printf_float+0xc2>
 8006ed4:	f04f 0900 	mov.w	r9, #0
 8006ed8:	f104 0a1a 	add.w	sl, r4, #26
 8006edc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ede:	425b      	negs	r3, r3
 8006ee0:	454b      	cmp	r3, r9
 8006ee2:	dc01      	bgt.n	8006ee8 <_printf_float+0x2c4>
 8006ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ee6:	e792      	b.n	8006e0e <_printf_float+0x1ea>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	4652      	mov	r2, sl
 8006eec:	4631      	mov	r1, r6
 8006eee:	4628      	mov	r0, r5
 8006ef0:	47b8      	blx	r7
 8006ef2:	3001      	adds	r0, #1
 8006ef4:	f43f aef7 	beq.w	8006ce6 <_printf_float+0xc2>
 8006ef8:	f109 0901 	add.w	r9, r9, #1
 8006efc:	e7ee      	b.n	8006edc <_printf_float+0x2b8>
 8006efe:	bf00      	nop
 8006f00:	7fefffff 	.word	0x7fefffff
 8006f04:	0800ac14 	.word	0x0800ac14
 8006f08:	0800ac18 	.word	0x0800ac18
 8006f0c:	0800ac20 	.word	0x0800ac20
 8006f10:	0800ac1c 	.word	0x0800ac1c
 8006f14:	0800ac24 	.word	0x0800ac24
 8006f18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	bfa8      	it	ge
 8006f20:	461a      	movge	r2, r3
 8006f22:	2a00      	cmp	r2, #0
 8006f24:	4691      	mov	r9, r2
 8006f26:	dc37      	bgt.n	8006f98 <_printf_float+0x374>
 8006f28:	f04f 0b00 	mov.w	fp, #0
 8006f2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f30:	f104 021a 	add.w	r2, r4, #26
 8006f34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f36:	9305      	str	r3, [sp, #20]
 8006f38:	eba3 0309 	sub.w	r3, r3, r9
 8006f3c:	455b      	cmp	r3, fp
 8006f3e:	dc33      	bgt.n	8006fa8 <_printf_float+0x384>
 8006f40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f44:	429a      	cmp	r2, r3
 8006f46:	db3b      	blt.n	8006fc0 <_printf_float+0x39c>
 8006f48:	6823      	ldr	r3, [r4, #0]
 8006f4a:	07da      	lsls	r2, r3, #31
 8006f4c:	d438      	bmi.n	8006fc0 <_printf_float+0x39c>
 8006f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f50:	9a05      	ldr	r2, [sp, #20]
 8006f52:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f54:	1a9a      	subs	r2, r3, r2
 8006f56:	eba3 0901 	sub.w	r9, r3, r1
 8006f5a:	4591      	cmp	r9, r2
 8006f5c:	bfa8      	it	ge
 8006f5e:	4691      	movge	r9, r2
 8006f60:	f1b9 0f00 	cmp.w	r9, #0
 8006f64:	dc35      	bgt.n	8006fd2 <_printf_float+0x3ae>
 8006f66:	f04f 0800 	mov.w	r8, #0
 8006f6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f6e:	f104 0a1a 	add.w	sl, r4, #26
 8006f72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f76:	1a9b      	subs	r3, r3, r2
 8006f78:	eba3 0309 	sub.w	r3, r3, r9
 8006f7c:	4543      	cmp	r3, r8
 8006f7e:	f77f af79 	ble.w	8006e74 <_printf_float+0x250>
 8006f82:	2301      	movs	r3, #1
 8006f84:	4652      	mov	r2, sl
 8006f86:	4631      	mov	r1, r6
 8006f88:	4628      	mov	r0, r5
 8006f8a:	47b8      	blx	r7
 8006f8c:	3001      	adds	r0, #1
 8006f8e:	f43f aeaa 	beq.w	8006ce6 <_printf_float+0xc2>
 8006f92:	f108 0801 	add.w	r8, r8, #1
 8006f96:	e7ec      	b.n	8006f72 <_printf_float+0x34e>
 8006f98:	4613      	mov	r3, r2
 8006f9a:	4631      	mov	r1, r6
 8006f9c:	4642      	mov	r2, r8
 8006f9e:	4628      	mov	r0, r5
 8006fa0:	47b8      	blx	r7
 8006fa2:	3001      	adds	r0, #1
 8006fa4:	d1c0      	bne.n	8006f28 <_printf_float+0x304>
 8006fa6:	e69e      	b.n	8006ce6 <_printf_float+0xc2>
 8006fa8:	2301      	movs	r3, #1
 8006faa:	4631      	mov	r1, r6
 8006fac:	4628      	mov	r0, r5
 8006fae:	9205      	str	r2, [sp, #20]
 8006fb0:	47b8      	blx	r7
 8006fb2:	3001      	adds	r0, #1
 8006fb4:	f43f ae97 	beq.w	8006ce6 <_printf_float+0xc2>
 8006fb8:	9a05      	ldr	r2, [sp, #20]
 8006fba:	f10b 0b01 	add.w	fp, fp, #1
 8006fbe:	e7b9      	b.n	8006f34 <_printf_float+0x310>
 8006fc0:	ee18 3a10 	vmov	r3, s16
 8006fc4:	4652      	mov	r2, sl
 8006fc6:	4631      	mov	r1, r6
 8006fc8:	4628      	mov	r0, r5
 8006fca:	47b8      	blx	r7
 8006fcc:	3001      	adds	r0, #1
 8006fce:	d1be      	bne.n	8006f4e <_printf_float+0x32a>
 8006fd0:	e689      	b.n	8006ce6 <_printf_float+0xc2>
 8006fd2:	9a05      	ldr	r2, [sp, #20]
 8006fd4:	464b      	mov	r3, r9
 8006fd6:	4442      	add	r2, r8
 8006fd8:	4631      	mov	r1, r6
 8006fda:	4628      	mov	r0, r5
 8006fdc:	47b8      	blx	r7
 8006fde:	3001      	adds	r0, #1
 8006fe0:	d1c1      	bne.n	8006f66 <_printf_float+0x342>
 8006fe2:	e680      	b.n	8006ce6 <_printf_float+0xc2>
 8006fe4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fe6:	2a01      	cmp	r2, #1
 8006fe8:	dc01      	bgt.n	8006fee <_printf_float+0x3ca>
 8006fea:	07db      	lsls	r3, r3, #31
 8006fec:	d538      	bpl.n	8007060 <_printf_float+0x43c>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	4642      	mov	r2, r8
 8006ff2:	4631      	mov	r1, r6
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	47b8      	blx	r7
 8006ff8:	3001      	adds	r0, #1
 8006ffa:	f43f ae74 	beq.w	8006ce6 <_printf_float+0xc2>
 8006ffe:	ee18 3a10 	vmov	r3, s16
 8007002:	4652      	mov	r2, sl
 8007004:	4631      	mov	r1, r6
 8007006:	4628      	mov	r0, r5
 8007008:	47b8      	blx	r7
 800700a:	3001      	adds	r0, #1
 800700c:	f43f ae6b 	beq.w	8006ce6 <_printf_float+0xc2>
 8007010:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007014:	2200      	movs	r2, #0
 8007016:	2300      	movs	r3, #0
 8007018:	f7f9 fd76 	bl	8000b08 <__aeabi_dcmpeq>
 800701c:	b9d8      	cbnz	r0, 8007056 <_printf_float+0x432>
 800701e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007020:	f108 0201 	add.w	r2, r8, #1
 8007024:	3b01      	subs	r3, #1
 8007026:	4631      	mov	r1, r6
 8007028:	4628      	mov	r0, r5
 800702a:	47b8      	blx	r7
 800702c:	3001      	adds	r0, #1
 800702e:	d10e      	bne.n	800704e <_printf_float+0x42a>
 8007030:	e659      	b.n	8006ce6 <_printf_float+0xc2>
 8007032:	2301      	movs	r3, #1
 8007034:	4652      	mov	r2, sl
 8007036:	4631      	mov	r1, r6
 8007038:	4628      	mov	r0, r5
 800703a:	47b8      	blx	r7
 800703c:	3001      	adds	r0, #1
 800703e:	f43f ae52 	beq.w	8006ce6 <_printf_float+0xc2>
 8007042:	f108 0801 	add.w	r8, r8, #1
 8007046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007048:	3b01      	subs	r3, #1
 800704a:	4543      	cmp	r3, r8
 800704c:	dcf1      	bgt.n	8007032 <_printf_float+0x40e>
 800704e:	464b      	mov	r3, r9
 8007050:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007054:	e6dc      	b.n	8006e10 <_printf_float+0x1ec>
 8007056:	f04f 0800 	mov.w	r8, #0
 800705a:	f104 0a1a 	add.w	sl, r4, #26
 800705e:	e7f2      	b.n	8007046 <_printf_float+0x422>
 8007060:	2301      	movs	r3, #1
 8007062:	4642      	mov	r2, r8
 8007064:	e7df      	b.n	8007026 <_printf_float+0x402>
 8007066:	2301      	movs	r3, #1
 8007068:	464a      	mov	r2, r9
 800706a:	4631      	mov	r1, r6
 800706c:	4628      	mov	r0, r5
 800706e:	47b8      	blx	r7
 8007070:	3001      	adds	r0, #1
 8007072:	f43f ae38 	beq.w	8006ce6 <_printf_float+0xc2>
 8007076:	f108 0801 	add.w	r8, r8, #1
 800707a:	68e3      	ldr	r3, [r4, #12]
 800707c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800707e:	1a5b      	subs	r3, r3, r1
 8007080:	4543      	cmp	r3, r8
 8007082:	dcf0      	bgt.n	8007066 <_printf_float+0x442>
 8007084:	e6fa      	b.n	8006e7c <_printf_float+0x258>
 8007086:	f04f 0800 	mov.w	r8, #0
 800708a:	f104 0919 	add.w	r9, r4, #25
 800708e:	e7f4      	b.n	800707a <_printf_float+0x456>

08007090 <_printf_common>:
 8007090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007094:	4616      	mov	r6, r2
 8007096:	4699      	mov	r9, r3
 8007098:	688a      	ldr	r2, [r1, #8]
 800709a:	690b      	ldr	r3, [r1, #16]
 800709c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80070a0:	4293      	cmp	r3, r2
 80070a2:	bfb8      	it	lt
 80070a4:	4613      	movlt	r3, r2
 80070a6:	6033      	str	r3, [r6, #0]
 80070a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80070ac:	4607      	mov	r7, r0
 80070ae:	460c      	mov	r4, r1
 80070b0:	b10a      	cbz	r2, 80070b6 <_printf_common+0x26>
 80070b2:	3301      	adds	r3, #1
 80070b4:	6033      	str	r3, [r6, #0]
 80070b6:	6823      	ldr	r3, [r4, #0]
 80070b8:	0699      	lsls	r1, r3, #26
 80070ba:	bf42      	ittt	mi
 80070bc:	6833      	ldrmi	r3, [r6, #0]
 80070be:	3302      	addmi	r3, #2
 80070c0:	6033      	strmi	r3, [r6, #0]
 80070c2:	6825      	ldr	r5, [r4, #0]
 80070c4:	f015 0506 	ands.w	r5, r5, #6
 80070c8:	d106      	bne.n	80070d8 <_printf_common+0x48>
 80070ca:	f104 0a19 	add.w	sl, r4, #25
 80070ce:	68e3      	ldr	r3, [r4, #12]
 80070d0:	6832      	ldr	r2, [r6, #0]
 80070d2:	1a9b      	subs	r3, r3, r2
 80070d4:	42ab      	cmp	r3, r5
 80070d6:	dc26      	bgt.n	8007126 <_printf_common+0x96>
 80070d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80070dc:	1e13      	subs	r3, r2, #0
 80070de:	6822      	ldr	r2, [r4, #0]
 80070e0:	bf18      	it	ne
 80070e2:	2301      	movne	r3, #1
 80070e4:	0692      	lsls	r2, r2, #26
 80070e6:	d42b      	bmi.n	8007140 <_printf_common+0xb0>
 80070e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070ec:	4649      	mov	r1, r9
 80070ee:	4638      	mov	r0, r7
 80070f0:	47c0      	blx	r8
 80070f2:	3001      	adds	r0, #1
 80070f4:	d01e      	beq.n	8007134 <_printf_common+0xa4>
 80070f6:	6823      	ldr	r3, [r4, #0]
 80070f8:	68e5      	ldr	r5, [r4, #12]
 80070fa:	6832      	ldr	r2, [r6, #0]
 80070fc:	f003 0306 	and.w	r3, r3, #6
 8007100:	2b04      	cmp	r3, #4
 8007102:	bf08      	it	eq
 8007104:	1aad      	subeq	r5, r5, r2
 8007106:	68a3      	ldr	r3, [r4, #8]
 8007108:	6922      	ldr	r2, [r4, #16]
 800710a:	bf0c      	ite	eq
 800710c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007110:	2500      	movne	r5, #0
 8007112:	4293      	cmp	r3, r2
 8007114:	bfc4      	itt	gt
 8007116:	1a9b      	subgt	r3, r3, r2
 8007118:	18ed      	addgt	r5, r5, r3
 800711a:	2600      	movs	r6, #0
 800711c:	341a      	adds	r4, #26
 800711e:	42b5      	cmp	r5, r6
 8007120:	d11a      	bne.n	8007158 <_printf_common+0xc8>
 8007122:	2000      	movs	r0, #0
 8007124:	e008      	b.n	8007138 <_printf_common+0xa8>
 8007126:	2301      	movs	r3, #1
 8007128:	4652      	mov	r2, sl
 800712a:	4649      	mov	r1, r9
 800712c:	4638      	mov	r0, r7
 800712e:	47c0      	blx	r8
 8007130:	3001      	adds	r0, #1
 8007132:	d103      	bne.n	800713c <_printf_common+0xac>
 8007134:	f04f 30ff 	mov.w	r0, #4294967295
 8007138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800713c:	3501      	adds	r5, #1
 800713e:	e7c6      	b.n	80070ce <_printf_common+0x3e>
 8007140:	18e1      	adds	r1, r4, r3
 8007142:	1c5a      	adds	r2, r3, #1
 8007144:	2030      	movs	r0, #48	; 0x30
 8007146:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800714a:	4422      	add	r2, r4
 800714c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007150:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007154:	3302      	adds	r3, #2
 8007156:	e7c7      	b.n	80070e8 <_printf_common+0x58>
 8007158:	2301      	movs	r3, #1
 800715a:	4622      	mov	r2, r4
 800715c:	4649      	mov	r1, r9
 800715e:	4638      	mov	r0, r7
 8007160:	47c0      	blx	r8
 8007162:	3001      	adds	r0, #1
 8007164:	d0e6      	beq.n	8007134 <_printf_common+0xa4>
 8007166:	3601      	adds	r6, #1
 8007168:	e7d9      	b.n	800711e <_printf_common+0x8e>
	...

0800716c <_printf_i>:
 800716c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007170:	7e0f      	ldrb	r7, [r1, #24]
 8007172:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007174:	2f78      	cmp	r7, #120	; 0x78
 8007176:	4691      	mov	r9, r2
 8007178:	4680      	mov	r8, r0
 800717a:	460c      	mov	r4, r1
 800717c:	469a      	mov	sl, r3
 800717e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007182:	d807      	bhi.n	8007194 <_printf_i+0x28>
 8007184:	2f62      	cmp	r7, #98	; 0x62
 8007186:	d80a      	bhi.n	800719e <_printf_i+0x32>
 8007188:	2f00      	cmp	r7, #0
 800718a:	f000 80d8 	beq.w	800733e <_printf_i+0x1d2>
 800718e:	2f58      	cmp	r7, #88	; 0x58
 8007190:	f000 80a3 	beq.w	80072da <_printf_i+0x16e>
 8007194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007198:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800719c:	e03a      	b.n	8007214 <_printf_i+0xa8>
 800719e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80071a2:	2b15      	cmp	r3, #21
 80071a4:	d8f6      	bhi.n	8007194 <_printf_i+0x28>
 80071a6:	a101      	add	r1, pc, #4	; (adr r1, 80071ac <_printf_i+0x40>)
 80071a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071ac:	08007205 	.word	0x08007205
 80071b0:	08007219 	.word	0x08007219
 80071b4:	08007195 	.word	0x08007195
 80071b8:	08007195 	.word	0x08007195
 80071bc:	08007195 	.word	0x08007195
 80071c0:	08007195 	.word	0x08007195
 80071c4:	08007219 	.word	0x08007219
 80071c8:	08007195 	.word	0x08007195
 80071cc:	08007195 	.word	0x08007195
 80071d0:	08007195 	.word	0x08007195
 80071d4:	08007195 	.word	0x08007195
 80071d8:	08007325 	.word	0x08007325
 80071dc:	08007249 	.word	0x08007249
 80071e0:	08007307 	.word	0x08007307
 80071e4:	08007195 	.word	0x08007195
 80071e8:	08007195 	.word	0x08007195
 80071ec:	08007347 	.word	0x08007347
 80071f0:	08007195 	.word	0x08007195
 80071f4:	08007249 	.word	0x08007249
 80071f8:	08007195 	.word	0x08007195
 80071fc:	08007195 	.word	0x08007195
 8007200:	0800730f 	.word	0x0800730f
 8007204:	682b      	ldr	r3, [r5, #0]
 8007206:	1d1a      	adds	r2, r3, #4
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	602a      	str	r2, [r5, #0]
 800720c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007210:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007214:	2301      	movs	r3, #1
 8007216:	e0a3      	b.n	8007360 <_printf_i+0x1f4>
 8007218:	6820      	ldr	r0, [r4, #0]
 800721a:	6829      	ldr	r1, [r5, #0]
 800721c:	0606      	lsls	r6, r0, #24
 800721e:	f101 0304 	add.w	r3, r1, #4
 8007222:	d50a      	bpl.n	800723a <_printf_i+0xce>
 8007224:	680e      	ldr	r6, [r1, #0]
 8007226:	602b      	str	r3, [r5, #0]
 8007228:	2e00      	cmp	r6, #0
 800722a:	da03      	bge.n	8007234 <_printf_i+0xc8>
 800722c:	232d      	movs	r3, #45	; 0x2d
 800722e:	4276      	negs	r6, r6
 8007230:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007234:	485e      	ldr	r0, [pc, #376]	; (80073b0 <_printf_i+0x244>)
 8007236:	230a      	movs	r3, #10
 8007238:	e019      	b.n	800726e <_printf_i+0x102>
 800723a:	680e      	ldr	r6, [r1, #0]
 800723c:	602b      	str	r3, [r5, #0]
 800723e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007242:	bf18      	it	ne
 8007244:	b236      	sxthne	r6, r6
 8007246:	e7ef      	b.n	8007228 <_printf_i+0xbc>
 8007248:	682b      	ldr	r3, [r5, #0]
 800724a:	6820      	ldr	r0, [r4, #0]
 800724c:	1d19      	adds	r1, r3, #4
 800724e:	6029      	str	r1, [r5, #0]
 8007250:	0601      	lsls	r1, r0, #24
 8007252:	d501      	bpl.n	8007258 <_printf_i+0xec>
 8007254:	681e      	ldr	r6, [r3, #0]
 8007256:	e002      	b.n	800725e <_printf_i+0xf2>
 8007258:	0646      	lsls	r6, r0, #25
 800725a:	d5fb      	bpl.n	8007254 <_printf_i+0xe8>
 800725c:	881e      	ldrh	r6, [r3, #0]
 800725e:	4854      	ldr	r0, [pc, #336]	; (80073b0 <_printf_i+0x244>)
 8007260:	2f6f      	cmp	r7, #111	; 0x6f
 8007262:	bf0c      	ite	eq
 8007264:	2308      	moveq	r3, #8
 8007266:	230a      	movne	r3, #10
 8007268:	2100      	movs	r1, #0
 800726a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800726e:	6865      	ldr	r5, [r4, #4]
 8007270:	60a5      	str	r5, [r4, #8]
 8007272:	2d00      	cmp	r5, #0
 8007274:	bfa2      	ittt	ge
 8007276:	6821      	ldrge	r1, [r4, #0]
 8007278:	f021 0104 	bicge.w	r1, r1, #4
 800727c:	6021      	strge	r1, [r4, #0]
 800727e:	b90e      	cbnz	r6, 8007284 <_printf_i+0x118>
 8007280:	2d00      	cmp	r5, #0
 8007282:	d04d      	beq.n	8007320 <_printf_i+0x1b4>
 8007284:	4615      	mov	r5, r2
 8007286:	fbb6 f1f3 	udiv	r1, r6, r3
 800728a:	fb03 6711 	mls	r7, r3, r1, r6
 800728e:	5dc7      	ldrb	r7, [r0, r7]
 8007290:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007294:	4637      	mov	r7, r6
 8007296:	42bb      	cmp	r3, r7
 8007298:	460e      	mov	r6, r1
 800729a:	d9f4      	bls.n	8007286 <_printf_i+0x11a>
 800729c:	2b08      	cmp	r3, #8
 800729e:	d10b      	bne.n	80072b8 <_printf_i+0x14c>
 80072a0:	6823      	ldr	r3, [r4, #0]
 80072a2:	07de      	lsls	r6, r3, #31
 80072a4:	d508      	bpl.n	80072b8 <_printf_i+0x14c>
 80072a6:	6923      	ldr	r3, [r4, #16]
 80072a8:	6861      	ldr	r1, [r4, #4]
 80072aa:	4299      	cmp	r1, r3
 80072ac:	bfde      	ittt	le
 80072ae:	2330      	movle	r3, #48	; 0x30
 80072b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80072b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80072b8:	1b52      	subs	r2, r2, r5
 80072ba:	6122      	str	r2, [r4, #16]
 80072bc:	f8cd a000 	str.w	sl, [sp]
 80072c0:	464b      	mov	r3, r9
 80072c2:	aa03      	add	r2, sp, #12
 80072c4:	4621      	mov	r1, r4
 80072c6:	4640      	mov	r0, r8
 80072c8:	f7ff fee2 	bl	8007090 <_printf_common>
 80072cc:	3001      	adds	r0, #1
 80072ce:	d14c      	bne.n	800736a <_printf_i+0x1fe>
 80072d0:	f04f 30ff 	mov.w	r0, #4294967295
 80072d4:	b004      	add	sp, #16
 80072d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072da:	4835      	ldr	r0, [pc, #212]	; (80073b0 <_printf_i+0x244>)
 80072dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80072e0:	6829      	ldr	r1, [r5, #0]
 80072e2:	6823      	ldr	r3, [r4, #0]
 80072e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80072e8:	6029      	str	r1, [r5, #0]
 80072ea:	061d      	lsls	r5, r3, #24
 80072ec:	d514      	bpl.n	8007318 <_printf_i+0x1ac>
 80072ee:	07df      	lsls	r7, r3, #31
 80072f0:	bf44      	itt	mi
 80072f2:	f043 0320 	orrmi.w	r3, r3, #32
 80072f6:	6023      	strmi	r3, [r4, #0]
 80072f8:	b91e      	cbnz	r6, 8007302 <_printf_i+0x196>
 80072fa:	6823      	ldr	r3, [r4, #0]
 80072fc:	f023 0320 	bic.w	r3, r3, #32
 8007300:	6023      	str	r3, [r4, #0]
 8007302:	2310      	movs	r3, #16
 8007304:	e7b0      	b.n	8007268 <_printf_i+0xfc>
 8007306:	6823      	ldr	r3, [r4, #0]
 8007308:	f043 0320 	orr.w	r3, r3, #32
 800730c:	6023      	str	r3, [r4, #0]
 800730e:	2378      	movs	r3, #120	; 0x78
 8007310:	4828      	ldr	r0, [pc, #160]	; (80073b4 <_printf_i+0x248>)
 8007312:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007316:	e7e3      	b.n	80072e0 <_printf_i+0x174>
 8007318:	0659      	lsls	r1, r3, #25
 800731a:	bf48      	it	mi
 800731c:	b2b6      	uxthmi	r6, r6
 800731e:	e7e6      	b.n	80072ee <_printf_i+0x182>
 8007320:	4615      	mov	r5, r2
 8007322:	e7bb      	b.n	800729c <_printf_i+0x130>
 8007324:	682b      	ldr	r3, [r5, #0]
 8007326:	6826      	ldr	r6, [r4, #0]
 8007328:	6961      	ldr	r1, [r4, #20]
 800732a:	1d18      	adds	r0, r3, #4
 800732c:	6028      	str	r0, [r5, #0]
 800732e:	0635      	lsls	r5, r6, #24
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	d501      	bpl.n	8007338 <_printf_i+0x1cc>
 8007334:	6019      	str	r1, [r3, #0]
 8007336:	e002      	b.n	800733e <_printf_i+0x1d2>
 8007338:	0670      	lsls	r0, r6, #25
 800733a:	d5fb      	bpl.n	8007334 <_printf_i+0x1c8>
 800733c:	8019      	strh	r1, [r3, #0]
 800733e:	2300      	movs	r3, #0
 8007340:	6123      	str	r3, [r4, #16]
 8007342:	4615      	mov	r5, r2
 8007344:	e7ba      	b.n	80072bc <_printf_i+0x150>
 8007346:	682b      	ldr	r3, [r5, #0]
 8007348:	1d1a      	adds	r2, r3, #4
 800734a:	602a      	str	r2, [r5, #0]
 800734c:	681d      	ldr	r5, [r3, #0]
 800734e:	6862      	ldr	r2, [r4, #4]
 8007350:	2100      	movs	r1, #0
 8007352:	4628      	mov	r0, r5
 8007354:	f7f8 ff64 	bl	8000220 <memchr>
 8007358:	b108      	cbz	r0, 800735e <_printf_i+0x1f2>
 800735a:	1b40      	subs	r0, r0, r5
 800735c:	6060      	str	r0, [r4, #4]
 800735e:	6863      	ldr	r3, [r4, #4]
 8007360:	6123      	str	r3, [r4, #16]
 8007362:	2300      	movs	r3, #0
 8007364:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007368:	e7a8      	b.n	80072bc <_printf_i+0x150>
 800736a:	6923      	ldr	r3, [r4, #16]
 800736c:	462a      	mov	r2, r5
 800736e:	4649      	mov	r1, r9
 8007370:	4640      	mov	r0, r8
 8007372:	47d0      	blx	sl
 8007374:	3001      	adds	r0, #1
 8007376:	d0ab      	beq.n	80072d0 <_printf_i+0x164>
 8007378:	6823      	ldr	r3, [r4, #0]
 800737a:	079b      	lsls	r3, r3, #30
 800737c:	d413      	bmi.n	80073a6 <_printf_i+0x23a>
 800737e:	68e0      	ldr	r0, [r4, #12]
 8007380:	9b03      	ldr	r3, [sp, #12]
 8007382:	4298      	cmp	r0, r3
 8007384:	bfb8      	it	lt
 8007386:	4618      	movlt	r0, r3
 8007388:	e7a4      	b.n	80072d4 <_printf_i+0x168>
 800738a:	2301      	movs	r3, #1
 800738c:	4632      	mov	r2, r6
 800738e:	4649      	mov	r1, r9
 8007390:	4640      	mov	r0, r8
 8007392:	47d0      	blx	sl
 8007394:	3001      	adds	r0, #1
 8007396:	d09b      	beq.n	80072d0 <_printf_i+0x164>
 8007398:	3501      	adds	r5, #1
 800739a:	68e3      	ldr	r3, [r4, #12]
 800739c:	9903      	ldr	r1, [sp, #12]
 800739e:	1a5b      	subs	r3, r3, r1
 80073a0:	42ab      	cmp	r3, r5
 80073a2:	dcf2      	bgt.n	800738a <_printf_i+0x21e>
 80073a4:	e7eb      	b.n	800737e <_printf_i+0x212>
 80073a6:	2500      	movs	r5, #0
 80073a8:	f104 0619 	add.w	r6, r4, #25
 80073ac:	e7f5      	b.n	800739a <_printf_i+0x22e>
 80073ae:	bf00      	nop
 80073b0:	0800ac26 	.word	0x0800ac26
 80073b4:	0800ac37 	.word	0x0800ac37

080073b8 <iprintf>:
 80073b8:	b40f      	push	{r0, r1, r2, r3}
 80073ba:	4b0a      	ldr	r3, [pc, #40]	; (80073e4 <iprintf+0x2c>)
 80073bc:	b513      	push	{r0, r1, r4, lr}
 80073be:	681c      	ldr	r4, [r3, #0]
 80073c0:	b124      	cbz	r4, 80073cc <iprintf+0x14>
 80073c2:	69a3      	ldr	r3, [r4, #24]
 80073c4:	b913      	cbnz	r3, 80073cc <iprintf+0x14>
 80073c6:	4620      	mov	r0, r4
 80073c8:	f001 fe92 	bl	80090f0 <__sinit>
 80073cc:	ab05      	add	r3, sp, #20
 80073ce:	9a04      	ldr	r2, [sp, #16]
 80073d0:	68a1      	ldr	r1, [r4, #8]
 80073d2:	9301      	str	r3, [sp, #4]
 80073d4:	4620      	mov	r0, r4
 80073d6:	f003 f8ff 	bl	800a5d8 <_vfiprintf_r>
 80073da:	b002      	add	sp, #8
 80073dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073e0:	b004      	add	sp, #16
 80073e2:	4770      	bx	lr
 80073e4:	20000020 	.word	0x20000020

080073e8 <sulp>:
 80073e8:	b570      	push	{r4, r5, r6, lr}
 80073ea:	4604      	mov	r4, r0
 80073ec:	460d      	mov	r5, r1
 80073ee:	ec45 4b10 	vmov	d0, r4, r5
 80073f2:	4616      	mov	r6, r2
 80073f4:	f002 fe80 	bl	800a0f8 <__ulp>
 80073f8:	ec51 0b10 	vmov	r0, r1, d0
 80073fc:	b17e      	cbz	r6, 800741e <sulp+0x36>
 80073fe:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007402:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007406:	2b00      	cmp	r3, #0
 8007408:	dd09      	ble.n	800741e <sulp+0x36>
 800740a:	051b      	lsls	r3, r3, #20
 800740c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007410:	2400      	movs	r4, #0
 8007412:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007416:	4622      	mov	r2, r4
 8007418:	462b      	mov	r3, r5
 800741a:	f7f9 f90d 	bl	8000638 <__aeabi_dmul>
 800741e:	bd70      	pop	{r4, r5, r6, pc}

08007420 <_strtod_l>:
 8007420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007424:	ed2d 8b02 	vpush	{d8}
 8007428:	b09d      	sub	sp, #116	; 0x74
 800742a:	461f      	mov	r7, r3
 800742c:	2300      	movs	r3, #0
 800742e:	9318      	str	r3, [sp, #96]	; 0x60
 8007430:	4ba2      	ldr	r3, [pc, #648]	; (80076bc <_strtod_l+0x29c>)
 8007432:	9213      	str	r2, [sp, #76]	; 0x4c
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	9305      	str	r3, [sp, #20]
 8007438:	4604      	mov	r4, r0
 800743a:	4618      	mov	r0, r3
 800743c:	4688      	mov	r8, r1
 800743e:	f7f8 fee7 	bl	8000210 <strlen>
 8007442:	f04f 0a00 	mov.w	sl, #0
 8007446:	4605      	mov	r5, r0
 8007448:	f04f 0b00 	mov.w	fp, #0
 800744c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007450:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007452:	781a      	ldrb	r2, [r3, #0]
 8007454:	2a2b      	cmp	r2, #43	; 0x2b
 8007456:	d04e      	beq.n	80074f6 <_strtod_l+0xd6>
 8007458:	d83b      	bhi.n	80074d2 <_strtod_l+0xb2>
 800745a:	2a0d      	cmp	r2, #13
 800745c:	d834      	bhi.n	80074c8 <_strtod_l+0xa8>
 800745e:	2a08      	cmp	r2, #8
 8007460:	d834      	bhi.n	80074cc <_strtod_l+0xac>
 8007462:	2a00      	cmp	r2, #0
 8007464:	d03e      	beq.n	80074e4 <_strtod_l+0xc4>
 8007466:	2300      	movs	r3, #0
 8007468:	930a      	str	r3, [sp, #40]	; 0x28
 800746a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800746c:	7833      	ldrb	r3, [r6, #0]
 800746e:	2b30      	cmp	r3, #48	; 0x30
 8007470:	f040 80b0 	bne.w	80075d4 <_strtod_l+0x1b4>
 8007474:	7873      	ldrb	r3, [r6, #1]
 8007476:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800747a:	2b58      	cmp	r3, #88	; 0x58
 800747c:	d168      	bne.n	8007550 <_strtod_l+0x130>
 800747e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007480:	9301      	str	r3, [sp, #4]
 8007482:	ab18      	add	r3, sp, #96	; 0x60
 8007484:	9702      	str	r7, [sp, #8]
 8007486:	9300      	str	r3, [sp, #0]
 8007488:	4a8d      	ldr	r2, [pc, #564]	; (80076c0 <_strtod_l+0x2a0>)
 800748a:	ab19      	add	r3, sp, #100	; 0x64
 800748c:	a917      	add	r1, sp, #92	; 0x5c
 800748e:	4620      	mov	r0, r4
 8007490:	f001 ff32 	bl	80092f8 <__gethex>
 8007494:	f010 0707 	ands.w	r7, r0, #7
 8007498:	4605      	mov	r5, r0
 800749a:	d005      	beq.n	80074a8 <_strtod_l+0x88>
 800749c:	2f06      	cmp	r7, #6
 800749e:	d12c      	bne.n	80074fa <_strtod_l+0xda>
 80074a0:	3601      	adds	r6, #1
 80074a2:	2300      	movs	r3, #0
 80074a4:	9617      	str	r6, [sp, #92]	; 0x5c
 80074a6:	930a      	str	r3, [sp, #40]	; 0x28
 80074a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f040 8590 	bne.w	8007fd0 <_strtod_l+0xbb0>
 80074b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074b2:	b1eb      	cbz	r3, 80074f0 <_strtod_l+0xd0>
 80074b4:	4652      	mov	r2, sl
 80074b6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80074ba:	ec43 2b10 	vmov	d0, r2, r3
 80074be:	b01d      	add	sp, #116	; 0x74
 80074c0:	ecbd 8b02 	vpop	{d8}
 80074c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c8:	2a20      	cmp	r2, #32
 80074ca:	d1cc      	bne.n	8007466 <_strtod_l+0x46>
 80074cc:	3301      	adds	r3, #1
 80074ce:	9317      	str	r3, [sp, #92]	; 0x5c
 80074d0:	e7be      	b.n	8007450 <_strtod_l+0x30>
 80074d2:	2a2d      	cmp	r2, #45	; 0x2d
 80074d4:	d1c7      	bne.n	8007466 <_strtod_l+0x46>
 80074d6:	2201      	movs	r2, #1
 80074d8:	920a      	str	r2, [sp, #40]	; 0x28
 80074da:	1c5a      	adds	r2, r3, #1
 80074dc:	9217      	str	r2, [sp, #92]	; 0x5c
 80074de:	785b      	ldrb	r3, [r3, #1]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1c2      	bne.n	800746a <_strtod_l+0x4a>
 80074e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074e6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	f040 856e 	bne.w	8007fcc <_strtod_l+0xbac>
 80074f0:	4652      	mov	r2, sl
 80074f2:	465b      	mov	r3, fp
 80074f4:	e7e1      	b.n	80074ba <_strtod_l+0x9a>
 80074f6:	2200      	movs	r2, #0
 80074f8:	e7ee      	b.n	80074d8 <_strtod_l+0xb8>
 80074fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80074fc:	b13a      	cbz	r2, 800750e <_strtod_l+0xee>
 80074fe:	2135      	movs	r1, #53	; 0x35
 8007500:	a81a      	add	r0, sp, #104	; 0x68
 8007502:	f002 ff04 	bl	800a30e <__copybits>
 8007506:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007508:	4620      	mov	r0, r4
 800750a:	f002 fac3 	bl	8009a94 <_Bfree>
 800750e:	3f01      	subs	r7, #1
 8007510:	2f04      	cmp	r7, #4
 8007512:	d806      	bhi.n	8007522 <_strtod_l+0x102>
 8007514:	e8df f007 	tbb	[pc, r7]
 8007518:	1714030a 	.word	0x1714030a
 800751c:	0a          	.byte	0x0a
 800751d:	00          	.byte	0x00
 800751e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007522:	0728      	lsls	r0, r5, #28
 8007524:	d5c0      	bpl.n	80074a8 <_strtod_l+0x88>
 8007526:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800752a:	e7bd      	b.n	80074a8 <_strtod_l+0x88>
 800752c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007530:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007532:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007536:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800753a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800753e:	e7f0      	b.n	8007522 <_strtod_l+0x102>
 8007540:	f8df b180 	ldr.w	fp, [pc, #384]	; 80076c4 <_strtod_l+0x2a4>
 8007544:	e7ed      	b.n	8007522 <_strtod_l+0x102>
 8007546:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800754a:	f04f 3aff 	mov.w	sl, #4294967295
 800754e:	e7e8      	b.n	8007522 <_strtod_l+0x102>
 8007550:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007552:	1c5a      	adds	r2, r3, #1
 8007554:	9217      	str	r2, [sp, #92]	; 0x5c
 8007556:	785b      	ldrb	r3, [r3, #1]
 8007558:	2b30      	cmp	r3, #48	; 0x30
 800755a:	d0f9      	beq.n	8007550 <_strtod_l+0x130>
 800755c:	2b00      	cmp	r3, #0
 800755e:	d0a3      	beq.n	80074a8 <_strtod_l+0x88>
 8007560:	2301      	movs	r3, #1
 8007562:	f04f 0900 	mov.w	r9, #0
 8007566:	9304      	str	r3, [sp, #16]
 8007568:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800756a:	9308      	str	r3, [sp, #32]
 800756c:	f8cd 901c 	str.w	r9, [sp, #28]
 8007570:	464f      	mov	r7, r9
 8007572:	220a      	movs	r2, #10
 8007574:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007576:	7806      	ldrb	r6, [r0, #0]
 8007578:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800757c:	b2d9      	uxtb	r1, r3
 800757e:	2909      	cmp	r1, #9
 8007580:	d92a      	bls.n	80075d8 <_strtod_l+0x1b8>
 8007582:	9905      	ldr	r1, [sp, #20]
 8007584:	462a      	mov	r2, r5
 8007586:	f003 f9b2 	bl	800a8ee <strncmp>
 800758a:	b398      	cbz	r0, 80075f4 <_strtod_l+0x1d4>
 800758c:	2000      	movs	r0, #0
 800758e:	4632      	mov	r2, r6
 8007590:	463d      	mov	r5, r7
 8007592:	9005      	str	r0, [sp, #20]
 8007594:	4603      	mov	r3, r0
 8007596:	2a65      	cmp	r2, #101	; 0x65
 8007598:	d001      	beq.n	800759e <_strtod_l+0x17e>
 800759a:	2a45      	cmp	r2, #69	; 0x45
 800759c:	d118      	bne.n	80075d0 <_strtod_l+0x1b0>
 800759e:	b91d      	cbnz	r5, 80075a8 <_strtod_l+0x188>
 80075a0:	9a04      	ldr	r2, [sp, #16]
 80075a2:	4302      	orrs	r2, r0
 80075a4:	d09e      	beq.n	80074e4 <_strtod_l+0xc4>
 80075a6:	2500      	movs	r5, #0
 80075a8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80075ac:	f108 0201 	add.w	r2, r8, #1
 80075b0:	9217      	str	r2, [sp, #92]	; 0x5c
 80075b2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80075b6:	2a2b      	cmp	r2, #43	; 0x2b
 80075b8:	d075      	beq.n	80076a6 <_strtod_l+0x286>
 80075ba:	2a2d      	cmp	r2, #45	; 0x2d
 80075bc:	d07b      	beq.n	80076b6 <_strtod_l+0x296>
 80075be:	f04f 0c00 	mov.w	ip, #0
 80075c2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80075c6:	2909      	cmp	r1, #9
 80075c8:	f240 8082 	bls.w	80076d0 <_strtod_l+0x2b0>
 80075cc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80075d0:	2600      	movs	r6, #0
 80075d2:	e09d      	b.n	8007710 <_strtod_l+0x2f0>
 80075d4:	2300      	movs	r3, #0
 80075d6:	e7c4      	b.n	8007562 <_strtod_l+0x142>
 80075d8:	2f08      	cmp	r7, #8
 80075da:	bfd8      	it	le
 80075dc:	9907      	ldrle	r1, [sp, #28]
 80075de:	f100 0001 	add.w	r0, r0, #1
 80075e2:	bfda      	itte	le
 80075e4:	fb02 3301 	mlale	r3, r2, r1, r3
 80075e8:	9307      	strle	r3, [sp, #28]
 80075ea:	fb02 3909 	mlagt	r9, r2, r9, r3
 80075ee:	3701      	adds	r7, #1
 80075f0:	9017      	str	r0, [sp, #92]	; 0x5c
 80075f2:	e7bf      	b.n	8007574 <_strtod_l+0x154>
 80075f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80075f6:	195a      	adds	r2, r3, r5
 80075f8:	9217      	str	r2, [sp, #92]	; 0x5c
 80075fa:	5d5a      	ldrb	r2, [r3, r5]
 80075fc:	2f00      	cmp	r7, #0
 80075fe:	d037      	beq.n	8007670 <_strtod_l+0x250>
 8007600:	9005      	str	r0, [sp, #20]
 8007602:	463d      	mov	r5, r7
 8007604:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007608:	2b09      	cmp	r3, #9
 800760a:	d912      	bls.n	8007632 <_strtod_l+0x212>
 800760c:	2301      	movs	r3, #1
 800760e:	e7c2      	b.n	8007596 <_strtod_l+0x176>
 8007610:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007612:	1c5a      	adds	r2, r3, #1
 8007614:	9217      	str	r2, [sp, #92]	; 0x5c
 8007616:	785a      	ldrb	r2, [r3, #1]
 8007618:	3001      	adds	r0, #1
 800761a:	2a30      	cmp	r2, #48	; 0x30
 800761c:	d0f8      	beq.n	8007610 <_strtod_l+0x1f0>
 800761e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007622:	2b08      	cmp	r3, #8
 8007624:	f200 84d9 	bhi.w	8007fda <_strtod_l+0xbba>
 8007628:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800762a:	9005      	str	r0, [sp, #20]
 800762c:	2000      	movs	r0, #0
 800762e:	9308      	str	r3, [sp, #32]
 8007630:	4605      	mov	r5, r0
 8007632:	3a30      	subs	r2, #48	; 0x30
 8007634:	f100 0301 	add.w	r3, r0, #1
 8007638:	d014      	beq.n	8007664 <_strtod_l+0x244>
 800763a:	9905      	ldr	r1, [sp, #20]
 800763c:	4419      	add	r1, r3
 800763e:	9105      	str	r1, [sp, #20]
 8007640:	462b      	mov	r3, r5
 8007642:	eb00 0e05 	add.w	lr, r0, r5
 8007646:	210a      	movs	r1, #10
 8007648:	4573      	cmp	r3, lr
 800764a:	d113      	bne.n	8007674 <_strtod_l+0x254>
 800764c:	182b      	adds	r3, r5, r0
 800764e:	2b08      	cmp	r3, #8
 8007650:	f105 0501 	add.w	r5, r5, #1
 8007654:	4405      	add	r5, r0
 8007656:	dc1c      	bgt.n	8007692 <_strtod_l+0x272>
 8007658:	9907      	ldr	r1, [sp, #28]
 800765a:	230a      	movs	r3, #10
 800765c:	fb03 2301 	mla	r3, r3, r1, r2
 8007660:	9307      	str	r3, [sp, #28]
 8007662:	2300      	movs	r3, #0
 8007664:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007666:	1c51      	adds	r1, r2, #1
 8007668:	9117      	str	r1, [sp, #92]	; 0x5c
 800766a:	7852      	ldrb	r2, [r2, #1]
 800766c:	4618      	mov	r0, r3
 800766e:	e7c9      	b.n	8007604 <_strtod_l+0x1e4>
 8007670:	4638      	mov	r0, r7
 8007672:	e7d2      	b.n	800761a <_strtod_l+0x1fa>
 8007674:	2b08      	cmp	r3, #8
 8007676:	dc04      	bgt.n	8007682 <_strtod_l+0x262>
 8007678:	9e07      	ldr	r6, [sp, #28]
 800767a:	434e      	muls	r6, r1
 800767c:	9607      	str	r6, [sp, #28]
 800767e:	3301      	adds	r3, #1
 8007680:	e7e2      	b.n	8007648 <_strtod_l+0x228>
 8007682:	f103 0c01 	add.w	ip, r3, #1
 8007686:	f1bc 0f10 	cmp.w	ip, #16
 800768a:	bfd8      	it	le
 800768c:	fb01 f909 	mulle.w	r9, r1, r9
 8007690:	e7f5      	b.n	800767e <_strtod_l+0x25e>
 8007692:	2d10      	cmp	r5, #16
 8007694:	bfdc      	itt	le
 8007696:	230a      	movle	r3, #10
 8007698:	fb03 2909 	mlale	r9, r3, r9, r2
 800769c:	e7e1      	b.n	8007662 <_strtod_l+0x242>
 800769e:	2300      	movs	r3, #0
 80076a0:	9305      	str	r3, [sp, #20]
 80076a2:	2301      	movs	r3, #1
 80076a4:	e77c      	b.n	80075a0 <_strtod_l+0x180>
 80076a6:	f04f 0c00 	mov.w	ip, #0
 80076aa:	f108 0202 	add.w	r2, r8, #2
 80076ae:	9217      	str	r2, [sp, #92]	; 0x5c
 80076b0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80076b4:	e785      	b.n	80075c2 <_strtod_l+0x1a2>
 80076b6:	f04f 0c01 	mov.w	ip, #1
 80076ba:	e7f6      	b.n	80076aa <_strtod_l+0x28a>
 80076bc:	0800adf0 	.word	0x0800adf0
 80076c0:	0800ac48 	.word	0x0800ac48
 80076c4:	7ff00000 	.word	0x7ff00000
 80076c8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80076ca:	1c51      	adds	r1, r2, #1
 80076cc:	9117      	str	r1, [sp, #92]	; 0x5c
 80076ce:	7852      	ldrb	r2, [r2, #1]
 80076d0:	2a30      	cmp	r2, #48	; 0x30
 80076d2:	d0f9      	beq.n	80076c8 <_strtod_l+0x2a8>
 80076d4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80076d8:	2908      	cmp	r1, #8
 80076da:	f63f af79 	bhi.w	80075d0 <_strtod_l+0x1b0>
 80076de:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80076e2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80076e4:	9206      	str	r2, [sp, #24]
 80076e6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80076e8:	1c51      	adds	r1, r2, #1
 80076ea:	9117      	str	r1, [sp, #92]	; 0x5c
 80076ec:	7852      	ldrb	r2, [r2, #1]
 80076ee:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80076f2:	2e09      	cmp	r6, #9
 80076f4:	d937      	bls.n	8007766 <_strtod_l+0x346>
 80076f6:	9e06      	ldr	r6, [sp, #24]
 80076f8:	1b89      	subs	r1, r1, r6
 80076fa:	2908      	cmp	r1, #8
 80076fc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007700:	dc02      	bgt.n	8007708 <_strtod_l+0x2e8>
 8007702:	4576      	cmp	r6, lr
 8007704:	bfa8      	it	ge
 8007706:	4676      	movge	r6, lr
 8007708:	f1bc 0f00 	cmp.w	ip, #0
 800770c:	d000      	beq.n	8007710 <_strtod_l+0x2f0>
 800770e:	4276      	negs	r6, r6
 8007710:	2d00      	cmp	r5, #0
 8007712:	d14d      	bne.n	80077b0 <_strtod_l+0x390>
 8007714:	9904      	ldr	r1, [sp, #16]
 8007716:	4301      	orrs	r1, r0
 8007718:	f47f aec6 	bne.w	80074a8 <_strtod_l+0x88>
 800771c:	2b00      	cmp	r3, #0
 800771e:	f47f aee1 	bne.w	80074e4 <_strtod_l+0xc4>
 8007722:	2a69      	cmp	r2, #105	; 0x69
 8007724:	d027      	beq.n	8007776 <_strtod_l+0x356>
 8007726:	dc24      	bgt.n	8007772 <_strtod_l+0x352>
 8007728:	2a49      	cmp	r2, #73	; 0x49
 800772a:	d024      	beq.n	8007776 <_strtod_l+0x356>
 800772c:	2a4e      	cmp	r2, #78	; 0x4e
 800772e:	f47f aed9 	bne.w	80074e4 <_strtod_l+0xc4>
 8007732:	499f      	ldr	r1, [pc, #636]	; (80079b0 <_strtod_l+0x590>)
 8007734:	a817      	add	r0, sp, #92	; 0x5c
 8007736:	f002 f837 	bl	80097a8 <__match>
 800773a:	2800      	cmp	r0, #0
 800773c:	f43f aed2 	beq.w	80074e4 <_strtod_l+0xc4>
 8007740:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007742:	781b      	ldrb	r3, [r3, #0]
 8007744:	2b28      	cmp	r3, #40	; 0x28
 8007746:	d12d      	bne.n	80077a4 <_strtod_l+0x384>
 8007748:	499a      	ldr	r1, [pc, #616]	; (80079b4 <_strtod_l+0x594>)
 800774a:	aa1a      	add	r2, sp, #104	; 0x68
 800774c:	a817      	add	r0, sp, #92	; 0x5c
 800774e:	f002 f83f 	bl	80097d0 <__hexnan>
 8007752:	2805      	cmp	r0, #5
 8007754:	d126      	bne.n	80077a4 <_strtod_l+0x384>
 8007756:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007758:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800775c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007760:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007764:	e6a0      	b.n	80074a8 <_strtod_l+0x88>
 8007766:	210a      	movs	r1, #10
 8007768:	fb01 2e0e 	mla	lr, r1, lr, r2
 800776c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007770:	e7b9      	b.n	80076e6 <_strtod_l+0x2c6>
 8007772:	2a6e      	cmp	r2, #110	; 0x6e
 8007774:	e7db      	b.n	800772e <_strtod_l+0x30e>
 8007776:	4990      	ldr	r1, [pc, #576]	; (80079b8 <_strtod_l+0x598>)
 8007778:	a817      	add	r0, sp, #92	; 0x5c
 800777a:	f002 f815 	bl	80097a8 <__match>
 800777e:	2800      	cmp	r0, #0
 8007780:	f43f aeb0 	beq.w	80074e4 <_strtod_l+0xc4>
 8007784:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007786:	498d      	ldr	r1, [pc, #564]	; (80079bc <_strtod_l+0x59c>)
 8007788:	3b01      	subs	r3, #1
 800778a:	a817      	add	r0, sp, #92	; 0x5c
 800778c:	9317      	str	r3, [sp, #92]	; 0x5c
 800778e:	f002 f80b 	bl	80097a8 <__match>
 8007792:	b910      	cbnz	r0, 800779a <_strtod_l+0x37a>
 8007794:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007796:	3301      	adds	r3, #1
 8007798:	9317      	str	r3, [sp, #92]	; 0x5c
 800779a:	f8df b230 	ldr.w	fp, [pc, #560]	; 80079cc <_strtod_l+0x5ac>
 800779e:	f04f 0a00 	mov.w	sl, #0
 80077a2:	e681      	b.n	80074a8 <_strtod_l+0x88>
 80077a4:	4886      	ldr	r0, [pc, #536]	; (80079c0 <_strtod_l+0x5a0>)
 80077a6:	f003 f847 	bl	800a838 <nan>
 80077aa:	ec5b ab10 	vmov	sl, fp, d0
 80077ae:	e67b      	b.n	80074a8 <_strtod_l+0x88>
 80077b0:	9b05      	ldr	r3, [sp, #20]
 80077b2:	9807      	ldr	r0, [sp, #28]
 80077b4:	1af3      	subs	r3, r6, r3
 80077b6:	2f00      	cmp	r7, #0
 80077b8:	bf08      	it	eq
 80077ba:	462f      	moveq	r7, r5
 80077bc:	2d10      	cmp	r5, #16
 80077be:	9306      	str	r3, [sp, #24]
 80077c0:	46a8      	mov	r8, r5
 80077c2:	bfa8      	it	ge
 80077c4:	f04f 0810 	movge.w	r8, #16
 80077c8:	f7f8 febc 	bl	8000544 <__aeabi_ui2d>
 80077cc:	2d09      	cmp	r5, #9
 80077ce:	4682      	mov	sl, r0
 80077d0:	468b      	mov	fp, r1
 80077d2:	dd13      	ble.n	80077fc <_strtod_l+0x3dc>
 80077d4:	4b7b      	ldr	r3, [pc, #492]	; (80079c4 <_strtod_l+0x5a4>)
 80077d6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80077da:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80077de:	f7f8 ff2b 	bl	8000638 <__aeabi_dmul>
 80077e2:	4682      	mov	sl, r0
 80077e4:	4648      	mov	r0, r9
 80077e6:	468b      	mov	fp, r1
 80077e8:	f7f8 feac 	bl	8000544 <__aeabi_ui2d>
 80077ec:	4602      	mov	r2, r0
 80077ee:	460b      	mov	r3, r1
 80077f0:	4650      	mov	r0, sl
 80077f2:	4659      	mov	r1, fp
 80077f4:	f7f8 fd6a 	bl	80002cc <__adddf3>
 80077f8:	4682      	mov	sl, r0
 80077fa:	468b      	mov	fp, r1
 80077fc:	2d0f      	cmp	r5, #15
 80077fe:	dc38      	bgt.n	8007872 <_strtod_l+0x452>
 8007800:	9b06      	ldr	r3, [sp, #24]
 8007802:	2b00      	cmp	r3, #0
 8007804:	f43f ae50 	beq.w	80074a8 <_strtod_l+0x88>
 8007808:	dd24      	ble.n	8007854 <_strtod_l+0x434>
 800780a:	2b16      	cmp	r3, #22
 800780c:	dc0b      	bgt.n	8007826 <_strtod_l+0x406>
 800780e:	496d      	ldr	r1, [pc, #436]	; (80079c4 <_strtod_l+0x5a4>)
 8007810:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007814:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007818:	4652      	mov	r2, sl
 800781a:	465b      	mov	r3, fp
 800781c:	f7f8 ff0c 	bl	8000638 <__aeabi_dmul>
 8007820:	4682      	mov	sl, r0
 8007822:	468b      	mov	fp, r1
 8007824:	e640      	b.n	80074a8 <_strtod_l+0x88>
 8007826:	9a06      	ldr	r2, [sp, #24]
 8007828:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800782c:	4293      	cmp	r3, r2
 800782e:	db20      	blt.n	8007872 <_strtod_l+0x452>
 8007830:	4c64      	ldr	r4, [pc, #400]	; (80079c4 <_strtod_l+0x5a4>)
 8007832:	f1c5 050f 	rsb	r5, r5, #15
 8007836:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800783a:	4652      	mov	r2, sl
 800783c:	465b      	mov	r3, fp
 800783e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007842:	f7f8 fef9 	bl	8000638 <__aeabi_dmul>
 8007846:	9b06      	ldr	r3, [sp, #24]
 8007848:	1b5d      	subs	r5, r3, r5
 800784a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800784e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007852:	e7e3      	b.n	800781c <_strtod_l+0x3fc>
 8007854:	9b06      	ldr	r3, [sp, #24]
 8007856:	3316      	adds	r3, #22
 8007858:	db0b      	blt.n	8007872 <_strtod_l+0x452>
 800785a:	9b05      	ldr	r3, [sp, #20]
 800785c:	1b9e      	subs	r6, r3, r6
 800785e:	4b59      	ldr	r3, [pc, #356]	; (80079c4 <_strtod_l+0x5a4>)
 8007860:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007864:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007868:	4650      	mov	r0, sl
 800786a:	4659      	mov	r1, fp
 800786c:	f7f9 f80e 	bl	800088c <__aeabi_ddiv>
 8007870:	e7d6      	b.n	8007820 <_strtod_l+0x400>
 8007872:	9b06      	ldr	r3, [sp, #24]
 8007874:	eba5 0808 	sub.w	r8, r5, r8
 8007878:	4498      	add	r8, r3
 800787a:	f1b8 0f00 	cmp.w	r8, #0
 800787e:	dd74      	ble.n	800796a <_strtod_l+0x54a>
 8007880:	f018 030f 	ands.w	r3, r8, #15
 8007884:	d00a      	beq.n	800789c <_strtod_l+0x47c>
 8007886:	494f      	ldr	r1, [pc, #316]	; (80079c4 <_strtod_l+0x5a4>)
 8007888:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800788c:	4652      	mov	r2, sl
 800788e:	465b      	mov	r3, fp
 8007890:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007894:	f7f8 fed0 	bl	8000638 <__aeabi_dmul>
 8007898:	4682      	mov	sl, r0
 800789a:	468b      	mov	fp, r1
 800789c:	f038 080f 	bics.w	r8, r8, #15
 80078a0:	d04f      	beq.n	8007942 <_strtod_l+0x522>
 80078a2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80078a6:	dd22      	ble.n	80078ee <_strtod_l+0x4ce>
 80078a8:	2500      	movs	r5, #0
 80078aa:	462e      	mov	r6, r5
 80078ac:	9507      	str	r5, [sp, #28]
 80078ae:	9505      	str	r5, [sp, #20]
 80078b0:	2322      	movs	r3, #34	; 0x22
 80078b2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80079cc <_strtod_l+0x5ac>
 80078b6:	6023      	str	r3, [r4, #0]
 80078b8:	f04f 0a00 	mov.w	sl, #0
 80078bc:	9b07      	ldr	r3, [sp, #28]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f43f adf2 	beq.w	80074a8 <_strtod_l+0x88>
 80078c4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80078c6:	4620      	mov	r0, r4
 80078c8:	f002 f8e4 	bl	8009a94 <_Bfree>
 80078cc:	9905      	ldr	r1, [sp, #20]
 80078ce:	4620      	mov	r0, r4
 80078d0:	f002 f8e0 	bl	8009a94 <_Bfree>
 80078d4:	4631      	mov	r1, r6
 80078d6:	4620      	mov	r0, r4
 80078d8:	f002 f8dc 	bl	8009a94 <_Bfree>
 80078dc:	9907      	ldr	r1, [sp, #28]
 80078de:	4620      	mov	r0, r4
 80078e0:	f002 f8d8 	bl	8009a94 <_Bfree>
 80078e4:	4629      	mov	r1, r5
 80078e6:	4620      	mov	r0, r4
 80078e8:	f002 f8d4 	bl	8009a94 <_Bfree>
 80078ec:	e5dc      	b.n	80074a8 <_strtod_l+0x88>
 80078ee:	4b36      	ldr	r3, [pc, #216]	; (80079c8 <_strtod_l+0x5a8>)
 80078f0:	9304      	str	r3, [sp, #16]
 80078f2:	2300      	movs	r3, #0
 80078f4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80078f8:	4650      	mov	r0, sl
 80078fa:	4659      	mov	r1, fp
 80078fc:	4699      	mov	r9, r3
 80078fe:	f1b8 0f01 	cmp.w	r8, #1
 8007902:	dc21      	bgt.n	8007948 <_strtod_l+0x528>
 8007904:	b10b      	cbz	r3, 800790a <_strtod_l+0x4ea>
 8007906:	4682      	mov	sl, r0
 8007908:	468b      	mov	fp, r1
 800790a:	4b2f      	ldr	r3, [pc, #188]	; (80079c8 <_strtod_l+0x5a8>)
 800790c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007910:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007914:	4652      	mov	r2, sl
 8007916:	465b      	mov	r3, fp
 8007918:	e9d9 0100 	ldrd	r0, r1, [r9]
 800791c:	f7f8 fe8c 	bl	8000638 <__aeabi_dmul>
 8007920:	4b2a      	ldr	r3, [pc, #168]	; (80079cc <_strtod_l+0x5ac>)
 8007922:	460a      	mov	r2, r1
 8007924:	400b      	ands	r3, r1
 8007926:	492a      	ldr	r1, [pc, #168]	; (80079d0 <_strtod_l+0x5b0>)
 8007928:	428b      	cmp	r3, r1
 800792a:	4682      	mov	sl, r0
 800792c:	d8bc      	bhi.n	80078a8 <_strtod_l+0x488>
 800792e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007932:	428b      	cmp	r3, r1
 8007934:	bf86      	itte	hi
 8007936:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80079d4 <_strtod_l+0x5b4>
 800793a:	f04f 3aff 	movhi.w	sl, #4294967295
 800793e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007942:	2300      	movs	r3, #0
 8007944:	9304      	str	r3, [sp, #16]
 8007946:	e084      	b.n	8007a52 <_strtod_l+0x632>
 8007948:	f018 0f01 	tst.w	r8, #1
 800794c:	d005      	beq.n	800795a <_strtod_l+0x53a>
 800794e:	9b04      	ldr	r3, [sp, #16]
 8007950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007954:	f7f8 fe70 	bl	8000638 <__aeabi_dmul>
 8007958:	2301      	movs	r3, #1
 800795a:	9a04      	ldr	r2, [sp, #16]
 800795c:	3208      	adds	r2, #8
 800795e:	f109 0901 	add.w	r9, r9, #1
 8007962:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007966:	9204      	str	r2, [sp, #16]
 8007968:	e7c9      	b.n	80078fe <_strtod_l+0x4de>
 800796a:	d0ea      	beq.n	8007942 <_strtod_l+0x522>
 800796c:	f1c8 0800 	rsb	r8, r8, #0
 8007970:	f018 020f 	ands.w	r2, r8, #15
 8007974:	d00a      	beq.n	800798c <_strtod_l+0x56c>
 8007976:	4b13      	ldr	r3, [pc, #76]	; (80079c4 <_strtod_l+0x5a4>)
 8007978:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800797c:	4650      	mov	r0, sl
 800797e:	4659      	mov	r1, fp
 8007980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007984:	f7f8 ff82 	bl	800088c <__aeabi_ddiv>
 8007988:	4682      	mov	sl, r0
 800798a:	468b      	mov	fp, r1
 800798c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007990:	d0d7      	beq.n	8007942 <_strtod_l+0x522>
 8007992:	f1b8 0f1f 	cmp.w	r8, #31
 8007996:	dd1f      	ble.n	80079d8 <_strtod_l+0x5b8>
 8007998:	2500      	movs	r5, #0
 800799a:	462e      	mov	r6, r5
 800799c:	9507      	str	r5, [sp, #28]
 800799e:	9505      	str	r5, [sp, #20]
 80079a0:	2322      	movs	r3, #34	; 0x22
 80079a2:	f04f 0a00 	mov.w	sl, #0
 80079a6:	f04f 0b00 	mov.w	fp, #0
 80079aa:	6023      	str	r3, [r4, #0]
 80079ac:	e786      	b.n	80078bc <_strtod_l+0x49c>
 80079ae:	bf00      	nop
 80079b0:	0800ac21 	.word	0x0800ac21
 80079b4:	0800ac5c 	.word	0x0800ac5c
 80079b8:	0800ac19 	.word	0x0800ac19
 80079bc:	0800ac9b 	.word	0x0800ac9b
 80079c0:	0800afa8 	.word	0x0800afa8
 80079c4:	0800ae88 	.word	0x0800ae88
 80079c8:	0800ae60 	.word	0x0800ae60
 80079cc:	7ff00000 	.word	0x7ff00000
 80079d0:	7ca00000 	.word	0x7ca00000
 80079d4:	7fefffff 	.word	0x7fefffff
 80079d8:	f018 0310 	ands.w	r3, r8, #16
 80079dc:	bf18      	it	ne
 80079de:	236a      	movne	r3, #106	; 0x6a
 80079e0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007d90 <_strtod_l+0x970>
 80079e4:	9304      	str	r3, [sp, #16]
 80079e6:	4650      	mov	r0, sl
 80079e8:	4659      	mov	r1, fp
 80079ea:	2300      	movs	r3, #0
 80079ec:	f018 0f01 	tst.w	r8, #1
 80079f0:	d004      	beq.n	80079fc <_strtod_l+0x5dc>
 80079f2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80079f6:	f7f8 fe1f 	bl	8000638 <__aeabi_dmul>
 80079fa:	2301      	movs	r3, #1
 80079fc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007a00:	f109 0908 	add.w	r9, r9, #8
 8007a04:	d1f2      	bne.n	80079ec <_strtod_l+0x5cc>
 8007a06:	b10b      	cbz	r3, 8007a0c <_strtod_l+0x5ec>
 8007a08:	4682      	mov	sl, r0
 8007a0a:	468b      	mov	fp, r1
 8007a0c:	9b04      	ldr	r3, [sp, #16]
 8007a0e:	b1c3      	cbz	r3, 8007a42 <_strtod_l+0x622>
 8007a10:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007a14:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	4659      	mov	r1, fp
 8007a1c:	dd11      	ble.n	8007a42 <_strtod_l+0x622>
 8007a1e:	2b1f      	cmp	r3, #31
 8007a20:	f340 8124 	ble.w	8007c6c <_strtod_l+0x84c>
 8007a24:	2b34      	cmp	r3, #52	; 0x34
 8007a26:	bfde      	ittt	le
 8007a28:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007a2c:	f04f 33ff 	movle.w	r3, #4294967295
 8007a30:	fa03 f202 	lslle.w	r2, r3, r2
 8007a34:	f04f 0a00 	mov.w	sl, #0
 8007a38:	bfcc      	ite	gt
 8007a3a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007a3e:	ea02 0b01 	andle.w	fp, r2, r1
 8007a42:	2200      	movs	r2, #0
 8007a44:	2300      	movs	r3, #0
 8007a46:	4650      	mov	r0, sl
 8007a48:	4659      	mov	r1, fp
 8007a4a:	f7f9 f85d 	bl	8000b08 <__aeabi_dcmpeq>
 8007a4e:	2800      	cmp	r0, #0
 8007a50:	d1a2      	bne.n	8007998 <_strtod_l+0x578>
 8007a52:	9b07      	ldr	r3, [sp, #28]
 8007a54:	9300      	str	r3, [sp, #0]
 8007a56:	9908      	ldr	r1, [sp, #32]
 8007a58:	462b      	mov	r3, r5
 8007a5a:	463a      	mov	r2, r7
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	f002 f881 	bl	8009b64 <__s2b>
 8007a62:	9007      	str	r0, [sp, #28]
 8007a64:	2800      	cmp	r0, #0
 8007a66:	f43f af1f 	beq.w	80078a8 <_strtod_l+0x488>
 8007a6a:	9b05      	ldr	r3, [sp, #20]
 8007a6c:	1b9e      	subs	r6, r3, r6
 8007a6e:	9b06      	ldr	r3, [sp, #24]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	bfb4      	ite	lt
 8007a74:	4633      	movlt	r3, r6
 8007a76:	2300      	movge	r3, #0
 8007a78:	930c      	str	r3, [sp, #48]	; 0x30
 8007a7a:	9b06      	ldr	r3, [sp, #24]
 8007a7c:	2500      	movs	r5, #0
 8007a7e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007a82:	9312      	str	r3, [sp, #72]	; 0x48
 8007a84:	462e      	mov	r6, r5
 8007a86:	9b07      	ldr	r3, [sp, #28]
 8007a88:	4620      	mov	r0, r4
 8007a8a:	6859      	ldr	r1, [r3, #4]
 8007a8c:	f001 ffc2 	bl	8009a14 <_Balloc>
 8007a90:	9005      	str	r0, [sp, #20]
 8007a92:	2800      	cmp	r0, #0
 8007a94:	f43f af0c 	beq.w	80078b0 <_strtod_l+0x490>
 8007a98:	9b07      	ldr	r3, [sp, #28]
 8007a9a:	691a      	ldr	r2, [r3, #16]
 8007a9c:	3202      	adds	r2, #2
 8007a9e:	f103 010c 	add.w	r1, r3, #12
 8007aa2:	0092      	lsls	r2, r2, #2
 8007aa4:	300c      	adds	r0, #12
 8007aa6:	f7ff f807 	bl	8006ab8 <memcpy>
 8007aaa:	ec4b ab10 	vmov	d0, sl, fp
 8007aae:	aa1a      	add	r2, sp, #104	; 0x68
 8007ab0:	a919      	add	r1, sp, #100	; 0x64
 8007ab2:	4620      	mov	r0, r4
 8007ab4:	f002 fb9c 	bl	800a1f0 <__d2b>
 8007ab8:	ec4b ab18 	vmov	d8, sl, fp
 8007abc:	9018      	str	r0, [sp, #96]	; 0x60
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	f43f aef6 	beq.w	80078b0 <_strtod_l+0x490>
 8007ac4:	2101      	movs	r1, #1
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	f002 f8e6 	bl	8009c98 <__i2b>
 8007acc:	4606      	mov	r6, r0
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	f43f aeee 	beq.w	80078b0 <_strtod_l+0x490>
 8007ad4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ad6:	9904      	ldr	r1, [sp, #16]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	bfab      	itete	ge
 8007adc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8007ade:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007ae0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007ae2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8007ae6:	bfac      	ite	ge
 8007ae8:	eb03 0902 	addge.w	r9, r3, r2
 8007aec:	1ad7      	sublt	r7, r2, r3
 8007aee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007af0:	eba3 0801 	sub.w	r8, r3, r1
 8007af4:	4490      	add	r8, r2
 8007af6:	4ba1      	ldr	r3, [pc, #644]	; (8007d7c <_strtod_l+0x95c>)
 8007af8:	f108 38ff 	add.w	r8, r8, #4294967295
 8007afc:	4598      	cmp	r8, r3
 8007afe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007b02:	f280 80c7 	bge.w	8007c94 <_strtod_l+0x874>
 8007b06:	eba3 0308 	sub.w	r3, r3, r8
 8007b0a:	2b1f      	cmp	r3, #31
 8007b0c:	eba2 0203 	sub.w	r2, r2, r3
 8007b10:	f04f 0101 	mov.w	r1, #1
 8007b14:	f300 80b1 	bgt.w	8007c7a <_strtod_l+0x85a>
 8007b18:	fa01 f303 	lsl.w	r3, r1, r3
 8007b1c:	930d      	str	r3, [sp, #52]	; 0x34
 8007b1e:	2300      	movs	r3, #0
 8007b20:	9308      	str	r3, [sp, #32]
 8007b22:	eb09 0802 	add.w	r8, r9, r2
 8007b26:	9b04      	ldr	r3, [sp, #16]
 8007b28:	45c1      	cmp	r9, r8
 8007b2a:	4417      	add	r7, r2
 8007b2c:	441f      	add	r7, r3
 8007b2e:	464b      	mov	r3, r9
 8007b30:	bfa8      	it	ge
 8007b32:	4643      	movge	r3, r8
 8007b34:	42bb      	cmp	r3, r7
 8007b36:	bfa8      	it	ge
 8007b38:	463b      	movge	r3, r7
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	bfc2      	ittt	gt
 8007b3e:	eba8 0803 	subgt.w	r8, r8, r3
 8007b42:	1aff      	subgt	r7, r7, r3
 8007b44:	eba9 0903 	subgt.w	r9, r9, r3
 8007b48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	dd17      	ble.n	8007b7e <_strtod_l+0x75e>
 8007b4e:	4631      	mov	r1, r6
 8007b50:	461a      	mov	r2, r3
 8007b52:	4620      	mov	r0, r4
 8007b54:	f002 f960 	bl	8009e18 <__pow5mult>
 8007b58:	4606      	mov	r6, r0
 8007b5a:	2800      	cmp	r0, #0
 8007b5c:	f43f aea8 	beq.w	80078b0 <_strtod_l+0x490>
 8007b60:	4601      	mov	r1, r0
 8007b62:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007b64:	4620      	mov	r0, r4
 8007b66:	f002 f8ad 	bl	8009cc4 <__multiply>
 8007b6a:	900b      	str	r0, [sp, #44]	; 0x2c
 8007b6c:	2800      	cmp	r0, #0
 8007b6e:	f43f ae9f 	beq.w	80078b0 <_strtod_l+0x490>
 8007b72:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007b74:	4620      	mov	r0, r4
 8007b76:	f001 ff8d 	bl	8009a94 <_Bfree>
 8007b7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b7c:	9318      	str	r3, [sp, #96]	; 0x60
 8007b7e:	f1b8 0f00 	cmp.w	r8, #0
 8007b82:	f300 808c 	bgt.w	8007c9e <_strtod_l+0x87e>
 8007b86:	9b06      	ldr	r3, [sp, #24]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	dd08      	ble.n	8007b9e <_strtod_l+0x77e>
 8007b8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007b8e:	9905      	ldr	r1, [sp, #20]
 8007b90:	4620      	mov	r0, r4
 8007b92:	f002 f941 	bl	8009e18 <__pow5mult>
 8007b96:	9005      	str	r0, [sp, #20]
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	f43f ae89 	beq.w	80078b0 <_strtod_l+0x490>
 8007b9e:	2f00      	cmp	r7, #0
 8007ba0:	dd08      	ble.n	8007bb4 <_strtod_l+0x794>
 8007ba2:	9905      	ldr	r1, [sp, #20]
 8007ba4:	463a      	mov	r2, r7
 8007ba6:	4620      	mov	r0, r4
 8007ba8:	f002 f990 	bl	8009ecc <__lshift>
 8007bac:	9005      	str	r0, [sp, #20]
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	f43f ae7e 	beq.w	80078b0 <_strtod_l+0x490>
 8007bb4:	f1b9 0f00 	cmp.w	r9, #0
 8007bb8:	dd08      	ble.n	8007bcc <_strtod_l+0x7ac>
 8007bba:	4631      	mov	r1, r6
 8007bbc:	464a      	mov	r2, r9
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	f002 f984 	bl	8009ecc <__lshift>
 8007bc4:	4606      	mov	r6, r0
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	f43f ae72 	beq.w	80078b0 <_strtod_l+0x490>
 8007bcc:	9a05      	ldr	r2, [sp, #20]
 8007bce:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	f002 fa07 	bl	8009fe4 <__mdiff>
 8007bd6:	4605      	mov	r5, r0
 8007bd8:	2800      	cmp	r0, #0
 8007bda:	f43f ae69 	beq.w	80078b0 <_strtod_l+0x490>
 8007bde:	68c3      	ldr	r3, [r0, #12]
 8007be0:	930b      	str	r3, [sp, #44]	; 0x2c
 8007be2:	2300      	movs	r3, #0
 8007be4:	60c3      	str	r3, [r0, #12]
 8007be6:	4631      	mov	r1, r6
 8007be8:	f002 f9e0 	bl	8009fac <__mcmp>
 8007bec:	2800      	cmp	r0, #0
 8007bee:	da60      	bge.n	8007cb2 <_strtod_l+0x892>
 8007bf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bf2:	ea53 030a 	orrs.w	r3, r3, sl
 8007bf6:	f040 8082 	bne.w	8007cfe <_strtod_l+0x8de>
 8007bfa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d17d      	bne.n	8007cfe <_strtod_l+0x8de>
 8007c02:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007c06:	0d1b      	lsrs	r3, r3, #20
 8007c08:	051b      	lsls	r3, r3, #20
 8007c0a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007c0e:	d976      	bls.n	8007cfe <_strtod_l+0x8de>
 8007c10:	696b      	ldr	r3, [r5, #20]
 8007c12:	b913      	cbnz	r3, 8007c1a <_strtod_l+0x7fa>
 8007c14:	692b      	ldr	r3, [r5, #16]
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	dd71      	ble.n	8007cfe <_strtod_l+0x8de>
 8007c1a:	4629      	mov	r1, r5
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f002 f954 	bl	8009ecc <__lshift>
 8007c24:	4631      	mov	r1, r6
 8007c26:	4605      	mov	r5, r0
 8007c28:	f002 f9c0 	bl	8009fac <__mcmp>
 8007c2c:	2800      	cmp	r0, #0
 8007c2e:	dd66      	ble.n	8007cfe <_strtod_l+0x8de>
 8007c30:	9904      	ldr	r1, [sp, #16]
 8007c32:	4a53      	ldr	r2, [pc, #332]	; (8007d80 <_strtod_l+0x960>)
 8007c34:	465b      	mov	r3, fp
 8007c36:	2900      	cmp	r1, #0
 8007c38:	f000 8081 	beq.w	8007d3e <_strtod_l+0x91e>
 8007c3c:	ea02 010b 	and.w	r1, r2, fp
 8007c40:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007c44:	dc7b      	bgt.n	8007d3e <_strtod_l+0x91e>
 8007c46:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007c4a:	f77f aea9 	ble.w	80079a0 <_strtod_l+0x580>
 8007c4e:	4b4d      	ldr	r3, [pc, #308]	; (8007d84 <_strtod_l+0x964>)
 8007c50:	4650      	mov	r0, sl
 8007c52:	4659      	mov	r1, fp
 8007c54:	2200      	movs	r2, #0
 8007c56:	f7f8 fcef 	bl	8000638 <__aeabi_dmul>
 8007c5a:	460b      	mov	r3, r1
 8007c5c:	4303      	orrs	r3, r0
 8007c5e:	bf08      	it	eq
 8007c60:	2322      	moveq	r3, #34	; 0x22
 8007c62:	4682      	mov	sl, r0
 8007c64:	468b      	mov	fp, r1
 8007c66:	bf08      	it	eq
 8007c68:	6023      	streq	r3, [r4, #0]
 8007c6a:	e62b      	b.n	80078c4 <_strtod_l+0x4a4>
 8007c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007c70:	fa02 f303 	lsl.w	r3, r2, r3
 8007c74:	ea03 0a0a 	and.w	sl, r3, sl
 8007c78:	e6e3      	b.n	8007a42 <_strtod_l+0x622>
 8007c7a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007c7e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007c82:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007c86:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007c8a:	fa01 f308 	lsl.w	r3, r1, r8
 8007c8e:	9308      	str	r3, [sp, #32]
 8007c90:	910d      	str	r1, [sp, #52]	; 0x34
 8007c92:	e746      	b.n	8007b22 <_strtod_l+0x702>
 8007c94:	2300      	movs	r3, #0
 8007c96:	9308      	str	r3, [sp, #32]
 8007c98:	2301      	movs	r3, #1
 8007c9a:	930d      	str	r3, [sp, #52]	; 0x34
 8007c9c:	e741      	b.n	8007b22 <_strtod_l+0x702>
 8007c9e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ca0:	4642      	mov	r2, r8
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	f002 f912 	bl	8009ecc <__lshift>
 8007ca8:	9018      	str	r0, [sp, #96]	; 0x60
 8007caa:	2800      	cmp	r0, #0
 8007cac:	f47f af6b 	bne.w	8007b86 <_strtod_l+0x766>
 8007cb0:	e5fe      	b.n	80078b0 <_strtod_l+0x490>
 8007cb2:	465f      	mov	r7, fp
 8007cb4:	d16e      	bne.n	8007d94 <_strtod_l+0x974>
 8007cb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007cb8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007cbc:	b342      	cbz	r2, 8007d10 <_strtod_l+0x8f0>
 8007cbe:	4a32      	ldr	r2, [pc, #200]	; (8007d88 <_strtod_l+0x968>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d128      	bne.n	8007d16 <_strtod_l+0x8f6>
 8007cc4:	9b04      	ldr	r3, [sp, #16]
 8007cc6:	4651      	mov	r1, sl
 8007cc8:	b1eb      	cbz	r3, 8007d06 <_strtod_l+0x8e6>
 8007cca:	4b2d      	ldr	r3, [pc, #180]	; (8007d80 <_strtod_l+0x960>)
 8007ccc:	403b      	ands	r3, r7
 8007cce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8007cd6:	d819      	bhi.n	8007d0c <_strtod_l+0x8ec>
 8007cd8:	0d1b      	lsrs	r3, r3, #20
 8007cda:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007cde:	fa02 f303 	lsl.w	r3, r2, r3
 8007ce2:	4299      	cmp	r1, r3
 8007ce4:	d117      	bne.n	8007d16 <_strtod_l+0x8f6>
 8007ce6:	4b29      	ldr	r3, [pc, #164]	; (8007d8c <_strtod_l+0x96c>)
 8007ce8:	429f      	cmp	r7, r3
 8007cea:	d102      	bne.n	8007cf2 <_strtod_l+0x8d2>
 8007cec:	3101      	adds	r1, #1
 8007cee:	f43f addf 	beq.w	80078b0 <_strtod_l+0x490>
 8007cf2:	4b23      	ldr	r3, [pc, #140]	; (8007d80 <_strtod_l+0x960>)
 8007cf4:	403b      	ands	r3, r7
 8007cf6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007cfa:	f04f 0a00 	mov.w	sl, #0
 8007cfe:	9b04      	ldr	r3, [sp, #16]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d1a4      	bne.n	8007c4e <_strtod_l+0x82e>
 8007d04:	e5de      	b.n	80078c4 <_strtod_l+0x4a4>
 8007d06:	f04f 33ff 	mov.w	r3, #4294967295
 8007d0a:	e7ea      	b.n	8007ce2 <_strtod_l+0x8c2>
 8007d0c:	4613      	mov	r3, r2
 8007d0e:	e7e8      	b.n	8007ce2 <_strtod_l+0x8c2>
 8007d10:	ea53 030a 	orrs.w	r3, r3, sl
 8007d14:	d08c      	beq.n	8007c30 <_strtod_l+0x810>
 8007d16:	9b08      	ldr	r3, [sp, #32]
 8007d18:	b1db      	cbz	r3, 8007d52 <_strtod_l+0x932>
 8007d1a:	423b      	tst	r3, r7
 8007d1c:	d0ef      	beq.n	8007cfe <_strtod_l+0x8de>
 8007d1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d20:	9a04      	ldr	r2, [sp, #16]
 8007d22:	4650      	mov	r0, sl
 8007d24:	4659      	mov	r1, fp
 8007d26:	b1c3      	cbz	r3, 8007d5a <_strtod_l+0x93a>
 8007d28:	f7ff fb5e 	bl	80073e8 <sulp>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	460b      	mov	r3, r1
 8007d30:	ec51 0b18 	vmov	r0, r1, d8
 8007d34:	f7f8 faca 	bl	80002cc <__adddf3>
 8007d38:	4682      	mov	sl, r0
 8007d3a:	468b      	mov	fp, r1
 8007d3c:	e7df      	b.n	8007cfe <_strtod_l+0x8de>
 8007d3e:	4013      	ands	r3, r2
 8007d40:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007d44:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007d48:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007d4c:	f04f 3aff 	mov.w	sl, #4294967295
 8007d50:	e7d5      	b.n	8007cfe <_strtod_l+0x8de>
 8007d52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d54:	ea13 0f0a 	tst.w	r3, sl
 8007d58:	e7e0      	b.n	8007d1c <_strtod_l+0x8fc>
 8007d5a:	f7ff fb45 	bl	80073e8 <sulp>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	460b      	mov	r3, r1
 8007d62:	ec51 0b18 	vmov	r0, r1, d8
 8007d66:	f7f8 faaf 	bl	80002c8 <__aeabi_dsub>
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	4682      	mov	sl, r0
 8007d70:	468b      	mov	fp, r1
 8007d72:	f7f8 fec9 	bl	8000b08 <__aeabi_dcmpeq>
 8007d76:	2800      	cmp	r0, #0
 8007d78:	d0c1      	beq.n	8007cfe <_strtod_l+0x8de>
 8007d7a:	e611      	b.n	80079a0 <_strtod_l+0x580>
 8007d7c:	fffffc02 	.word	0xfffffc02
 8007d80:	7ff00000 	.word	0x7ff00000
 8007d84:	39500000 	.word	0x39500000
 8007d88:	000fffff 	.word	0x000fffff
 8007d8c:	7fefffff 	.word	0x7fefffff
 8007d90:	0800ac70 	.word	0x0800ac70
 8007d94:	4631      	mov	r1, r6
 8007d96:	4628      	mov	r0, r5
 8007d98:	f002 fa86 	bl	800a2a8 <__ratio>
 8007d9c:	ec59 8b10 	vmov	r8, r9, d0
 8007da0:	ee10 0a10 	vmov	r0, s0
 8007da4:	2200      	movs	r2, #0
 8007da6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007daa:	4649      	mov	r1, r9
 8007dac:	f7f8 fec0 	bl	8000b30 <__aeabi_dcmple>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	d07a      	beq.n	8007eaa <_strtod_l+0xa8a>
 8007db4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d04a      	beq.n	8007e50 <_strtod_l+0xa30>
 8007dba:	4b95      	ldr	r3, [pc, #596]	; (8008010 <_strtod_l+0xbf0>)
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007dc2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008010 <_strtod_l+0xbf0>
 8007dc6:	f04f 0800 	mov.w	r8, #0
 8007dca:	4b92      	ldr	r3, [pc, #584]	; (8008014 <_strtod_l+0xbf4>)
 8007dcc:	403b      	ands	r3, r7
 8007dce:	930d      	str	r3, [sp, #52]	; 0x34
 8007dd0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007dd2:	4b91      	ldr	r3, [pc, #580]	; (8008018 <_strtod_l+0xbf8>)
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	f040 80b0 	bne.w	8007f3a <_strtod_l+0xb1a>
 8007dda:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007dde:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007de2:	ec4b ab10 	vmov	d0, sl, fp
 8007de6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007dea:	f002 f985 	bl	800a0f8 <__ulp>
 8007dee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007df2:	ec53 2b10 	vmov	r2, r3, d0
 8007df6:	f7f8 fc1f 	bl	8000638 <__aeabi_dmul>
 8007dfa:	4652      	mov	r2, sl
 8007dfc:	465b      	mov	r3, fp
 8007dfe:	f7f8 fa65 	bl	80002cc <__adddf3>
 8007e02:	460b      	mov	r3, r1
 8007e04:	4983      	ldr	r1, [pc, #524]	; (8008014 <_strtod_l+0xbf4>)
 8007e06:	4a85      	ldr	r2, [pc, #532]	; (800801c <_strtod_l+0xbfc>)
 8007e08:	4019      	ands	r1, r3
 8007e0a:	4291      	cmp	r1, r2
 8007e0c:	4682      	mov	sl, r0
 8007e0e:	d960      	bls.n	8007ed2 <_strtod_l+0xab2>
 8007e10:	ee18 3a90 	vmov	r3, s17
 8007e14:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d104      	bne.n	8007e26 <_strtod_l+0xa06>
 8007e1c:	ee18 3a10 	vmov	r3, s16
 8007e20:	3301      	adds	r3, #1
 8007e22:	f43f ad45 	beq.w	80078b0 <_strtod_l+0x490>
 8007e26:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008028 <_strtod_l+0xc08>
 8007e2a:	f04f 3aff 	mov.w	sl, #4294967295
 8007e2e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007e30:	4620      	mov	r0, r4
 8007e32:	f001 fe2f 	bl	8009a94 <_Bfree>
 8007e36:	9905      	ldr	r1, [sp, #20]
 8007e38:	4620      	mov	r0, r4
 8007e3a:	f001 fe2b 	bl	8009a94 <_Bfree>
 8007e3e:	4631      	mov	r1, r6
 8007e40:	4620      	mov	r0, r4
 8007e42:	f001 fe27 	bl	8009a94 <_Bfree>
 8007e46:	4629      	mov	r1, r5
 8007e48:	4620      	mov	r0, r4
 8007e4a:	f001 fe23 	bl	8009a94 <_Bfree>
 8007e4e:	e61a      	b.n	8007a86 <_strtod_l+0x666>
 8007e50:	f1ba 0f00 	cmp.w	sl, #0
 8007e54:	d11b      	bne.n	8007e8e <_strtod_l+0xa6e>
 8007e56:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e5a:	b9f3      	cbnz	r3, 8007e9a <_strtod_l+0xa7a>
 8007e5c:	4b6c      	ldr	r3, [pc, #432]	; (8008010 <_strtod_l+0xbf0>)
 8007e5e:	2200      	movs	r2, #0
 8007e60:	4640      	mov	r0, r8
 8007e62:	4649      	mov	r1, r9
 8007e64:	f7f8 fe5a 	bl	8000b1c <__aeabi_dcmplt>
 8007e68:	b9d0      	cbnz	r0, 8007ea0 <_strtod_l+0xa80>
 8007e6a:	4640      	mov	r0, r8
 8007e6c:	4649      	mov	r1, r9
 8007e6e:	4b6c      	ldr	r3, [pc, #432]	; (8008020 <_strtod_l+0xc00>)
 8007e70:	2200      	movs	r2, #0
 8007e72:	f7f8 fbe1 	bl	8000638 <__aeabi_dmul>
 8007e76:	4680      	mov	r8, r0
 8007e78:	4689      	mov	r9, r1
 8007e7a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007e7e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007e82:	9315      	str	r3, [sp, #84]	; 0x54
 8007e84:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007e88:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007e8c:	e79d      	b.n	8007dca <_strtod_l+0x9aa>
 8007e8e:	f1ba 0f01 	cmp.w	sl, #1
 8007e92:	d102      	bne.n	8007e9a <_strtod_l+0xa7a>
 8007e94:	2f00      	cmp	r7, #0
 8007e96:	f43f ad83 	beq.w	80079a0 <_strtod_l+0x580>
 8007e9a:	4b62      	ldr	r3, [pc, #392]	; (8008024 <_strtod_l+0xc04>)
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	e78e      	b.n	8007dbe <_strtod_l+0x99e>
 8007ea0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008020 <_strtod_l+0xc00>
 8007ea4:	f04f 0800 	mov.w	r8, #0
 8007ea8:	e7e7      	b.n	8007e7a <_strtod_l+0xa5a>
 8007eaa:	4b5d      	ldr	r3, [pc, #372]	; (8008020 <_strtod_l+0xc00>)
 8007eac:	4640      	mov	r0, r8
 8007eae:	4649      	mov	r1, r9
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f7f8 fbc1 	bl	8000638 <__aeabi_dmul>
 8007eb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007eb8:	4680      	mov	r8, r0
 8007eba:	4689      	mov	r9, r1
 8007ebc:	b933      	cbnz	r3, 8007ecc <_strtod_l+0xaac>
 8007ebe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ec2:	900e      	str	r0, [sp, #56]	; 0x38
 8007ec4:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ec6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007eca:	e7dd      	b.n	8007e88 <_strtod_l+0xa68>
 8007ecc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8007ed0:	e7f9      	b.n	8007ec6 <_strtod_l+0xaa6>
 8007ed2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007ed6:	9b04      	ldr	r3, [sp, #16]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d1a8      	bne.n	8007e2e <_strtod_l+0xa0e>
 8007edc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007ee0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ee2:	0d1b      	lsrs	r3, r3, #20
 8007ee4:	051b      	lsls	r3, r3, #20
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d1a1      	bne.n	8007e2e <_strtod_l+0xa0e>
 8007eea:	4640      	mov	r0, r8
 8007eec:	4649      	mov	r1, r9
 8007eee:	f7f8 feb3 	bl	8000c58 <__aeabi_d2lz>
 8007ef2:	f7f8 fb73 	bl	80005dc <__aeabi_l2d>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	460b      	mov	r3, r1
 8007efa:	4640      	mov	r0, r8
 8007efc:	4649      	mov	r1, r9
 8007efe:	f7f8 f9e3 	bl	80002c8 <__aeabi_dsub>
 8007f02:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f08:	ea43 030a 	orr.w	r3, r3, sl
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	4680      	mov	r8, r0
 8007f10:	4689      	mov	r9, r1
 8007f12:	d055      	beq.n	8007fc0 <_strtod_l+0xba0>
 8007f14:	a336      	add	r3, pc, #216	; (adr r3, 8007ff0 <_strtod_l+0xbd0>)
 8007f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1a:	f7f8 fdff 	bl	8000b1c <__aeabi_dcmplt>
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	f47f acd0 	bne.w	80078c4 <_strtod_l+0x4a4>
 8007f24:	a334      	add	r3, pc, #208	; (adr r3, 8007ff8 <_strtod_l+0xbd8>)
 8007f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2a:	4640      	mov	r0, r8
 8007f2c:	4649      	mov	r1, r9
 8007f2e:	f7f8 fe13 	bl	8000b58 <__aeabi_dcmpgt>
 8007f32:	2800      	cmp	r0, #0
 8007f34:	f43f af7b 	beq.w	8007e2e <_strtod_l+0xa0e>
 8007f38:	e4c4      	b.n	80078c4 <_strtod_l+0x4a4>
 8007f3a:	9b04      	ldr	r3, [sp, #16]
 8007f3c:	b333      	cbz	r3, 8007f8c <_strtod_l+0xb6c>
 8007f3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f40:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007f44:	d822      	bhi.n	8007f8c <_strtod_l+0xb6c>
 8007f46:	a32e      	add	r3, pc, #184	; (adr r3, 8008000 <_strtod_l+0xbe0>)
 8007f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4c:	4640      	mov	r0, r8
 8007f4e:	4649      	mov	r1, r9
 8007f50:	f7f8 fdee 	bl	8000b30 <__aeabi_dcmple>
 8007f54:	b1a0      	cbz	r0, 8007f80 <_strtod_l+0xb60>
 8007f56:	4649      	mov	r1, r9
 8007f58:	4640      	mov	r0, r8
 8007f5a:	f7f8 fe45 	bl	8000be8 <__aeabi_d2uiz>
 8007f5e:	2801      	cmp	r0, #1
 8007f60:	bf38      	it	cc
 8007f62:	2001      	movcc	r0, #1
 8007f64:	f7f8 faee 	bl	8000544 <__aeabi_ui2d>
 8007f68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f6a:	4680      	mov	r8, r0
 8007f6c:	4689      	mov	r9, r1
 8007f6e:	bb23      	cbnz	r3, 8007fba <_strtod_l+0xb9a>
 8007f70:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f74:	9010      	str	r0, [sp, #64]	; 0x40
 8007f76:	9311      	str	r3, [sp, #68]	; 0x44
 8007f78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007f7c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f82:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f84:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007f88:	1a9b      	subs	r3, r3, r2
 8007f8a:	9309      	str	r3, [sp, #36]	; 0x24
 8007f8c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007f90:	eeb0 0a48 	vmov.f32	s0, s16
 8007f94:	eef0 0a68 	vmov.f32	s1, s17
 8007f98:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007f9c:	f002 f8ac 	bl	800a0f8 <__ulp>
 8007fa0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007fa4:	ec53 2b10 	vmov	r2, r3, d0
 8007fa8:	f7f8 fb46 	bl	8000638 <__aeabi_dmul>
 8007fac:	ec53 2b18 	vmov	r2, r3, d8
 8007fb0:	f7f8 f98c 	bl	80002cc <__adddf3>
 8007fb4:	4682      	mov	sl, r0
 8007fb6:	468b      	mov	fp, r1
 8007fb8:	e78d      	b.n	8007ed6 <_strtod_l+0xab6>
 8007fba:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007fbe:	e7db      	b.n	8007f78 <_strtod_l+0xb58>
 8007fc0:	a311      	add	r3, pc, #68	; (adr r3, 8008008 <_strtod_l+0xbe8>)
 8007fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc6:	f7f8 fda9 	bl	8000b1c <__aeabi_dcmplt>
 8007fca:	e7b2      	b.n	8007f32 <_strtod_l+0xb12>
 8007fcc:	2300      	movs	r3, #0
 8007fce:	930a      	str	r3, [sp, #40]	; 0x28
 8007fd0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007fd2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007fd4:	6013      	str	r3, [r2, #0]
 8007fd6:	f7ff ba6b 	b.w	80074b0 <_strtod_l+0x90>
 8007fda:	2a65      	cmp	r2, #101	; 0x65
 8007fdc:	f43f ab5f 	beq.w	800769e <_strtod_l+0x27e>
 8007fe0:	2a45      	cmp	r2, #69	; 0x45
 8007fe2:	f43f ab5c 	beq.w	800769e <_strtod_l+0x27e>
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	f7ff bb94 	b.w	8007714 <_strtod_l+0x2f4>
 8007fec:	f3af 8000 	nop.w
 8007ff0:	94a03595 	.word	0x94a03595
 8007ff4:	3fdfffff 	.word	0x3fdfffff
 8007ff8:	35afe535 	.word	0x35afe535
 8007ffc:	3fe00000 	.word	0x3fe00000
 8008000:	ffc00000 	.word	0xffc00000
 8008004:	41dfffff 	.word	0x41dfffff
 8008008:	94a03595 	.word	0x94a03595
 800800c:	3fcfffff 	.word	0x3fcfffff
 8008010:	3ff00000 	.word	0x3ff00000
 8008014:	7ff00000 	.word	0x7ff00000
 8008018:	7fe00000 	.word	0x7fe00000
 800801c:	7c9fffff 	.word	0x7c9fffff
 8008020:	3fe00000 	.word	0x3fe00000
 8008024:	bff00000 	.word	0xbff00000
 8008028:	7fefffff 	.word	0x7fefffff

0800802c <strtod>:
 800802c:	460a      	mov	r2, r1
 800802e:	4601      	mov	r1, r0
 8008030:	4802      	ldr	r0, [pc, #8]	; (800803c <strtod+0x10>)
 8008032:	4b03      	ldr	r3, [pc, #12]	; (8008040 <strtod+0x14>)
 8008034:	6800      	ldr	r0, [r0, #0]
 8008036:	f7ff b9f3 	b.w	8007420 <_strtod_l>
 800803a:	bf00      	nop
 800803c:	20000020 	.word	0x20000020
 8008040:	20000088 	.word	0x20000088

08008044 <__swbuf_r>:
 8008044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008046:	460e      	mov	r6, r1
 8008048:	4614      	mov	r4, r2
 800804a:	4605      	mov	r5, r0
 800804c:	b118      	cbz	r0, 8008056 <__swbuf_r+0x12>
 800804e:	6983      	ldr	r3, [r0, #24]
 8008050:	b90b      	cbnz	r3, 8008056 <__swbuf_r+0x12>
 8008052:	f001 f84d 	bl	80090f0 <__sinit>
 8008056:	4b21      	ldr	r3, [pc, #132]	; (80080dc <__swbuf_r+0x98>)
 8008058:	429c      	cmp	r4, r3
 800805a:	d12b      	bne.n	80080b4 <__swbuf_r+0x70>
 800805c:	686c      	ldr	r4, [r5, #4]
 800805e:	69a3      	ldr	r3, [r4, #24]
 8008060:	60a3      	str	r3, [r4, #8]
 8008062:	89a3      	ldrh	r3, [r4, #12]
 8008064:	071a      	lsls	r2, r3, #28
 8008066:	d52f      	bpl.n	80080c8 <__swbuf_r+0x84>
 8008068:	6923      	ldr	r3, [r4, #16]
 800806a:	b36b      	cbz	r3, 80080c8 <__swbuf_r+0x84>
 800806c:	6923      	ldr	r3, [r4, #16]
 800806e:	6820      	ldr	r0, [r4, #0]
 8008070:	1ac0      	subs	r0, r0, r3
 8008072:	6963      	ldr	r3, [r4, #20]
 8008074:	b2f6      	uxtb	r6, r6
 8008076:	4283      	cmp	r3, r0
 8008078:	4637      	mov	r7, r6
 800807a:	dc04      	bgt.n	8008086 <__swbuf_r+0x42>
 800807c:	4621      	mov	r1, r4
 800807e:	4628      	mov	r0, r5
 8008080:	f000 ffa2 	bl	8008fc8 <_fflush_r>
 8008084:	bb30      	cbnz	r0, 80080d4 <__swbuf_r+0x90>
 8008086:	68a3      	ldr	r3, [r4, #8]
 8008088:	3b01      	subs	r3, #1
 800808a:	60a3      	str	r3, [r4, #8]
 800808c:	6823      	ldr	r3, [r4, #0]
 800808e:	1c5a      	adds	r2, r3, #1
 8008090:	6022      	str	r2, [r4, #0]
 8008092:	701e      	strb	r6, [r3, #0]
 8008094:	6963      	ldr	r3, [r4, #20]
 8008096:	3001      	adds	r0, #1
 8008098:	4283      	cmp	r3, r0
 800809a:	d004      	beq.n	80080a6 <__swbuf_r+0x62>
 800809c:	89a3      	ldrh	r3, [r4, #12]
 800809e:	07db      	lsls	r3, r3, #31
 80080a0:	d506      	bpl.n	80080b0 <__swbuf_r+0x6c>
 80080a2:	2e0a      	cmp	r6, #10
 80080a4:	d104      	bne.n	80080b0 <__swbuf_r+0x6c>
 80080a6:	4621      	mov	r1, r4
 80080a8:	4628      	mov	r0, r5
 80080aa:	f000 ff8d 	bl	8008fc8 <_fflush_r>
 80080ae:	b988      	cbnz	r0, 80080d4 <__swbuf_r+0x90>
 80080b0:	4638      	mov	r0, r7
 80080b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080b4:	4b0a      	ldr	r3, [pc, #40]	; (80080e0 <__swbuf_r+0x9c>)
 80080b6:	429c      	cmp	r4, r3
 80080b8:	d101      	bne.n	80080be <__swbuf_r+0x7a>
 80080ba:	68ac      	ldr	r4, [r5, #8]
 80080bc:	e7cf      	b.n	800805e <__swbuf_r+0x1a>
 80080be:	4b09      	ldr	r3, [pc, #36]	; (80080e4 <__swbuf_r+0xa0>)
 80080c0:	429c      	cmp	r4, r3
 80080c2:	bf08      	it	eq
 80080c4:	68ec      	ldreq	r4, [r5, #12]
 80080c6:	e7ca      	b.n	800805e <__swbuf_r+0x1a>
 80080c8:	4621      	mov	r1, r4
 80080ca:	4628      	mov	r0, r5
 80080cc:	f000 f80c 	bl	80080e8 <__swsetup_r>
 80080d0:	2800      	cmp	r0, #0
 80080d2:	d0cb      	beq.n	800806c <__swbuf_r+0x28>
 80080d4:	f04f 37ff 	mov.w	r7, #4294967295
 80080d8:	e7ea      	b.n	80080b0 <__swbuf_r+0x6c>
 80080da:	bf00      	nop
 80080dc:	0800ad48 	.word	0x0800ad48
 80080e0:	0800ad68 	.word	0x0800ad68
 80080e4:	0800ad28 	.word	0x0800ad28

080080e8 <__swsetup_r>:
 80080e8:	4b32      	ldr	r3, [pc, #200]	; (80081b4 <__swsetup_r+0xcc>)
 80080ea:	b570      	push	{r4, r5, r6, lr}
 80080ec:	681d      	ldr	r5, [r3, #0]
 80080ee:	4606      	mov	r6, r0
 80080f0:	460c      	mov	r4, r1
 80080f2:	b125      	cbz	r5, 80080fe <__swsetup_r+0x16>
 80080f4:	69ab      	ldr	r3, [r5, #24]
 80080f6:	b913      	cbnz	r3, 80080fe <__swsetup_r+0x16>
 80080f8:	4628      	mov	r0, r5
 80080fa:	f000 fff9 	bl	80090f0 <__sinit>
 80080fe:	4b2e      	ldr	r3, [pc, #184]	; (80081b8 <__swsetup_r+0xd0>)
 8008100:	429c      	cmp	r4, r3
 8008102:	d10f      	bne.n	8008124 <__swsetup_r+0x3c>
 8008104:	686c      	ldr	r4, [r5, #4]
 8008106:	89a3      	ldrh	r3, [r4, #12]
 8008108:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800810c:	0719      	lsls	r1, r3, #28
 800810e:	d42c      	bmi.n	800816a <__swsetup_r+0x82>
 8008110:	06dd      	lsls	r5, r3, #27
 8008112:	d411      	bmi.n	8008138 <__swsetup_r+0x50>
 8008114:	2309      	movs	r3, #9
 8008116:	6033      	str	r3, [r6, #0]
 8008118:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800811c:	81a3      	strh	r3, [r4, #12]
 800811e:	f04f 30ff 	mov.w	r0, #4294967295
 8008122:	e03e      	b.n	80081a2 <__swsetup_r+0xba>
 8008124:	4b25      	ldr	r3, [pc, #148]	; (80081bc <__swsetup_r+0xd4>)
 8008126:	429c      	cmp	r4, r3
 8008128:	d101      	bne.n	800812e <__swsetup_r+0x46>
 800812a:	68ac      	ldr	r4, [r5, #8]
 800812c:	e7eb      	b.n	8008106 <__swsetup_r+0x1e>
 800812e:	4b24      	ldr	r3, [pc, #144]	; (80081c0 <__swsetup_r+0xd8>)
 8008130:	429c      	cmp	r4, r3
 8008132:	bf08      	it	eq
 8008134:	68ec      	ldreq	r4, [r5, #12]
 8008136:	e7e6      	b.n	8008106 <__swsetup_r+0x1e>
 8008138:	0758      	lsls	r0, r3, #29
 800813a:	d512      	bpl.n	8008162 <__swsetup_r+0x7a>
 800813c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800813e:	b141      	cbz	r1, 8008152 <__swsetup_r+0x6a>
 8008140:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008144:	4299      	cmp	r1, r3
 8008146:	d002      	beq.n	800814e <__swsetup_r+0x66>
 8008148:	4630      	mov	r0, r6
 800814a:	f002 f93b 	bl	800a3c4 <_free_r>
 800814e:	2300      	movs	r3, #0
 8008150:	6363      	str	r3, [r4, #52]	; 0x34
 8008152:	89a3      	ldrh	r3, [r4, #12]
 8008154:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008158:	81a3      	strh	r3, [r4, #12]
 800815a:	2300      	movs	r3, #0
 800815c:	6063      	str	r3, [r4, #4]
 800815e:	6923      	ldr	r3, [r4, #16]
 8008160:	6023      	str	r3, [r4, #0]
 8008162:	89a3      	ldrh	r3, [r4, #12]
 8008164:	f043 0308 	orr.w	r3, r3, #8
 8008168:	81a3      	strh	r3, [r4, #12]
 800816a:	6923      	ldr	r3, [r4, #16]
 800816c:	b94b      	cbnz	r3, 8008182 <__swsetup_r+0x9a>
 800816e:	89a3      	ldrh	r3, [r4, #12]
 8008170:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008178:	d003      	beq.n	8008182 <__swsetup_r+0x9a>
 800817a:	4621      	mov	r1, r4
 800817c:	4630      	mov	r0, r6
 800817e:	f001 fbef 	bl	8009960 <__smakebuf_r>
 8008182:	89a0      	ldrh	r0, [r4, #12]
 8008184:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008188:	f010 0301 	ands.w	r3, r0, #1
 800818c:	d00a      	beq.n	80081a4 <__swsetup_r+0xbc>
 800818e:	2300      	movs	r3, #0
 8008190:	60a3      	str	r3, [r4, #8]
 8008192:	6963      	ldr	r3, [r4, #20]
 8008194:	425b      	negs	r3, r3
 8008196:	61a3      	str	r3, [r4, #24]
 8008198:	6923      	ldr	r3, [r4, #16]
 800819a:	b943      	cbnz	r3, 80081ae <__swsetup_r+0xc6>
 800819c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081a0:	d1ba      	bne.n	8008118 <__swsetup_r+0x30>
 80081a2:	bd70      	pop	{r4, r5, r6, pc}
 80081a4:	0781      	lsls	r1, r0, #30
 80081a6:	bf58      	it	pl
 80081a8:	6963      	ldrpl	r3, [r4, #20]
 80081aa:	60a3      	str	r3, [r4, #8]
 80081ac:	e7f4      	b.n	8008198 <__swsetup_r+0xb0>
 80081ae:	2000      	movs	r0, #0
 80081b0:	e7f7      	b.n	80081a2 <__swsetup_r+0xba>
 80081b2:	bf00      	nop
 80081b4:	20000020 	.word	0x20000020
 80081b8:	0800ad48 	.word	0x0800ad48
 80081bc:	0800ad68 	.word	0x0800ad68
 80081c0:	0800ad28 	.word	0x0800ad28

080081c4 <quorem>:
 80081c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c8:	6903      	ldr	r3, [r0, #16]
 80081ca:	690c      	ldr	r4, [r1, #16]
 80081cc:	42a3      	cmp	r3, r4
 80081ce:	4607      	mov	r7, r0
 80081d0:	f2c0 8081 	blt.w	80082d6 <quorem+0x112>
 80081d4:	3c01      	subs	r4, #1
 80081d6:	f101 0814 	add.w	r8, r1, #20
 80081da:	f100 0514 	add.w	r5, r0, #20
 80081de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081e2:	9301      	str	r3, [sp, #4]
 80081e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80081e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081ec:	3301      	adds	r3, #1
 80081ee:	429a      	cmp	r2, r3
 80081f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80081f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80081f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80081fc:	d331      	bcc.n	8008262 <quorem+0x9e>
 80081fe:	f04f 0e00 	mov.w	lr, #0
 8008202:	4640      	mov	r0, r8
 8008204:	46ac      	mov	ip, r5
 8008206:	46f2      	mov	sl, lr
 8008208:	f850 2b04 	ldr.w	r2, [r0], #4
 800820c:	b293      	uxth	r3, r2
 800820e:	fb06 e303 	mla	r3, r6, r3, lr
 8008212:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008216:	b29b      	uxth	r3, r3
 8008218:	ebaa 0303 	sub.w	r3, sl, r3
 800821c:	f8dc a000 	ldr.w	sl, [ip]
 8008220:	0c12      	lsrs	r2, r2, #16
 8008222:	fa13 f38a 	uxtah	r3, r3, sl
 8008226:	fb06 e202 	mla	r2, r6, r2, lr
 800822a:	9300      	str	r3, [sp, #0]
 800822c:	9b00      	ldr	r3, [sp, #0]
 800822e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008232:	b292      	uxth	r2, r2
 8008234:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008238:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800823c:	f8bd 3000 	ldrh.w	r3, [sp]
 8008240:	4581      	cmp	r9, r0
 8008242:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008246:	f84c 3b04 	str.w	r3, [ip], #4
 800824a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800824e:	d2db      	bcs.n	8008208 <quorem+0x44>
 8008250:	f855 300b 	ldr.w	r3, [r5, fp]
 8008254:	b92b      	cbnz	r3, 8008262 <quorem+0x9e>
 8008256:	9b01      	ldr	r3, [sp, #4]
 8008258:	3b04      	subs	r3, #4
 800825a:	429d      	cmp	r5, r3
 800825c:	461a      	mov	r2, r3
 800825e:	d32e      	bcc.n	80082be <quorem+0xfa>
 8008260:	613c      	str	r4, [r7, #16]
 8008262:	4638      	mov	r0, r7
 8008264:	f001 fea2 	bl	8009fac <__mcmp>
 8008268:	2800      	cmp	r0, #0
 800826a:	db24      	blt.n	80082b6 <quorem+0xf2>
 800826c:	3601      	adds	r6, #1
 800826e:	4628      	mov	r0, r5
 8008270:	f04f 0c00 	mov.w	ip, #0
 8008274:	f858 2b04 	ldr.w	r2, [r8], #4
 8008278:	f8d0 e000 	ldr.w	lr, [r0]
 800827c:	b293      	uxth	r3, r2
 800827e:	ebac 0303 	sub.w	r3, ip, r3
 8008282:	0c12      	lsrs	r2, r2, #16
 8008284:	fa13 f38e 	uxtah	r3, r3, lr
 8008288:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800828c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008290:	b29b      	uxth	r3, r3
 8008292:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008296:	45c1      	cmp	r9, r8
 8008298:	f840 3b04 	str.w	r3, [r0], #4
 800829c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80082a0:	d2e8      	bcs.n	8008274 <quorem+0xb0>
 80082a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082aa:	b922      	cbnz	r2, 80082b6 <quorem+0xf2>
 80082ac:	3b04      	subs	r3, #4
 80082ae:	429d      	cmp	r5, r3
 80082b0:	461a      	mov	r2, r3
 80082b2:	d30a      	bcc.n	80082ca <quorem+0x106>
 80082b4:	613c      	str	r4, [r7, #16]
 80082b6:	4630      	mov	r0, r6
 80082b8:	b003      	add	sp, #12
 80082ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082be:	6812      	ldr	r2, [r2, #0]
 80082c0:	3b04      	subs	r3, #4
 80082c2:	2a00      	cmp	r2, #0
 80082c4:	d1cc      	bne.n	8008260 <quorem+0x9c>
 80082c6:	3c01      	subs	r4, #1
 80082c8:	e7c7      	b.n	800825a <quorem+0x96>
 80082ca:	6812      	ldr	r2, [r2, #0]
 80082cc:	3b04      	subs	r3, #4
 80082ce:	2a00      	cmp	r2, #0
 80082d0:	d1f0      	bne.n	80082b4 <quorem+0xf0>
 80082d2:	3c01      	subs	r4, #1
 80082d4:	e7eb      	b.n	80082ae <quorem+0xea>
 80082d6:	2000      	movs	r0, #0
 80082d8:	e7ee      	b.n	80082b8 <quorem+0xf4>
 80082da:	0000      	movs	r0, r0
 80082dc:	0000      	movs	r0, r0
	...

080082e0 <_dtoa_r>:
 80082e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e4:	ed2d 8b04 	vpush	{d8-d9}
 80082e8:	ec57 6b10 	vmov	r6, r7, d0
 80082ec:	b093      	sub	sp, #76	; 0x4c
 80082ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80082f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80082f4:	9106      	str	r1, [sp, #24]
 80082f6:	ee10 aa10 	vmov	sl, s0
 80082fa:	4604      	mov	r4, r0
 80082fc:	9209      	str	r2, [sp, #36]	; 0x24
 80082fe:	930c      	str	r3, [sp, #48]	; 0x30
 8008300:	46bb      	mov	fp, r7
 8008302:	b975      	cbnz	r5, 8008322 <_dtoa_r+0x42>
 8008304:	2010      	movs	r0, #16
 8008306:	f001 fb6b 	bl	80099e0 <malloc>
 800830a:	4602      	mov	r2, r0
 800830c:	6260      	str	r0, [r4, #36]	; 0x24
 800830e:	b920      	cbnz	r0, 800831a <_dtoa_r+0x3a>
 8008310:	4ba7      	ldr	r3, [pc, #668]	; (80085b0 <_dtoa_r+0x2d0>)
 8008312:	21ea      	movs	r1, #234	; 0xea
 8008314:	48a7      	ldr	r0, [pc, #668]	; (80085b4 <_dtoa_r+0x2d4>)
 8008316:	f002 fb1d 	bl	800a954 <__assert_func>
 800831a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800831e:	6005      	str	r5, [r0, #0]
 8008320:	60c5      	str	r5, [r0, #12]
 8008322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008324:	6819      	ldr	r1, [r3, #0]
 8008326:	b151      	cbz	r1, 800833e <_dtoa_r+0x5e>
 8008328:	685a      	ldr	r2, [r3, #4]
 800832a:	604a      	str	r2, [r1, #4]
 800832c:	2301      	movs	r3, #1
 800832e:	4093      	lsls	r3, r2
 8008330:	608b      	str	r3, [r1, #8]
 8008332:	4620      	mov	r0, r4
 8008334:	f001 fbae 	bl	8009a94 <_Bfree>
 8008338:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800833a:	2200      	movs	r2, #0
 800833c:	601a      	str	r2, [r3, #0]
 800833e:	1e3b      	subs	r3, r7, #0
 8008340:	bfaa      	itet	ge
 8008342:	2300      	movge	r3, #0
 8008344:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008348:	f8c8 3000 	strge.w	r3, [r8]
 800834c:	4b9a      	ldr	r3, [pc, #616]	; (80085b8 <_dtoa_r+0x2d8>)
 800834e:	bfbc      	itt	lt
 8008350:	2201      	movlt	r2, #1
 8008352:	f8c8 2000 	strlt.w	r2, [r8]
 8008356:	ea33 030b 	bics.w	r3, r3, fp
 800835a:	d11b      	bne.n	8008394 <_dtoa_r+0xb4>
 800835c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800835e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008362:	6013      	str	r3, [r2, #0]
 8008364:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008368:	4333      	orrs	r3, r6
 800836a:	f000 8592 	beq.w	8008e92 <_dtoa_r+0xbb2>
 800836e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008370:	b963      	cbnz	r3, 800838c <_dtoa_r+0xac>
 8008372:	4b92      	ldr	r3, [pc, #584]	; (80085bc <_dtoa_r+0x2dc>)
 8008374:	e022      	b.n	80083bc <_dtoa_r+0xdc>
 8008376:	4b92      	ldr	r3, [pc, #584]	; (80085c0 <_dtoa_r+0x2e0>)
 8008378:	9301      	str	r3, [sp, #4]
 800837a:	3308      	adds	r3, #8
 800837c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800837e:	6013      	str	r3, [r2, #0]
 8008380:	9801      	ldr	r0, [sp, #4]
 8008382:	b013      	add	sp, #76	; 0x4c
 8008384:	ecbd 8b04 	vpop	{d8-d9}
 8008388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800838c:	4b8b      	ldr	r3, [pc, #556]	; (80085bc <_dtoa_r+0x2dc>)
 800838e:	9301      	str	r3, [sp, #4]
 8008390:	3303      	adds	r3, #3
 8008392:	e7f3      	b.n	800837c <_dtoa_r+0x9c>
 8008394:	2200      	movs	r2, #0
 8008396:	2300      	movs	r3, #0
 8008398:	4650      	mov	r0, sl
 800839a:	4659      	mov	r1, fp
 800839c:	f7f8 fbb4 	bl	8000b08 <__aeabi_dcmpeq>
 80083a0:	ec4b ab19 	vmov	d9, sl, fp
 80083a4:	4680      	mov	r8, r0
 80083a6:	b158      	cbz	r0, 80083c0 <_dtoa_r+0xe0>
 80083a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083aa:	2301      	movs	r3, #1
 80083ac:	6013      	str	r3, [r2, #0]
 80083ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	f000 856b 	beq.w	8008e8c <_dtoa_r+0xbac>
 80083b6:	4883      	ldr	r0, [pc, #524]	; (80085c4 <_dtoa_r+0x2e4>)
 80083b8:	6018      	str	r0, [r3, #0]
 80083ba:	1e43      	subs	r3, r0, #1
 80083bc:	9301      	str	r3, [sp, #4]
 80083be:	e7df      	b.n	8008380 <_dtoa_r+0xa0>
 80083c0:	ec4b ab10 	vmov	d0, sl, fp
 80083c4:	aa10      	add	r2, sp, #64	; 0x40
 80083c6:	a911      	add	r1, sp, #68	; 0x44
 80083c8:	4620      	mov	r0, r4
 80083ca:	f001 ff11 	bl	800a1f0 <__d2b>
 80083ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80083d2:	ee08 0a10 	vmov	s16, r0
 80083d6:	2d00      	cmp	r5, #0
 80083d8:	f000 8084 	beq.w	80084e4 <_dtoa_r+0x204>
 80083dc:	ee19 3a90 	vmov	r3, s19
 80083e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80083e8:	4656      	mov	r6, sl
 80083ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80083ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80083f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80083f6:	4b74      	ldr	r3, [pc, #464]	; (80085c8 <_dtoa_r+0x2e8>)
 80083f8:	2200      	movs	r2, #0
 80083fa:	4630      	mov	r0, r6
 80083fc:	4639      	mov	r1, r7
 80083fe:	f7f7 ff63 	bl	80002c8 <__aeabi_dsub>
 8008402:	a365      	add	r3, pc, #404	; (adr r3, 8008598 <_dtoa_r+0x2b8>)
 8008404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008408:	f7f8 f916 	bl	8000638 <__aeabi_dmul>
 800840c:	a364      	add	r3, pc, #400	; (adr r3, 80085a0 <_dtoa_r+0x2c0>)
 800840e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008412:	f7f7 ff5b 	bl	80002cc <__adddf3>
 8008416:	4606      	mov	r6, r0
 8008418:	4628      	mov	r0, r5
 800841a:	460f      	mov	r7, r1
 800841c:	f7f8 f8a2 	bl	8000564 <__aeabi_i2d>
 8008420:	a361      	add	r3, pc, #388	; (adr r3, 80085a8 <_dtoa_r+0x2c8>)
 8008422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008426:	f7f8 f907 	bl	8000638 <__aeabi_dmul>
 800842a:	4602      	mov	r2, r0
 800842c:	460b      	mov	r3, r1
 800842e:	4630      	mov	r0, r6
 8008430:	4639      	mov	r1, r7
 8008432:	f7f7 ff4b 	bl	80002cc <__adddf3>
 8008436:	4606      	mov	r6, r0
 8008438:	460f      	mov	r7, r1
 800843a:	f7f8 fbad 	bl	8000b98 <__aeabi_d2iz>
 800843e:	2200      	movs	r2, #0
 8008440:	9000      	str	r0, [sp, #0]
 8008442:	2300      	movs	r3, #0
 8008444:	4630      	mov	r0, r6
 8008446:	4639      	mov	r1, r7
 8008448:	f7f8 fb68 	bl	8000b1c <__aeabi_dcmplt>
 800844c:	b150      	cbz	r0, 8008464 <_dtoa_r+0x184>
 800844e:	9800      	ldr	r0, [sp, #0]
 8008450:	f7f8 f888 	bl	8000564 <__aeabi_i2d>
 8008454:	4632      	mov	r2, r6
 8008456:	463b      	mov	r3, r7
 8008458:	f7f8 fb56 	bl	8000b08 <__aeabi_dcmpeq>
 800845c:	b910      	cbnz	r0, 8008464 <_dtoa_r+0x184>
 800845e:	9b00      	ldr	r3, [sp, #0]
 8008460:	3b01      	subs	r3, #1
 8008462:	9300      	str	r3, [sp, #0]
 8008464:	9b00      	ldr	r3, [sp, #0]
 8008466:	2b16      	cmp	r3, #22
 8008468:	d85a      	bhi.n	8008520 <_dtoa_r+0x240>
 800846a:	9a00      	ldr	r2, [sp, #0]
 800846c:	4b57      	ldr	r3, [pc, #348]	; (80085cc <_dtoa_r+0x2ec>)
 800846e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008476:	ec51 0b19 	vmov	r0, r1, d9
 800847a:	f7f8 fb4f 	bl	8000b1c <__aeabi_dcmplt>
 800847e:	2800      	cmp	r0, #0
 8008480:	d050      	beq.n	8008524 <_dtoa_r+0x244>
 8008482:	9b00      	ldr	r3, [sp, #0]
 8008484:	3b01      	subs	r3, #1
 8008486:	9300      	str	r3, [sp, #0]
 8008488:	2300      	movs	r3, #0
 800848a:	930b      	str	r3, [sp, #44]	; 0x2c
 800848c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800848e:	1b5d      	subs	r5, r3, r5
 8008490:	1e6b      	subs	r3, r5, #1
 8008492:	9305      	str	r3, [sp, #20]
 8008494:	bf45      	ittet	mi
 8008496:	f1c5 0301 	rsbmi	r3, r5, #1
 800849a:	9304      	strmi	r3, [sp, #16]
 800849c:	2300      	movpl	r3, #0
 800849e:	2300      	movmi	r3, #0
 80084a0:	bf4c      	ite	mi
 80084a2:	9305      	strmi	r3, [sp, #20]
 80084a4:	9304      	strpl	r3, [sp, #16]
 80084a6:	9b00      	ldr	r3, [sp, #0]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	db3d      	blt.n	8008528 <_dtoa_r+0x248>
 80084ac:	9b05      	ldr	r3, [sp, #20]
 80084ae:	9a00      	ldr	r2, [sp, #0]
 80084b0:	920a      	str	r2, [sp, #40]	; 0x28
 80084b2:	4413      	add	r3, r2
 80084b4:	9305      	str	r3, [sp, #20]
 80084b6:	2300      	movs	r3, #0
 80084b8:	9307      	str	r3, [sp, #28]
 80084ba:	9b06      	ldr	r3, [sp, #24]
 80084bc:	2b09      	cmp	r3, #9
 80084be:	f200 8089 	bhi.w	80085d4 <_dtoa_r+0x2f4>
 80084c2:	2b05      	cmp	r3, #5
 80084c4:	bfc4      	itt	gt
 80084c6:	3b04      	subgt	r3, #4
 80084c8:	9306      	strgt	r3, [sp, #24]
 80084ca:	9b06      	ldr	r3, [sp, #24]
 80084cc:	f1a3 0302 	sub.w	r3, r3, #2
 80084d0:	bfcc      	ite	gt
 80084d2:	2500      	movgt	r5, #0
 80084d4:	2501      	movle	r5, #1
 80084d6:	2b03      	cmp	r3, #3
 80084d8:	f200 8087 	bhi.w	80085ea <_dtoa_r+0x30a>
 80084dc:	e8df f003 	tbb	[pc, r3]
 80084e0:	59383a2d 	.word	0x59383a2d
 80084e4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80084e8:	441d      	add	r5, r3
 80084ea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80084ee:	2b20      	cmp	r3, #32
 80084f0:	bfc1      	itttt	gt
 80084f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80084f6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80084fa:	fa0b f303 	lslgt.w	r3, fp, r3
 80084fe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008502:	bfda      	itte	le
 8008504:	f1c3 0320 	rsble	r3, r3, #32
 8008508:	fa06 f003 	lslle.w	r0, r6, r3
 800850c:	4318      	orrgt	r0, r3
 800850e:	f7f8 f819 	bl	8000544 <__aeabi_ui2d>
 8008512:	2301      	movs	r3, #1
 8008514:	4606      	mov	r6, r0
 8008516:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800851a:	3d01      	subs	r5, #1
 800851c:	930e      	str	r3, [sp, #56]	; 0x38
 800851e:	e76a      	b.n	80083f6 <_dtoa_r+0x116>
 8008520:	2301      	movs	r3, #1
 8008522:	e7b2      	b.n	800848a <_dtoa_r+0x1aa>
 8008524:	900b      	str	r0, [sp, #44]	; 0x2c
 8008526:	e7b1      	b.n	800848c <_dtoa_r+0x1ac>
 8008528:	9b04      	ldr	r3, [sp, #16]
 800852a:	9a00      	ldr	r2, [sp, #0]
 800852c:	1a9b      	subs	r3, r3, r2
 800852e:	9304      	str	r3, [sp, #16]
 8008530:	4253      	negs	r3, r2
 8008532:	9307      	str	r3, [sp, #28]
 8008534:	2300      	movs	r3, #0
 8008536:	930a      	str	r3, [sp, #40]	; 0x28
 8008538:	e7bf      	b.n	80084ba <_dtoa_r+0x1da>
 800853a:	2300      	movs	r3, #0
 800853c:	9308      	str	r3, [sp, #32]
 800853e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008540:	2b00      	cmp	r3, #0
 8008542:	dc55      	bgt.n	80085f0 <_dtoa_r+0x310>
 8008544:	2301      	movs	r3, #1
 8008546:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800854a:	461a      	mov	r2, r3
 800854c:	9209      	str	r2, [sp, #36]	; 0x24
 800854e:	e00c      	b.n	800856a <_dtoa_r+0x28a>
 8008550:	2301      	movs	r3, #1
 8008552:	e7f3      	b.n	800853c <_dtoa_r+0x25c>
 8008554:	2300      	movs	r3, #0
 8008556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008558:	9308      	str	r3, [sp, #32]
 800855a:	9b00      	ldr	r3, [sp, #0]
 800855c:	4413      	add	r3, r2
 800855e:	9302      	str	r3, [sp, #8]
 8008560:	3301      	adds	r3, #1
 8008562:	2b01      	cmp	r3, #1
 8008564:	9303      	str	r3, [sp, #12]
 8008566:	bfb8      	it	lt
 8008568:	2301      	movlt	r3, #1
 800856a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800856c:	2200      	movs	r2, #0
 800856e:	6042      	str	r2, [r0, #4]
 8008570:	2204      	movs	r2, #4
 8008572:	f102 0614 	add.w	r6, r2, #20
 8008576:	429e      	cmp	r6, r3
 8008578:	6841      	ldr	r1, [r0, #4]
 800857a:	d93d      	bls.n	80085f8 <_dtoa_r+0x318>
 800857c:	4620      	mov	r0, r4
 800857e:	f001 fa49 	bl	8009a14 <_Balloc>
 8008582:	9001      	str	r0, [sp, #4]
 8008584:	2800      	cmp	r0, #0
 8008586:	d13b      	bne.n	8008600 <_dtoa_r+0x320>
 8008588:	4b11      	ldr	r3, [pc, #68]	; (80085d0 <_dtoa_r+0x2f0>)
 800858a:	4602      	mov	r2, r0
 800858c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008590:	e6c0      	b.n	8008314 <_dtoa_r+0x34>
 8008592:	2301      	movs	r3, #1
 8008594:	e7df      	b.n	8008556 <_dtoa_r+0x276>
 8008596:	bf00      	nop
 8008598:	636f4361 	.word	0x636f4361
 800859c:	3fd287a7 	.word	0x3fd287a7
 80085a0:	8b60c8b3 	.word	0x8b60c8b3
 80085a4:	3fc68a28 	.word	0x3fc68a28
 80085a8:	509f79fb 	.word	0x509f79fb
 80085ac:	3fd34413 	.word	0x3fd34413
 80085b0:	0800aca5 	.word	0x0800aca5
 80085b4:	0800acbc 	.word	0x0800acbc
 80085b8:	7ff00000 	.word	0x7ff00000
 80085bc:	0800aca1 	.word	0x0800aca1
 80085c0:	0800ac98 	.word	0x0800ac98
 80085c4:	0800ac25 	.word	0x0800ac25
 80085c8:	3ff80000 	.word	0x3ff80000
 80085cc:	0800ae88 	.word	0x0800ae88
 80085d0:	0800ad17 	.word	0x0800ad17
 80085d4:	2501      	movs	r5, #1
 80085d6:	2300      	movs	r3, #0
 80085d8:	9306      	str	r3, [sp, #24]
 80085da:	9508      	str	r5, [sp, #32]
 80085dc:	f04f 33ff 	mov.w	r3, #4294967295
 80085e0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80085e4:	2200      	movs	r2, #0
 80085e6:	2312      	movs	r3, #18
 80085e8:	e7b0      	b.n	800854c <_dtoa_r+0x26c>
 80085ea:	2301      	movs	r3, #1
 80085ec:	9308      	str	r3, [sp, #32]
 80085ee:	e7f5      	b.n	80085dc <_dtoa_r+0x2fc>
 80085f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085f2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80085f6:	e7b8      	b.n	800856a <_dtoa_r+0x28a>
 80085f8:	3101      	adds	r1, #1
 80085fa:	6041      	str	r1, [r0, #4]
 80085fc:	0052      	lsls	r2, r2, #1
 80085fe:	e7b8      	b.n	8008572 <_dtoa_r+0x292>
 8008600:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008602:	9a01      	ldr	r2, [sp, #4]
 8008604:	601a      	str	r2, [r3, #0]
 8008606:	9b03      	ldr	r3, [sp, #12]
 8008608:	2b0e      	cmp	r3, #14
 800860a:	f200 809d 	bhi.w	8008748 <_dtoa_r+0x468>
 800860e:	2d00      	cmp	r5, #0
 8008610:	f000 809a 	beq.w	8008748 <_dtoa_r+0x468>
 8008614:	9b00      	ldr	r3, [sp, #0]
 8008616:	2b00      	cmp	r3, #0
 8008618:	dd32      	ble.n	8008680 <_dtoa_r+0x3a0>
 800861a:	4ab7      	ldr	r2, [pc, #732]	; (80088f8 <_dtoa_r+0x618>)
 800861c:	f003 030f 	and.w	r3, r3, #15
 8008620:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008624:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008628:	9b00      	ldr	r3, [sp, #0]
 800862a:	05d8      	lsls	r0, r3, #23
 800862c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008630:	d516      	bpl.n	8008660 <_dtoa_r+0x380>
 8008632:	4bb2      	ldr	r3, [pc, #712]	; (80088fc <_dtoa_r+0x61c>)
 8008634:	ec51 0b19 	vmov	r0, r1, d9
 8008638:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800863c:	f7f8 f926 	bl	800088c <__aeabi_ddiv>
 8008640:	f007 070f 	and.w	r7, r7, #15
 8008644:	4682      	mov	sl, r0
 8008646:	468b      	mov	fp, r1
 8008648:	2503      	movs	r5, #3
 800864a:	4eac      	ldr	r6, [pc, #688]	; (80088fc <_dtoa_r+0x61c>)
 800864c:	b957      	cbnz	r7, 8008664 <_dtoa_r+0x384>
 800864e:	4642      	mov	r2, r8
 8008650:	464b      	mov	r3, r9
 8008652:	4650      	mov	r0, sl
 8008654:	4659      	mov	r1, fp
 8008656:	f7f8 f919 	bl	800088c <__aeabi_ddiv>
 800865a:	4682      	mov	sl, r0
 800865c:	468b      	mov	fp, r1
 800865e:	e028      	b.n	80086b2 <_dtoa_r+0x3d2>
 8008660:	2502      	movs	r5, #2
 8008662:	e7f2      	b.n	800864a <_dtoa_r+0x36a>
 8008664:	07f9      	lsls	r1, r7, #31
 8008666:	d508      	bpl.n	800867a <_dtoa_r+0x39a>
 8008668:	4640      	mov	r0, r8
 800866a:	4649      	mov	r1, r9
 800866c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008670:	f7f7 ffe2 	bl	8000638 <__aeabi_dmul>
 8008674:	3501      	adds	r5, #1
 8008676:	4680      	mov	r8, r0
 8008678:	4689      	mov	r9, r1
 800867a:	107f      	asrs	r7, r7, #1
 800867c:	3608      	adds	r6, #8
 800867e:	e7e5      	b.n	800864c <_dtoa_r+0x36c>
 8008680:	f000 809b 	beq.w	80087ba <_dtoa_r+0x4da>
 8008684:	9b00      	ldr	r3, [sp, #0]
 8008686:	4f9d      	ldr	r7, [pc, #628]	; (80088fc <_dtoa_r+0x61c>)
 8008688:	425e      	negs	r6, r3
 800868a:	4b9b      	ldr	r3, [pc, #620]	; (80088f8 <_dtoa_r+0x618>)
 800868c:	f006 020f 	and.w	r2, r6, #15
 8008690:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008698:	ec51 0b19 	vmov	r0, r1, d9
 800869c:	f7f7 ffcc 	bl	8000638 <__aeabi_dmul>
 80086a0:	1136      	asrs	r6, r6, #4
 80086a2:	4682      	mov	sl, r0
 80086a4:	468b      	mov	fp, r1
 80086a6:	2300      	movs	r3, #0
 80086a8:	2502      	movs	r5, #2
 80086aa:	2e00      	cmp	r6, #0
 80086ac:	d17a      	bne.n	80087a4 <_dtoa_r+0x4c4>
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d1d3      	bne.n	800865a <_dtoa_r+0x37a>
 80086b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	f000 8082 	beq.w	80087be <_dtoa_r+0x4de>
 80086ba:	4b91      	ldr	r3, [pc, #580]	; (8008900 <_dtoa_r+0x620>)
 80086bc:	2200      	movs	r2, #0
 80086be:	4650      	mov	r0, sl
 80086c0:	4659      	mov	r1, fp
 80086c2:	f7f8 fa2b 	bl	8000b1c <__aeabi_dcmplt>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	d079      	beq.n	80087be <_dtoa_r+0x4de>
 80086ca:	9b03      	ldr	r3, [sp, #12]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d076      	beq.n	80087be <_dtoa_r+0x4de>
 80086d0:	9b02      	ldr	r3, [sp, #8]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	dd36      	ble.n	8008744 <_dtoa_r+0x464>
 80086d6:	9b00      	ldr	r3, [sp, #0]
 80086d8:	4650      	mov	r0, sl
 80086da:	4659      	mov	r1, fp
 80086dc:	1e5f      	subs	r7, r3, #1
 80086de:	2200      	movs	r2, #0
 80086e0:	4b88      	ldr	r3, [pc, #544]	; (8008904 <_dtoa_r+0x624>)
 80086e2:	f7f7 ffa9 	bl	8000638 <__aeabi_dmul>
 80086e6:	9e02      	ldr	r6, [sp, #8]
 80086e8:	4682      	mov	sl, r0
 80086ea:	468b      	mov	fp, r1
 80086ec:	3501      	adds	r5, #1
 80086ee:	4628      	mov	r0, r5
 80086f0:	f7f7 ff38 	bl	8000564 <__aeabi_i2d>
 80086f4:	4652      	mov	r2, sl
 80086f6:	465b      	mov	r3, fp
 80086f8:	f7f7 ff9e 	bl	8000638 <__aeabi_dmul>
 80086fc:	4b82      	ldr	r3, [pc, #520]	; (8008908 <_dtoa_r+0x628>)
 80086fe:	2200      	movs	r2, #0
 8008700:	f7f7 fde4 	bl	80002cc <__adddf3>
 8008704:	46d0      	mov	r8, sl
 8008706:	46d9      	mov	r9, fp
 8008708:	4682      	mov	sl, r0
 800870a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800870e:	2e00      	cmp	r6, #0
 8008710:	d158      	bne.n	80087c4 <_dtoa_r+0x4e4>
 8008712:	4b7e      	ldr	r3, [pc, #504]	; (800890c <_dtoa_r+0x62c>)
 8008714:	2200      	movs	r2, #0
 8008716:	4640      	mov	r0, r8
 8008718:	4649      	mov	r1, r9
 800871a:	f7f7 fdd5 	bl	80002c8 <__aeabi_dsub>
 800871e:	4652      	mov	r2, sl
 8008720:	465b      	mov	r3, fp
 8008722:	4680      	mov	r8, r0
 8008724:	4689      	mov	r9, r1
 8008726:	f7f8 fa17 	bl	8000b58 <__aeabi_dcmpgt>
 800872a:	2800      	cmp	r0, #0
 800872c:	f040 8295 	bne.w	8008c5a <_dtoa_r+0x97a>
 8008730:	4652      	mov	r2, sl
 8008732:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008736:	4640      	mov	r0, r8
 8008738:	4649      	mov	r1, r9
 800873a:	f7f8 f9ef 	bl	8000b1c <__aeabi_dcmplt>
 800873e:	2800      	cmp	r0, #0
 8008740:	f040 8289 	bne.w	8008c56 <_dtoa_r+0x976>
 8008744:	ec5b ab19 	vmov	sl, fp, d9
 8008748:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800874a:	2b00      	cmp	r3, #0
 800874c:	f2c0 8148 	blt.w	80089e0 <_dtoa_r+0x700>
 8008750:	9a00      	ldr	r2, [sp, #0]
 8008752:	2a0e      	cmp	r2, #14
 8008754:	f300 8144 	bgt.w	80089e0 <_dtoa_r+0x700>
 8008758:	4b67      	ldr	r3, [pc, #412]	; (80088f8 <_dtoa_r+0x618>)
 800875a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800875e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008762:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008764:	2b00      	cmp	r3, #0
 8008766:	f280 80d5 	bge.w	8008914 <_dtoa_r+0x634>
 800876a:	9b03      	ldr	r3, [sp, #12]
 800876c:	2b00      	cmp	r3, #0
 800876e:	f300 80d1 	bgt.w	8008914 <_dtoa_r+0x634>
 8008772:	f040 826f 	bne.w	8008c54 <_dtoa_r+0x974>
 8008776:	4b65      	ldr	r3, [pc, #404]	; (800890c <_dtoa_r+0x62c>)
 8008778:	2200      	movs	r2, #0
 800877a:	4640      	mov	r0, r8
 800877c:	4649      	mov	r1, r9
 800877e:	f7f7 ff5b 	bl	8000638 <__aeabi_dmul>
 8008782:	4652      	mov	r2, sl
 8008784:	465b      	mov	r3, fp
 8008786:	f7f8 f9dd 	bl	8000b44 <__aeabi_dcmpge>
 800878a:	9e03      	ldr	r6, [sp, #12]
 800878c:	4637      	mov	r7, r6
 800878e:	2800      	cmp	r0, #0
 8008790:	f040 8245 	bne.w	8008c1e <_dtoa_r+0x93e>
 8008794:	9d01      	ldr	r5, [sp, #4]
 8008796:	2331      	movs	r3, #49	; 0x31
 8008798:	f805 3b01 	strb.w	r3, [r5], #1
 800879c:	9b00      	ldr	r3, [sp, #0]
 800879e:	3301      	adds	r3, #1
 80087a0:	9300      	str	r3, [sp, #0]
 80087a2:	e240      	b.n	8008c26 <_dtoa_r+0x946>
 80087a4:	07f2      	lsls	r2, r6, #31
 80087a6:	d505      	bpl.n	80087b4 <_dtoa_r+0x4d4>
 80087a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087ac:	f7f7 ff44 	bl	8000638 <__aeabi_dmul>
 80087b0:	3501      	adds	r5, #1
 80087b2:	2301      	movs	r3, #1
 80087b4:	1076      	asrs	r6, r6, #1
 80087b6:	3708      	adds	r7, #8
 80087b8:	e777      	b.n	80086aa <_dtoa_r+0x3ca>
 80087ba:	2502      	movs	r5, #2
 80087bc:	e779      	b.n	80086b2 <_dtoa_r+0x3d2>
 80087be:	9f00      	ldr	r7, [sp, #0]
 80087c0:	9e03      	ldr	r6, [sp, #12]
 80087c2:	e794      	b.n	80086ee <_dtoa_r+0x40e>
 80087c4:	9901      	ldr	r1, [sp, #4]
 80087c6:	4b4c      	ldr	r3, [pc, #304]	; (80088f8 <_dtoa_r+0x618>)
 80087c8:	4431      	add	r1, r6
 80087ca:	910d      	str	r1, [sp, #52]	; 0x34
 80087cc:	9908      	ldr	r1, [sp, #32]
 80087ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80087d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80087d6:	2900      	cmp	r1, #0
 80087d8:	d043      	beq.n	8008862 <_dtoa_r+0x582>
 80087da:	494d      	ldr	r1, [pc, #308]	; (8008910 <_dtoa_r+0x630>)
 80087dc:	2000      	movs	r0, #0
 80087de:	f7f8 f855 	bl	800088c <__aeabi_ddiv>
 80087e2:	4652      	mov	r2, sl
 80087e4:	465b      	mov	r3, fp
 80087e6:	f7f7 fd6f 	bl	80002c8 <__aeabi_dsub>
 80087ea:	9d01      	ldr	r5, [sp, #4]
 80087ec:	4682      	mov	sl, r0
 80087ee:	468b      	mov	fp, r1
 80087f0:	4649      	mov	r1, r9
 80087f2:	4640      	mov	r0, r8
 80087f4:	f7f8 f9d0 	bl	8000b98 <__aeabi_d2iz>
 80087f8:	4606      	mov	r6, r0
 80087fa:	f7f7 feb3 	bl	8000564 <__aeabi_i2d>
 80087fe:	4602      	mov	r2, r0
 8008800:	460b      	mov	r3, r1
 8008802:	4640      	mov	r0, r8
 8008804:	4649      	mov	r1, r9
 8008806:	f7f7 fd5f 	bl	80002c8 <__aeabi_dsub>
 800880a:	3630      	adds	r6, #48	; 0x30
 800880c:	f805 6b01 	strb.w	r6, [r5], #1
 8008810:	4652      	mov	r2, sl
 8008812:	465b      	mov	r3, fp
 8008814:	4680      	mov	r8, r0
 8008816:	4689      	mov	r9, r1
 8008818:	f7f8 f980 	bl	8000b1c <__aeabi_dcmplt>
 800881c:	2800      	cmp	r0, #0
 800881e:	d163      	bne.n	80088e8 <_dtoa_r+0x608>
 8008820:	4642      	mov	r2, r8
 8008822:	464b      	mov	r3, r9
 8008824:	4936      	ldr	r1, [pc, #216]	; (8008900 <_dtoa_r+0x620>)
 8008826:	2000      	movs	r0, #0
 8008828:	f7f7 fd4e 	bl	80002c8 <__aeabi_dsub>
 800882c:	4652      	mov	r2, sl
 800882e:	465b      	mov	r3, fp
 8008830:	f7f8 f974 	bl	8000b1c <__aeabi_dcmplt>
 8008834:	2800      	cmp	r0, #0
 8008836:	f040 80b5 	bne.w	80089a4 <_dtoa_r+0x6c4>
 800883a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800883c:	429d      	cmp	r5, r3
 800883e:	d081      	beq.n	8008744 <_dtoa_r+0x464>
 8008840:	4b30      	ldr	r3, [pc, #192]	; (8008904 <_dtoa_r+0x624>)
 8008842:	2200      	movs	r2, #0
 8008844:	4650      	mov	r0, sl
 8008846:	4659      	mov	r1, fp
 8008848:	f7f7 fef6 	bl	8000638 <__aeabi_dmul>
 800884c:	4b2d      	ldr	r3, [pc, #180]	; (8008904 <_dtoa_r+0x624>)
 800884e:	4682      	mov	sl, r0
 8008850:	468b      	mov	fp, r1
 8008852:	4640      	mov	r0, r8
 8008854:	4649      	mov	r1, r9
 8008856:	2200      	movs	r2, #0
 8008858:	f7f7 feee 	bl	8000638 <__aeabi_dmul>
 800885c:	4680      	mov	r8, r0
 800885e:	4689      	mov	r9, r1
 8008860:	e7c6      	b.n	80087f0 <_dtoa_r+0x510>
 8008862:	4650      	mov	r0, sl
 8008864:	4659      	mov	r1, fp
 8008866:	f7f7 fee7 	bl	8000638 <__aeabi_dmul>
 800886a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800886c:	9d01      	ldr	r5, [sp, #4]
 800886e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008870:	4682      	mov	sl, r0
 8008872:	468b      	mov	fp, r1
 8008874:	4649      	mov	r1, r9
 8008876:	4640      	mov	r0, r8
 8008878:	f7f8 f98e 	bl	8000b98 <__aeabi_d2iz>
 800887c:	4606      	mov	r6, r0
 800887e:	f7f7 fe71 	bl	8000564 <__aeabi_i2d>
 8008882:	3630      	adds	r6, #48	; 0x30
 8008884:	4602      	mov	r2, r0
 8008886:	460b      	mov	r3, r1
 8008888:	4640      	mov	r0, r8
 800888a:	4649      	mov	r1, r9
 800888c:	f7f7 fd1c 	bl	80002c8 <__aeabi_dsub>
 8008890:	f805 6b01 	strb.w	r6, [r5], #1
 8008894:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008896:	429d      	cmp	r5, r3
 8008898:	4680      	mov	r8, r0
 800889a:	4689      	mov	r9, r1
 800889c:	f04f 0200 	mov.w	r2, #0
 80088a0:	d124      	bne.n	80088ec <_dtoa_r+0x60c>
 80088a2:	4b1b      	ldr	r3, [pc, #108]	; (8008910 <_dtoa_r+0x630>)
 80088a4:	4650      	mov	r0, sl
 80088a6:	4659      	mov	r1, fp
 80088a8:	f7f7 fd10 	bl	80002cc <__adddf3>
 80088ac:	4602      	mov	r2, r0
 80088ae:	460b      	mov	r3, r1
 80088b0:	4640      	mov	r0, r8
 80088b2:	4649      	mov	r1, r9
 80088b4:	f7f8 f950 	bl	8000b58 <__aeabi_dcmpgt>
 80088b8:	2800      	cmp	r0, #0
 80088ba:	d173      	bne.n	80089a4 <_dtoa_r+0x6c4>
 80088bc:	4652      	mov	r2, sl
 80088be:	465b      	mov	r3, fp
 80088c0:	4913      	ldr	r1, [pc, #76]	; (8008910 <_dtoa_r+0x630>)
 80088c2:	2000      	movs	r0, #0
 80088c4:	f7f7 fd00 	bl	80002c8 <__aeabi_dsub>
 80088c8:	4602      	mov	r2, r0
 80088ca:	460b      	mov	r3, r1
 80088cc:	4640      	mov	r0, r8
 80088ce:	4649      	mov	r1, r9
 80088d0:	f7f8 f924 	bl	8000b1c <__aeabi_dcmplt>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	f43f af35 	beq.w	8008744 <_dtoa_r+0x464>
 80088da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80088dc:	1e6b      	subs	r3, r5, #1
 80088de:	930f      	str	r3, [sp, #60]	; 0x3c
 80088e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80088e4:	2b30      	cmp	r3, #48	; 0x30
 80088e6:	d0f8      	beq.n	80088da <_dtoa_r+0x5fa>
 80088e8:	9700      	str	r7, [sp, #0]
 80088ea:	e049      	b.n	8008980 <_dtoa_r+0x6a0>
 80088ec:	4b05      	ldr	r3, [pc, #20]	; (8008904 <_dtoa_r+0x624>)
 80088ee:	f7f7 fea3 	bl	8000638 <__aeabi_dmul>
 80088f2:	4680      	mov	r8, r0
 80088f4:	4689      	mov	r9, r1
 80088f6:	e7bd      	b.n	8008874 <_dtoa_r+0x594>
 80088f8:	0800ae88 	.word	0x0800ae88
 80088fc:	0800ae60 	.word	0x0800ae60
 8008900:	3ff00000 	.word	0x3ff00000
 8008904:	40240000 	.word	0x40240000
 8008908:	401c0000 	.word	0x401c0000
 800890c:	40140000 	.word	0x40140000
 8008910:	3fe00000 	.word	0x3fe00000
 8008914:	9d01      	ldr	r5, [sp, #4]
 8008916:	4656      	mov	r6, sl
 8008918:	465f      	mov	r7, fp
 800891a:	4642      	mov	r2, r8
 800891c:	464b      	mov	r3, r9
 800891e:	4630      	mov	r0, r6
 8008920:	4639      	mov	r1, r7
 8008922:	f7f7 ffb3 	bl	800088c <__aeabi_ddiv>
 8008926:	f7f8 f937 	bl	8000b98 <__aeabi_d2iz>
 800892a:	4682      	mov	sl, r0
 800892c:	f7f7 fe1a 	bl	8000564 <__aeabi_i2d>
 8008930:	4642      	mov	r2, r8
 8008932:	464b      	mov	r3, r9
 8008934:	f7f7 fe80 	bl	8000638 <__aeabi_dmul>
 8008938:	4602      	mov	r2, r0
 800893a:	460b      	mov	r3, r1
 800893c:	4630      	mov	r0, r6
 800893e:	4639      	mov	r1, r7
 8008940:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008944:	f7f7 fcc0 	bl	80002c8 <__aeabi_dsub>
 8008948:	f805 6b01 	strb.w	r6, [r5], #1
 800894c:	9e01      	ldr	r6, [sp, #4]
 800894e:	9f03      	ldr	r7, [sp, #12]
 8008950:	1bae      	subs	r6, r5, r6
 8008952:	42b7      	cmp	r7, r6
 8008954:	4602      	mov	r2, r0
 8008956:	460b      	mov	r3, r1
 8008958:	d135      	bne.n	80089c6 <_dtoa_r+0x6e6>
 800895a:	f7f7 fcb7 	bl	80002cc <__adddf3>
 800895e:	4642      	mov	r2, r8
 8008960:	464b      	mov	r3, r9
 8008962:	4606      	mov	r6, r0
 8008964:	460f      	mov	r7, r1
 8008966:	f7f8 f8f7 	bl	8000b58 <__aeabi_dcmpgt>
 800896a:	b9d0      	cbnz	r0, 80089a2 <_dtoa_r+0x6c2>
 800896c:	4642      	mov	r2, r8
 800896e:	464b      	mov	r3, r9
 8008970:	4630      	mov	r0, r6
 8008972:	4639      	mov	r1, r7
 8008974:	f7f8 f8c8 	bl	8000b08 <__aeabi_dcmpeq>
 8008978:	b110      	cbz	r0, 8008980 <_dtoa_r+0x6a0>
 800897a:	f01a 0f01 	tst.w	sl, #1
 800897e:	d110      	bne.n	80089a2 <_dtoa_r+0x6c2>
 8008980:	4620      	mov	r0, r4
 8008982:	ee18 1a10 	vmov	r1, s16
 8008986:	f001 f885 	bl	8009a94 <_Bfree>
 800898a:	2300      	movs	r3, #0
 800898c:	9800      	ldr	r0, [sp, #0]
 800898e:	702b      	strb	r3, [r5, #0]
 8008990:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008992:	3001      	adds	r0, #1
 8008994:	6018      	str	r0, [r3, #0]
 8008996:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008998:	2b00      	cmp	r3, #0
 800899a:	f43f acf1 	beq.w	8008380 <_dtoa_r+0xa0>
 800899e:	601d      	str	r5, [r3, #0]
 80089a0:	e4ee      	b.n	8008380 <_dtoa_r+0xa0>
 80089a2:	9f00      	ldr	r7, [sp, #0]
 80089a4:	462b      	mov	r3, r5
 80089a6:	461d      	mov	r5, r3
 80089a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089ac:	2a39      	cmp	r2, #57	; 0x39
 80089ae:	d106      	bne.n	80089be <_dtoa_r+0x6de>
 80089b0:	9a01      	ldr	r2, [sp, #4]
 80089b2:	429a      	cmp	r2, r3
 80089b4:	d1f7      	bne.n	80089a6 <_dtoa_r+0x6c6>
 80089b6:	9901      	ldr	r1, [sp, #4]
 80089b8:	2230      	movs	r2, #48	; 0x30
 80089ba:	3701      	adds	r7, #1
 80089bc:	700a      	strb	r2, [r1, #0]
 80089be:	781a      	ldrb	r2, [r3, #0]
 80089c0:	3201      	adds	r2, #1
 80089c2:	701a      	strb	r2, [r3, #0]
 80089c4:	e790      	b.n	80088e8 <_dtoa_r+0x608>
 80089c6:	4ba6      	ldr	r3, [pc, #664]	; (8008c60 <_dtoa_r+0x980>)
 80089c8:	2200      	movs	r2, #0
 80089ca:	f7f7 fe35 	bl	8000638 <__aeabi_dmul>
 80089ce:	2200      	movs	r2, #0
 80089d0:	2300      	movs	r3, #0
 80089d2:	4606      	mov	r6, r0
 80089d4:	460f      	mov	r7, r1
 80089d6:	f7f8 f897 	bl	8000b08 <__aeabi_dcmpeq>
 80089da:	2800      	cmp	r0, #0
 80089dc:	d09d      	beq.n	800891a <_dtoa_r+0x63a>
 80089de:	e7cf      	b.n	8008980 <_dtoa_r+0x6a0>
 80089e0:	9a08      	ldr	r2, [sp, #32]
 80089e2:	2a00      	cmp	r2, #0
 80089e4:	f000 80d7 	beq.w	8008b96 <_dtoa_r+0x8b6>
 80089e8:	9a06      	ldr	r2, [sp, #24]
 80089ea:	2a01      	cmp	r2, #1
 80089ec:	f300 80ba 	bgt.w	8008b64 <_dtoa_r+0x884>
 80089f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80089f2:	2a00      	cmp	r2, #0
 80089f4:	f000 80b2 	beq.w	8008b5c <_dtoa_r+0x87c>
 80089f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80089fc:	9e07      	ldr	r6, [sp, #28]
 80089fe:	9d04      	ldr	r5, [sp, #16]
 8008a00:	9a04      	ldr	r2, [sp, #16]
 8008a02:	441a      	add	r2, r3
 8008a04:	9204      	str	r2, [sp, #16]
 8008a06:	9a05      	ldr	r2, [sp, #20]
 8008a08:	2101      	movs	r1, #1
 8008a0a:	441a      	add	r2, r3
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	9205      	str	r2, [sp, #20]
 8008a10:	f001 f942 	bl	8009c98 <__i2b>
 8008a14:	4607      	mov	r7, r0
 8008a16:	2d00      	cmp	r5, #0
 8008a18:	dd0c      	ble.n	8008a34 <_dtoa_r+0x754>
 8008a1a:	9b05      	ldr	r3, [sp, #20]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	dd09      	ble.n	8008a34 <_dtoa_r+0x754>
 8008a20:	42ab      	cmp	r3, r5
 8008a22:	9a04      	ldr	r2, [sp, #16]
 8008a24:	bfa8      	it	ge
 8008a26:	462b      	movge	r3, r5
 8008a28:	1ad2      	subs	r2, r2, r3
 8008a2a:	9204      	str	r2, [sp, #16]
 8008a2c:	9a05      	ldr	r2, [sp, #20]
 8008a2e:	1aed      	subs	r5, r5, r3
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	9305      	str	r3, [sp, #20]
 8008a34:	9b07      	ldr	r3, [sp, #28]
 8008a36:	b31b      	cbz	r3, 8008a80 <_dtoa_r+0x7a0>
 8008a38:	9b08      	ldr	r3, [sp, #32]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	f000 80af 	beq.w	8008b9e <_dtoa_r+0x8be>
 8008a40:	2e00      	cmp	r6, #0
 8008a42:	dd13      	ble.n	8008a6c <_dtoa_r+0x78c>
 8008a44:	4639      	mov	r1, r7
 8008a46:	4632      	mov	r2, r6
 8008a48:	4620      	mov	r0, r4
 8008a4a:	f001 f9e5 	bl	8009e18 <__pow5mult>
 8008a4e:	ee18 2a10 	vmov	r2, s16
 8008a52:	4601      	mov	r1, r0
 8008a54:	4607      	mov	r7, r0
 8008a56:	4620      	mov	r0, r4
 8008a58:	f001 f934 	bl	8009cc4 <__multiply>
 8008a5c:	ee18 1a10 	vmov	r1, s16
 8008a60:	4680      	mov	r8, r0
 8008a62:	4620      	mov	r0, r4
 8008a64:	f001 f816 	bl	8009a94 <_Bfree>
 8008a68:	ee08 8a10 	vmov	s16, r8
 8008a6c:	9b07      	ldr	r3, [sp, #28]
 8008a6e:	1b9a      	subs	r2, r3, r6
 8008a70:	d006      	beq.n	8008a80 <_dtoa_r+0x7a0>
 8008a72:	ee18 1a10 	vmov	r1, s16
 8008a76:	4620      	mov	r0, r4
 8008a78:	f001 f9ce 	bl	8009e18 <__pow5mult>
 8008a7c:	ee08 0a10 	vmov	s16, r0
 8008a80:	2101      	movs	r1, #1
 8008a82:	4620      	mov	r0, r4
 8008a84:	f001 f908 	bl	8009c98 <__i2b>
 8008a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	4606      	mov	r6, r0
 8008a8e:	f340 8088 	ble.w	8008ba2 <_dtoa_r+0x8c2>
 8008a92:	461a      	mov	r2, r3
 8008a94:	4601      	mov	r1, r0
 8008a96:	4620      	mov	r0, r4
 8008a98:	f001 f9be 	bl	8009e18 <__pow5mult>
 8008a9c:	9b06      	ldr	r3, [sp, #24]
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	4606      	mov	r6, r0
 8008aa2:	f340 8081 	ble.w	8008ba8 <_dtoa_r+0x8c8>
 8008aa6:	f04f 0800 	mov.w	r8, #0
 8008aaa:	6933      	ldr	r3, [r6, #16]
 8008aac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008ab0:	6918      	ldr	r0, [r3, #16]
 8008ab2:	f001 f8a1 	bl	8009bf8 <__hi0bits>
 8008ab6:	f1c0 0020 	rsb	r0, r0, #32
 8008aba:	9b05      	ldr	r3, [sp, #20]
 8008abc:	4418      	add	r0, r3
 8008abe:	f010 001f 	ands.w	r0, r0, #31
 8008ac2:	f000 8092 	beq.w	8008bea <_dtoa_r+0x90a>
 8008ac6:	f1c0 0320 	rsb	r3, r0, #32
 8008aca:	2b04      	cmp	r3, #4
 8008acc:	f340 808a 	ble.w	8008be4 <_dtoa_r+0x904>
 8008ad0:	f1c0 001c 	rsb	r0, r0, #28
 8008ad4:	9b04      	ldr	r3, [sp, #16]
 8008ad6:	4403      	add	r3, r0
 8008ad8:	9304      	str	r3, [sp, #16]
 8008ada:	9b05      	ldr	r3, [sp, #20]
 8008adc:	4403      	add	r3, r0
 8008ade:	4405      	add	r5, r0
 8008ae0:	9305      	str	r3, [sp, #20]
 8008ae2:	9b04      	ldr	r3, [sp, #16]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	dd07      	ble.n	8008af8 <_dtoa_r+0x818>
 8008ae8:	ee18 1a10 	vmov	r1, s16
 8008aec:	461a      	mov	r2, r3
 8008aee:	4620      	mov	r0, r4
 8008af0:	f001 f9ec 	bl	8009ecc <__lshift>
 8008af4:	ee08 0a10 	vmov	s16, r0
 8008af8:	9b05      	ldr	r3, [sp, #20]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	dd05      	ble.n	8008b0a <_dtoa_r+0x82a>
 8008afe:	4631      	mov	r1, r6
 8008b00:	461a      	mov	r2, r3
 8008b02:	4620      	mov	r0, r4
 8008b04:	f001 f9e2 	bl	8009ecc <__lshift>
 8008b08:	4606      	mov	r6, r0
 8008b0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d06e      	beq.n	8008bee <_dtoa_r+0x90e>
 8008b10:	ee18 0a10 	vmov	r0, s16
 8008b14:	4631      	mov	r1, r6
 8008b16:	f001 fa49 	bl	8009fac <__mcmp>
 8008b1a:	2800      	cmp	r0, #0
 8008b1c:	da67      	bge.n	8008bee <_dtoa_r+0x90e>
 8008b1e:	9b00      	ldr	r3, [sp, #0]
 8008b20:	3b01      	subs	r3, #1
 8008b22:	ee18 1a10 	vmov	r1, s16
 8008b26:	9300      	str	r3, [sp, #0]
 8008b28:	220a      	movs	r2, #10
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	4620      	mov	r0, r4
 8008b2e:	f000 ffd3 	bl	8009ad8 <__multadd>
 8008b32:	9b08      	ldr	r3, [sp, #32]
 8008b34:	ee08 0a10 	vmov	s16, r0
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f000 81b1 	beq.w	8008ea0 <_dtoa_r+0xbc0>
 8008b3e:	2300      	movs	r3, #0
 8008b40:	4639      	mov	r1, r7
 8008b42:	220a      	movs	r2, #10
 8008b44:	4620      	mov	r0, r4
 8008b46:	f000 ffc7 	bl	8009ad8 <__multadd>
 8008b4a:	9b02      	ldr	r3, [sp, #8]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	4607      	mov	r7, r0
 8008b50:	f300 808e 	bgt.w	8008c70 <_dtoa_r+0x990>
 8008b54:	9b06      	ldr	r3, [sp, #24]
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	dc51      	bgt.n	8008bfe <_dtoa_r+0x91e>
 8008b5a:	e089      	b.n	8008c70 <_dtoa_r+0x990>
 8008b5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008b62:	e74b      	b.n	80089fc <_dtoa_r+0x71c>
 8008b64:	9b03      	ldr	r3, [sp, #12]
 8008b66:	1e5e      	subs	r6, r3, #1
 8008b68:	9b07      	ldr	r3, [sp, #28]
 8008b6a:	42b3      	cmp	r3, r6
 8008b6c:	bfbf      	itttt	lt
 8008b6e:	9b07      	ldrlt	r3, [sp, #28]
 8008b70:	9607      	strlt	r6, [sp, #28]
 8008b72:	1af2      	sublt	r2, r6, r3
 8008b74:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008b76:	bfb6      	itet	lt
 8008b78:	189b      	addlt	r3, r3, r2
 8008b7a:	1b9e      	subge	r6, r3, r6
 8008b7c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008b7e:	9b03      	ldr	r3, [sp, #12]
 8008b80:	bfb8      	it	lt
 8008b82:	2600      	movlt	r6, #0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	bfb7      	itett	lt
 8008b88:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008b8c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008b90:	1a9d      	sublt	r5, r3, r2
 8008b92:	2300      	movlt	r3, #0
 8008b94:	e734      	b.n	8008a00 <_dtoa_r+0x720>
 8008b96:	9e07      	ldr	r6, [sp, #28]
 8008b98:	9d04      	ldr	r5, [sp, #16]
 8008b9a:	9f08      	ldr	r7, [sp, #32]
 8008b9c:	e73b      	b.n	8008a16 <_dtoa_r+0x736>
 8008b9e:	9a07      	ldr	r2, [sp, #28]
 8008ba0:	e767      	b.n	8008a72 <_dtoa_r+0x792>
 8008ba2:	9b06      	ldr	r3, [sp, #24]
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	dc18      	bgt.n	8008bda <_dtoa_r+0x8fa>
 8008ba8:	f1ba 0f00 	cmp.w	sl, #0
 8008bac:	d115      	bne.n	8008bda <_dtoa_r+0x8fa>
 8008bae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008bb2:	b993      	cbnz	r3, 8008bda <_dtoa_r+0x8fa>
 8008bb4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008bb8:	0d1b      	lsrs	r3, r3, #20
 8008bba:	051b      	lsls	r3, r3, #20
 8008bbc:	b183      	cbz	r3, 8008be0 <_dtoa_r+0x900>
 8008bbe:	9b04      	ldr	r3, [sp, #16]
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	9304      	str	r3, [sp, #16]
 8008bc4:	9b05      	ldr	r3, [sp, #20]
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	9305      	str	r3, [sp, #20]
 8008bca:	f04f 0801 	mov.w	r8, #1
 8008bce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	f47f af6a 	bne.w	8008aaa <_dtoa_r+0x7ca>
 8008bd6:	2001      	movs	r0, #1
 8008bd8:	e76f      	b.n	8008aba <_dtoa_r+0x7da>
 8008bda:	f04f 0800 	mov.w	r8, #0
 8008bde:	e7f6      	b.n	8008bce <_dtoa_r+0x8ee>
 8008be0:	4698      	mov	r8, r3
 8008be2:	e7f4      	b.n	8008bce <_dtoa_r+0x8ee>
 8008be4:	f43f af7d 	beq.w	8008ae2 <_dtoa_r+0x802>
 8008be8:	4618      	mov	r0, r3
 8008bea:	301c      	adds	r0, #28
 8008bec:	e772      	b.n	8008ad4 <_dtoa_r+0x7f4>
 8008bee:	9b03      	ldr	r3, [sp, #12]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	dc37      	bgt.n	8008c64 <_dtoa_r+0x984>
 8008bf4:	9b06      	ldr	r3, [sp, #24]
 8008bf6:	2b02      	cmp	r3, #2
 8008bf8:	dd34      	ble.n	8008c64 <_dtoa_r+0x984>
 8008bfa:	9b03      	ldr	r3, [sp, #12]
 8008bfc:	9302      	str	r3, [sp, #8]
 8008bfe:	9b02      	ldr	r3, [sp, #8]
 8008c00:	b96b      	cbnz	r3, 8008c1e <_dtoa_r+0x93e>
 8008c02:	4631      	mov	r1, r6
 8008c04:	2205      	movs	r2, #5
 8008c06:	4620      	mov	r0, r4
 8008c08:	f000 ff66 	bl	8009ad8 <__multadd>
 8008c0c:	4601      	mov	r1, r0
 8008c0e:	4606      	mov	r6, r0
 8008c10:	ee18 0a10 	vmov	r0, s16
 8008c14:	f001 f9ca 	bl	8009fac <__mcmp>
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	f73f adbb 	bgt.w	8008794 <_dtoa_r+0x4b4>
 8008c1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c20:	9d01      	ldr	r5, [sp, #4]
 8008c22:	43db      	mvns	r3, r3
 8008c24:	9300      	str	r3, [sp, #0]
 8008c26:	f04f 0800 	mov.w	r8, #0
 8008c2a:	4631      	mov	r1, r6
 8008c2c:	4620      	mov	r0, r4
 8008c2e:	f000 ff31 	bl	8009a94 <_Bfree>
 8008c32:	2f00      	cmp	r7, #0
 8008c34:	f43f aea4 	beq.w	8008980 <_dtoa_r+0x6a0>
 8008c38:	f1b8 0f00 	cmp.w	r8, #0
 8008c3c:	d005      	beq.n	8008c4a <_dtoa_r+0x96a>
 8008c3e:	45b8      	cmp	r8, r7
 8008c40:	d003      	beq.n	8008c4a <_dtoa_r+0x96a>
 8008c42:	4641      	mov	r1, r8
 8008c44:	4620      	mov	r0, r4
 8008c46:	f000 ff25 	bl	8009a94 <_Bfree>
 8008c4a:	4639      	mov	r1, r7
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f000 ff21 	bl	8009a94 <_Bfree>
 8008c52:	e695      	b.n	8008980 <_dtoa_r+0x6a0>
 8008c54:	2600      	movs	r6, #0
 8008c56:	4637      	mov	r7, r6
 8008c58:	e7e1      	b.n	8008c1e <_dtoa_r+0x93e>
 8008c5a:	9700      	str	r7, [sp, #0]
 8008c5c:	4637      	mov	r7, r6
 8008c5e:	e599      	b.n	8008794 <_dtoa_r+0x4b4>
 8008c60:	40240000 	.word	0x40240000
 8008c64:	9b08      	ldr	r3, [sp, #32]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	f000 80ca 	beq.w	8008e00 <_dtoa_r+0xb20>
 8008c6c:	9b03      	ldr	r3, [sp, #12]
 8008c6e:	9302      	str	r3, [sp, #8]
 8008c70:	2d00      	cmp	r5, #0
 8008c72:	dd05      	ble.n	8008c80 <_dtoa_r+0x9a0>
 8008c74:	4639      	mov	r1, r7
 8008c76:	462a      	mov	r2, r5
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f001 f927 	bl	8009ecc <__lshift>
 8008c7e:	4607      	mov	r7, r0
 8008c80:	f1b8 0f00 	cmp.w	r8, #0
 8008c84:	d05b      	beq.n	8008d3e <_dtoa_r+0xa5e>
 8008c86:	6879      	ldr	r1, [r7, #4]
 8008c88:	4620      	mov	r0, r4
 8008c8a:	f000 fec3 	bl	8009a14 <_Balloc>
 8008c8e:	4605      	mov	r5, r0
 8008c90:	b928      	cbnz	r0, 8008c9e <_dtoa_r+0x9be>
 8008c92:	4b87      	ldr	r3, [pc, #540]	; (8008eb0 <_dtoa_r+0xbd0>)
 8008c94:	4602      	mov	r2, r0
 8008c96:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008c9a:	f7ff bb3b 	b.w	8008314 <_dtoa_r+0x34>
 8008c9e:	693a      	ldr	r2, [r7, #16]
 8008ca0:	3202      	adds	r2, #2
 8008ca2:	0092      	lsls	r2, r2, #2
 8008ca4:	f107 010c 	add.w	r1, r7, #12
 8008ca8:	300c      	adds	r0, #12
 8008caa:	f7fd ff05 	bl	8006ab8 <memcpy>
 8008cae:	2201      	movs	r2, #1
 8008cb0:	4629      	mov	r1, r5
 8008cb2:	4620      	mov	r0, r4
 8008cb4:	f001 f90a 	bl	8009ecc <__lshift>
 8008cb8:	9b01      	ldr	r3, [sp, #4]
 8008cba:	f103 0901 	add.w	r9, r3, #1
 8008cbe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008cc2:	4413      	add	r3, r2
 8008cc4:	9305      	str	r3, [sp, #20]
 8008cc6:	f00a 0301 	and.w	r3, sl, #1
 8008cca:	46b8      	mov	r8, r7
 8008ccc:	9304      	str	r3, [sp, #16]
 8008cce:	4607      	mov	r7, r0
 8008cd0:	4631      	mov	r1, r6
 8008cd2:	ee18 0a10 	vmov	r0, s16
 8008cd6:	f7ff fa75 	bl	80081c4 <quorem>
 8008cda:	4641      	mov	r1, r8
 8008cdc:	9002      	str	r0, [sp, #8]
 8008cde:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008ce2:	ee18 0a10 	vmov	r0, s16
 8008ce6:	f001 f961 	bl	8009fac <__mcmp>
 8008cea:	463a      	mov	r2, r7
 8008cec:	9003      	str	r0, [sp, #12]
 8008cee:	4631      	mov	r1, r6
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	f001 f977 	bl	8009fe4 <__mdiff>
 8008cf6:	68c2      	ldr	r2, [r0, #12]
 8008cf8:	f109 3bff 	add.w	fp, r9, #4294967295
 8008cfc:	4605      	mov	r5, r0
 8008cfe:	bb02      	cbnz	r2, 8008d42 <_dtoa_r+0xa62>
 8008d00:	4601      	mov	r1, r0
 8008d02:	ee18 0a10 	vmov	r0, s16
 8008d06:	f001 f951 	bl	8009fac <__mcmp>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	4629      	mov	r1, r5
 8008d0e:	4620      	mov	r0, r4
 8008d10:	9207      	str	r2, [sp, #28]
 8008d12:	f000 febf 	bl	8009a94 <_Bfree>
 8008d16:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008d1a:	ea43 0102 	orr.w	r1, r3, r2
 8008d1e:	9b04      	ldr	r3, [sp, #16]
 8008d20:	430b      	orrs	r3, r1
 8008d22:	464d      	mov	r5, r9
 8008d24:	d10f      	bne.n	8008d46 <_dtoa_r+0xa66>
 8008d26:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008d2a:	d02a      	beq.n	8008d82 <_dtoa_r+0xaa2>
 8008d2c:	9b03      	ldr	r3, [sp, #12]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	dd02      	ble.n	8008d38 <_dtoa_r+0xa58>
 8008d32:	9b02      	ldr	r3, [sp, #8]
 8008d34:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008d38:	f88b a000 	strb.w	sl, [fp]
 8008d3c:	e775      	b.n	8008c2a <_dtoa_r+0x94a>
 8008d3e:	4638      	mov	r0, r7
 8008d40:	e7ba      	b.n	8008cb8 <_dtoa_r+0x9d8>
 8008d42:	2201      	movs	r2, #1
 8008d44:	e7e2      	b.n	8008d0c <_dtoa_r+0xa2c>
 8008d46:	9b03      	ldr	r3, [sp, #12]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	db04      	blt.n	8008d56 <_dtoa_r+0xa76>
 8008d4c:	9906      	ldr	r1, [sp, #24]
 8008d4e:	430b      	orrs	r3, r1
 8008d50:	9904      	ldr	r1, [sp, #16]
 8008d52:	430b      	orrs	r3, r1
 8008d54:	d122      	bne.n	8008d9c <_dtoa_r+0xabc>
 8008d56:	2a00      	cmp	r2, #0
 8008d58:	ddee      	ble.n	8008d38 <_dtoa_r+0xa58>
 8008d5a:	ee18 1a10 	vmov	r1, s16
 8008d5e:	2201      	movs	r2, #1
 8008d60:	4620      	mov	r0, r4
 8008d62:	f001 f8b3 	bl	8009ecc <__lshift>
 8008d66:	4631      	mov	r1, r6
 8008d68:	ee08 0a10 	vmov	s16, r0
 8008d6c:	f001 f91e 	bl	8009fac <__mcmp>
 8008d70:	2800      	cmp	r0, #0
 8008d72:	dc03      	bgt.n	8008d7c <_dtoa_r+0xa9c>
 8008d74:	d1e0      	bne.n	8008d38 <_dtoa_r+0xa58>
 8008d76:	f01a 0f01 	tst.w	sl, #1
 8008d7a:	d0dd      	beq.n	8008d38 <_dtoa_r+0xa58>
 8008d7c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008d80:	d1d7      	bne.n	8008d32 <_dtoa_r+0xa52>
 8008d82:	2339      	movs	r3, #57	; 0x39
 8008d84:	f88b 3000 	strb.w	r3, [fp]
 8008d88:	462b      	mov	r3, r5
 8008d8a:	461d      	mov	r5, r3
 8008d8c:	3b01      	subs	r3, #1
 8008d8e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008d92:	2a39      	cmp	r2, #57	; 0x39
 8008d94:	d071      	beq.n	8008e7a <_dtoa_r+0xb9a>
 8008d96:	3201      	adds	r2, #1
 8008d98:	701a      	strb	r2, [r3, #0]
 8008d9a:	e746      	b.n	8008c2a <_dtoa_r+0x94a>
 8008d9c:	2a00      	cmp	r2, #0
 8008d9e:	dd07      	ble.n	8008db0 <_dtoa_r+0xad0>
 8008da0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008da4:	d0ed      	beq.n	8008d82 <_dtoa_r+0xaa2>
 8008da6:	f10a 0301 	add.w	r3, sl, #1
 8008daa:	f88b 3000 	strb.w	r3, [fp]
 8008dae:	e73c      	b.n	8008c2a <_dtoa_r+0x94a>
 8008db0:	9b05      	ldr	r3, [sp, #20]
 8008db2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008db6:	4599      	cmp	r9, r3
 8008db8:	d047      	beq.n	8008e4a <_dtoa_r+0xb6a>
 8008dba:	ee18 1a10 	vmov	r1, s16
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	220a      	movs	r2, #10
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f000 fe88 	bl	8009ad8 <__multadd>
 8008dc8:	45b8      	cmp	r8, r7
 8008dca:	ee08 0a10 	vmov	s16, r0
 8008dce:	f04f 0300 	mov.w	r3, #0
 8008dd2:	f04f 020a 	mov.w	r2, #10
 8008dd6:	4641      	mov	r1, r8
 8008dd8:	4620      	mov	r0, r4
 8008dda:	d106      	bne.n	8008dea <_dtoa_r+0xb0a>
 8008ddc:	f000 fe7c 	bl	8009ad8 <__multadd>
 8008de0:	4680      	mov	r8, r0
 8008de2:	4607      	mov	r7, r0
 8008de4:	f109 0901 	add.w	r9, r9, #1
 8008de8:	e772      	b.n	8008cd0 <_dtoa_r+0x9f0>
 8008dea:	f000 fe75 	bl	8009ad8 <__multadd>
 8008dee:	4639      	mov	r1, r7
 8008df0:	4680      	mov	r8, r0
 8008df2:	2300      	movs	r3, #0
 8008df4:	220a      	movs	r2, #10
 8008df6:	4620      	mov	r0, r4
 8008df8:	f000 fe6e 	bl	8009ad8 <__multadd>
 8008dfc:	4607      	mov	r7, r0
 8008dfe:	e7f1      	b.n	8008de4 <_dtoa_r+0xb04>
 8008e00:	9b03      	ldr	r3, [sp, #12]
 8008e02:	9302      	str	r3, [sp, #8]
 8008e04:	9d01      	ldr	r5, [sp, #4]
 8008e06:	ee18 0a10 	vmov	r0, s16
 8008e0a:	4631      	mov	r1, r6
 8008e0c:	f7ff f9da 	bl	80081c4 <quorem>
 8008e10:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008e14:	9b01      	ldr	r3, [sp, #4]
 8008e16:	f805 ab01 	strb.w	sl, [r5], #1
 8008e1a:	1aea      	subs	r2, r5, r3
 8008e1c:	9b02      	ldr	r3, [sp, #8]
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	dd09      	ble.n	8008e36 <_dtoa_r+0xb56>
 8008e22:	ee18 1a10 	vmov	r1, s16
 8008e26:	2300      	movs	r3, #0
 8008e28:	220a      	movs	r2, #10
 8008e2a:	4620      	mov	r0, r4
 8008e2c:	f000 fe54 	bl	8009ad8 <__multadd>
 8008e30:	ee08 0a10 	vmov	s16, r0
 8008e34:	e7e7      	b.n	8008e06 <_dtoa_r+0xb26>
 8008e36:	9b02      	ldr	r3, [sp, #8]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	bfc8      	it	gt
 8008e3c:	461d      	movgt	r5, r3
 8008e3e:	9b01      	ldr	r3, [sp, #4]
 8008e40:	bfd8      	it	le
 8008e42:	2501      	movle	r5, #1
 8008e44:	441d      	add	r5, r3
 8008e46:	f04f 0800 	mov.w	r8, #0
 8008e4a:	ee18 1a10 	vmov	r1, s16
 8008e4e:	2201      	movs	r2, #1
 8008e50:	4620      	mov	r0, r4
 8008e52:	f001 f83b 	bl	8009ecc <__lshift>
 8008e56:	4631      	mov	r1, r6
 8008e58:	ee08 0a10 	vmov	s16, r0
 8008e5c:	f001 f8a6 	bl	8009fac <__mcmp>
 8008e60:	2800      	cmp	r0, #0
 8008e62:	dc91      	bgt.n	8008d88 <_dtoa_r+0xaa8>
 8008e64:	d102      	bne.n	8008e6c <_dtoa_r+0xb8c>
 8008e66:	f01a 0f01 	tst.w	sl, #1
 8008e6a:	d18d      	bne.n	8008d88 <_dtoa_r+0xaa8>
 8008e6c:	462b      	mov	r3, r5
 8008e6e:	461d      	mov	r5, r3
 8008e70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e74:	2a30      	cmp	r2, #48	; 0x30
 8008e76:	d0fa      	beq.n	8008e6e <_dtoa_r+0xb8e>
 8008e78:	e6d7      	b.n	8008c2a <_dtoa_r+0x94a>
 8008e7a:	9a01      	ldr	r2, [sp, #4]
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d184      	bne.n	8008d8a <_dtoa_r+0xaaa>
 8008e80:	9b00      	ldr	r3, [sp, #0]
 8008e82:	3301      	adds	r3, #1
 8008e84:	9300      	str	r3, [sp, #0]
 8008e86:	2331      	movs	r3, #49	; 0x31
 8008e88:	7013      	strb	r3, [r2, #0]
 8008e8a:	e6ce      	b.n	8008c2a <_dtoa_r+0x94a>
 8008e8c:	4b09      	ldr	r3, [pc, #36]	; (8008eb4 <_dtoa_r+0xbd4>)
 8008e8e:	f7ff ba95 	b.w	80083bc <_dtoa_r+0xdc>
 8008e92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f47f aa6e 	bne.w	8008376 <_dtoa_r+0x96>
 8008e9a:	4b07      	ldr	r3, [pc, #28]	; (8008eb8 <_dtoa_r+0xbd8>)
 8008e9c:	f7ff ba8e 	b.w	80083bc <_dtoa_r+0xdc>
 8008ea0:	9b02      	ldr	r3, [sp, #8]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	dcae      	bgt.n	8008e04 <_dtoa_r+0xb24>
 8008ea6:	9b06      	ldr	r3, [sp, #24]
 8008ea8:	2b02      	cmp	r3, #2
 8008eaa:	f73f aea8 	bgt.w	8008bfe <_dtoa_r+0x91e>
 8008eae:	e7a9      	b.n	8008e04 <_dtoa_r+0xb24>
 8008eb0:	0800ad17 	.word	0x0800ad17
 8008eb4:	0800ac24 	.word	0x0800ac24
 8008eb8:	0800ac98 	.word	0x0800ac98

08008ebc <__sflush_r>:
 8008ebc:	898a      	ldrh	r2, [r1, #12]
 8008ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec2:	4605      	mov	r5, r0
 8008ec4:	0710      	lsls	r0, r2, #28
 8008ec6:	460c      	mov	r4, r1
 8008ec8:	d458      	bmi.n	8008f7c <__sflush_r+0xc0>
 8008eca:	684b      	ldr	r3, [r1, #4]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	dc05      	bgt.n	8008edc <__sflush_r+0x20>
 8008ed0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	dc02      	bgt.n	8008edc <__sflush_r+0x20>
 8008ed6:	2000      	movs	r0, #0
 8008ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008edc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ede:	2e00      	cmp	r6, #0
 8008ee0:	d0f9      	beq.n	8008ed6 <__sflush_r+0x1a>
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ee8:	682f      	ldr	r7, [r5, #0]
 8008eea:	602b      	str	r3, [r5, #0]
 8008eec:	d032      	beq.n	8008f54 <__sflush_r+0x98>
 8008eee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ef0:	89a3      	ldrh	r3, [r4, #12]
 8008ef2:	075a      	lsls	r2, r3, #29
 8008ef4:	d505      	bpl.n	8008f02 <__sflush_r+0x46>
 8008ef6:	6863      	ldr	r3, [r4, #4]
 8008ef8:	1ac0      	subs	r0, r0, r3
 8008efa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008efc:	b10b      	cbz	r3, 8008f02 <__sflush_r+0x46>
 8008efe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f00:	1ac0      	subs	r0, r0, r3
 8008f02:	2300      	movs	r3, #0
 8008f04:	4602      	mov	r2, r0
 8008f06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f08:	6a21      	ldr	r1, [r4, #32]
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	47b0      	blx	r6
 8008f0e:	1c43      	adds	r3, r0, #1
 8008f10:	89a3      	ldrh	r3, [r4, #12]
 8008f12:	d106      	bne.n	8008f22 <__sflush_r+0x66>
 8008f14:	6829      	ldr	r1, [r5, #0]
 8008f16:	291d      	cmp	r1, #29
 8008f18:	d82c      	bhi.n	8008f74 <__sflush_r+0xb8>
 8008f1a:	4a2a      	ldr	r2, [pc, #168]	; (8008fc4 <__sflush_r+0x108>)
 8008f1c:	40ca      	lsrs	r2, r1
 8008f1e:	07d6      	lsls	r6, r2, #31
 8008f20:	d528      	bpl.n	8008f74 <__sflush_r+0xb8>
 8008f22:	2200      	movs	r2, #0
 8008f24:	6062      	str	r2, [r4, #4]
 8008f26:	04d9      	lsls	r1, r3, #19
 8008f28:	6922      	ldr	r2, [r4, #16]
 8008f2a:	6022      	str	r2, [r4, #0]
 8008f2c:	d504      	bpl.n	8008f38 <__sflush_r+0x7c>
 8008f2e:	1c42      	adds	r2, r0, #1
 8008f30:	d101      	bne.n	8008f36 <__sflush_r+0x7a>
 8008f32:	682b      	ldr	r3, [r5, #0]
 8008f34:	b903      	cbnz	r3, 8008f38 <__sflush_r+0x7c>
 8008f36:	6560      	str	r0, [r4, #84]	; 0x54
 8008f38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f3a:	602f      	str	r7, [r5, #0]
 8008f3c:	2900      	cmp	r1, #0
 8008f3e:	d0ca      	beq.n	8008ed6 <__sflush_r+0x1a>
 8008f40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f44:	4299      	cmp	r1, r3
 8008f46:	d002      	beq.n	8008f4e <__sflush_r+0x92>
 8008f48:	4628      	mov	r0, r5
 8008f4a:	f001 fa3b 	bl	800a3c4 <_free_r>
 8008f4e:	2000      	movs	r0, #0
 8008f50:	6360      	str	r0, [r4, #52]	; 0x34
 8008f52:	e7c1      	b.n	8008ed8 <__sflush_r+0x1c>
 8008f54:	6a21      	ldr	r1, [r4, #32]
 8008f56:	2301      	movs	r3, #1
 8008f58:	4628      	mov	r0, r5
 8008f5a:	47b0      	blx	r6
 8008f5c:	1c41      	adds	r1, r0, #1
 8008f5e:	d1c7      	bne.n	8008ef0 <__sflush_r+0x34>
 8008f60:	682b      	ldr	r3, [r5, #0]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d0c4      	beq.n	8008ef0 <__sflush_r+0x34>
 8008f66:	2b1d      	cmp	r3, #29
 8008f68:	d001      	beq.n	8008f6e <__sflush_r+0xb2>
 8008f6a:	2b16      	cmp	r3, #22
 8008f6c:	d101      	bne.n	8008f72 <__sflush_r+0xb6>
 8008f6e:	602f      	str	r7, [r5, #0]
 8008f70:	e7b1      	b.n	8008ed6 <__sflush_r+0x1a>
 8008f72:	89a3      	ldrh	r3, [r4, #12]
 8008f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f78:	81a3      	strh	r3, [r4, #12]
 8008f7a:	e7ad      	b.n	8008ed8 <__sflush_r+0x1c>
 8008f7c:	690f      	ldr	r7, [r1, #16]
 8008f7e:	2f00      	cmp	r7, #0
 8008f80:	d0a9      	beq.n	8008ed6 <__sflush_r+0x1a>
 8008f82:	0793      	lsls	r3, r2, #30
 8008f84:	680e      	ldr	r6, [r1, #0]
 8008f86:	bf08      	it	eq
 8008f88:	694b      	ldreq	r3, [r1, #20]
 8008f8a:	600f      	str	r7, [r1, #0]
 8008f8c:	bf18      	it	ne
 8008f8e:	2300      	movne	r3, #0
 8008f90:	eba6 0807 	sub.w	r8, r6, r7
 8008f94:	608b      	str	r3, [r1, #8]
 8008f96:	f1b8 0f00 	cmp.w	r8, #0
 8008f9a:	dd9c      	ble.n	8008ed6 <__sflush_r+0x1a>
 8008f9c:	6a21      	ldr	r1, [r4, #32]
 8008f9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008fa0:	4643      	mov	r3, r8
 8008fa2:	463a      	mov	r2, r7
 8008fa4:	4628      	mov	r0, r5
 8008fa6:	47b0      	blx	r6
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	dc06      	bgt.n	8008fba <__sflush_r+0xfe>
 8008fac:	89a3      	ldrh	r3, [r4, #12]
 8008fae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fb2:	81a3      	strh	r3, [r4, #12]
 8008fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb8:	e78e      	b.n	8008ed8 <__sflush_r+0x1c>
 8008fba:	4407      	add	r7, r0
 8008fbc:	eba8 0800 	sub.w	r8, r8, r0
 8008fc0:	e7e9      	b.n	8008f96 <__sflush_r+0xda>
 8008fc2:	bf00      	nop
 8008fc4:	20400001 	.word	0x20400001

08008fc8 <_fflush_r>:
 8008fc8:	b538      	push	{r3, r4, r5, lr}
 8008fca:	690b      	ldr	r3, [r1, #16]
 8008fcc:	4605      	mov	r5, r0
 8008fce:	460c      	mov	r4, r1
 8008fd0:	b913      	cbnz	r3, 8008fd8 <_fflush_r+0x10>
 8008fd2:	2500      	movs	r5, #0
 8008fd4:	4628      	mov	r0, r5
 8008fd6:	bd38      	pop	{r3, r4, r5, pc}
 8008fd8:	b118      	cbz	r0, 8008fe2 <_fflush_r+0x1a>
 8008fda:	6983      	ldr	r3, [r0, #24]
 8008fdc:	b90b      	cbnz	r3, 8008fe2 <_fflush_r+0x1a>
 8008fde:	f000 f887 	bl	80090f0 <__sinit>
 8008fe2:	4b14      	ldr	r3, [pc, #80]	; (8009034 <_fflush_r+0x6c>)
 8008fe4:	429c      	cmp	r4, r3
 8008fe6:	d11b      	bne.n	8009020 <_fflush_r+0x58>
 8008fe8:	686c      	ldr	r4, [r5, #4]
 8008fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d0ef      	beq.n	8008fd2 <_fflush_r+0xa>
 8008ff2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008ff4:	07d0      	lsls	r0, r2, #31
 8008ff6:	d404      	bmi.n	8009002 <_fflush_r+0x3a>
 8008ff8:	0599      	lsls	r1, r3, #22
 8008ffa:	d402      	bmi.n	8009002 <_fflush_r+0x3a>
 8008ffc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ffe:	f000 fc88 	bl	8009912 <__retarget_lock_acquire_recursive>
 8009002:	4628      	mov	r0, r5
 8009004:	4621      	mov	r1, r4
 8009006:	f7ff ff59 	bl	8008ebc <__sflush_r>
 800900a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800900c:	07da      	lsls	r2, r3, #31
 800900e:	4605      	mov	r5, r0
 8009010:	d4e0      	bmi.n	8008fd4 <_fflush_r+0xc>
 8009012:	89a3      	ldrh	r3, [r4, #12]
 8009014:	059b      	lsls	r3, r3, #22
 8009016:	d4dd      	bmi.n	8008fd4 <_fflush_r+0xc>
 8009018:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800901a:	f000 fc7b 	bl	8009914 <__retarget_lock_release_recursive>
 800901e:	e7d9      	b.n	8008fd4 <_fflush_r+0xc>
 8009020:	4b05      	ldr	r3, [pc, #20]	; (8009038 <_fflush_r+0x70>)
 8009022:	429c      	cmp	r4, r3
 8009024:	d101      	bne.n	800902a <_fflush_r+0x62>
 8009026:	68ac      	ldr	r4, [r5, #8]
 8009028:	e7df      	b.n	8008fea <_fflush_r+0x22>
 800902a:	4b04      	ldr	r3, [pc, #16]	; (800903c <_fflush_r+0x74>)
 800902c:	429c      	cmp	r4, r3
 800902e:	bf08      	it	eq
 8009030:	68ec      	ldreq	r4, [r5, #12]
 8009032:	e7da      	b.n	8008fea <_fflush_r+0x22>
 8009034:	0800ad48 	.word	0x0800ad48
 8009038:	0800ad68 	.word	0x0800ad68
 800903c:	0800ad28 	.word	0x0800ad28

08009040 <std>:
 8009040:	2300      	movs	r3, #0
 8009042:	b510      	push	{r4, lr}
 8009044:	4604      	mov	r4, r0
 8009046:	e9c0 3300 	strd	r3, r3, [r0]
 800904a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800904e:	6083      	str	r3, [r0, #8]
 8009050:	8181      	strh	r1, [r0, #12]
 8009052:	6643      	str	r3, [r0, #100]	; 0x64
 8009054:	81c2      	strh	r2, [r0, #14]
 8009056:	6183      	str	r3, [r0, #24]
 8009058:	4619      	mov	r1, r3
 800905a:	2208      	movs	r2, #8
 800905c:	305c      	adds	r0, #92	; 0x5c
 800905e:	f7fd fd39 	bl	8006ad4 <memset>
 8009062:	4b05      	ldr	r3, [pc, #20]	; (8009078 <std+0x38>)
 8009064:	6263      	str	r3, [r4, #36]	; 0x24
 8009066:	4b05      	ldr	r3, [pc, #20]	; (800907c <std+0x3c>)
 8009068:	62a3      	str	r3, [r4, #40]	; 0x28
 800906a:	4b05      	ldr	r3, [pc, #20]	; (8009080 <std+0x40>)
 800906c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800906e:	4b05      	ldr	r3, [pc, #20]	; (8009084 <std+0x44>)
 8009070:	6224      	str	r4, [r4, #32]
 8009072:	6323      	str	r3, [r4, #48]	; 0x30
 8009074:	bd10      	pop	{r4, pc}
 8009076:	bf00      	nop
 8009078:	0800a869 	.word	0x0800a869
 800907c:	0800a88b 	.word	0x0800a88b
 8009080:	0800a8c3 	.word	0x0800a8c3
 8009084:	0800a8e7 	.word	0x0800a8e7

08009088 <_cleanup_r>:
 8009088:	4901      	ldr	r1, [pc, #4]	; (8009090 <_cleanup_r+0x8>)
 800908a:	f000 b8af 	b.w	80091ec <_fwalk_reent>
 800908e:	bf00      	nop
 8009090:	08008fc9 	.word	0x08008fc9

08009094 <__sfmoreglue>:
 8009094:	b570      	push	{r4, r5, r6, lr}
 8009096:	2268      	movs	r2, #104	; 0x68
 8009098:	1e4d      	subs	r5, r1, #1
 800909a:	4355      	muls	r5, r2
 800909c:	460e      	mov	r6, r1
 800909e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80090a2:	f001 f9fb 	bl	800a49c <_malloc_r>
 80090a6:	4604      	mov	r4, r0
 80090a8:	b140      	cbz	r0, 80090bc <__sfmoreglue+0x28>
 80090aa:	2100      	movs	r1, #0
 80090ac:	e9c0 1600 	strd	r1, r6, [r0]
 80090b0:	300c      	adds	r0, #12
 80090b2:	60a0      	str	r0, [r4, #8]
 80090b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80090b8:	f7fd fd0c 	bl	8006ad4 <memset>
 80090bc:	4620      	mov	r0, r4
 80090be:	bd70      	pop	{r4, r5, r6, pc}

080090c0 <__sfp_lock_acquire>:
 80090c0:	4801      	ldr	r0, [pc, #4]	; (80090c8 <__sfp_lock_acquire+0x8>)
 80090c2:	f000 bc26 	b.w	8009912 <__retarget_lock_acquire_recursive>
 80090c6:	bf00      	nop
 80090c8:	20005ea9 	.word	0x20005ea9

080090cc <__sfp_lock_release>:
 80090cc:	4801      	ldr	r0, [pc, #4]	; (80090d4 <__sfp_lock_release+0x8>)
 80090ce:	f000 bc21 	b.w	8009914 <__retarget_lock_release_recursive>
 80090d2:	bf00      	nop
 80090d4:	20005ea9 	.word	0x20005ea9

080090d8 <__sinit_lock_acquire>:
 80090d8:	4801      	ldr	r0, [pc, #4]	; (80090e0 <__sinit_lock_acquire+0x8>)
 80090da:	f000 bc1a 	b.w	8009912 <__retarget_lock_acquire_recursive>
 80090de:	bf00      	nop
 80090e0:	20005eaa 	.word	0x20005eaa

080090e4 <__sinit_lock_release>:
 80090e4:	4801      	ldr	r0, [pc, #4]	; (80090ec <__sinit_lock_release+0x8>)
 80090e6:	f000 bc15 	b.w	8009914 <__retarget_lock_release_recursive>
 80090ea:	bf00      	nop
 80090ec:	20005eaa 	.word	0x20005eaa

080090f0 <__sinit>:
 80090f0:	b510      	push	{r4, lr}
 80090f2:	4604      	mov	r4, r0
 80090f4:	f7ff fff0 	bl	80090d8 <__sinit_lock_acquire>
 80090f8:	69a3      	ldr	r3, [r4, #24]
 80090fa:	b11b      	cbz	r3, 8009104 <__sinit+0x14>
 80090fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009100:	f7ff bff0 	b.w	80090e4 <__sinit_lock_release>
 8009104:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009108:	6523      	str	r3, [r4, #80]	; 0x50
 800910a:	4b13      	ldr	r3, [pc, #76]	; (8009158 <__sinit+0x68>)
 800910c:	4a13      	ldr	r2, [pc, #76]	; (800915c <__sinit+0x6c>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	62a2      	str	r2, [r4, #40]	; 0x28
 8009112:	42a3      	cmp	r3, r4
 8009114:	bf04      	itt	eq
 8009116:	2301      	moveq	r3, #1
 8009118:	61a3      	streq	r3, [r4, #24]
 800911a:	4620      	mov	r0, r4
 800911c:	f000 f820 	bl	8009160 <__sfp>
 8009120:	6060      	str	r0, [r4, #4]
 8009122:	4620      	mov	r0, r4
 8009124:	f000 f81c 	bl	8009160 <__sfp>
 8009128:	60a0      	str	r0, [r4, #8]
 800912a:	4620      	mov	r0, r4
 800912c:	f000 f818 	bl	8009160 <__sfp>
 8009130:	2200      	movs	r2, #0
 8009132:	60e0      	str	r0, [r4, #12]
 8009134:	2104      	movs	r1, #4
 8009136:	6860      	ldr	r0, [r4, #4]
 8009138:	f7ff ff82 	bl	8009040 <std>
 800913c:	68a0      	ldr	r0, [r4, #8]
 800913e:	2201      	movs	r2, #1
 8009140:	2109      	movs	r1, #9
 8009142:	f7ff ff7d 	bl	8009040 <std>
 8009146:	68e0      	ldr	r0, [r4, #12]
 8009148:	2202      	movs	r2, #2
 800914a:	2112      	movs	r1, #18
 800914c:	f7ff ff78 	bl	8009040 <std>
 8009150:	2301      	movs	r3, #1
 8009152:	61a3      	str	r3, [r4, #24]
 8009154:	e7d2      	b.n	80090fc <__sinit+0xc>
 8009156:	bf00      	nop
 8009158:	0800ac10 	.word	0x0800ac10
 800915c:	08009089 	.word	0x08009089

08009160 <__sfp>:
 8009160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009162:	4607      	mov	r7, r0
 8009164:	f7ff ffac 	bl	80090c0 <__sfp_lock_acquire>
 8009168:	4b1e      	ldr	r3, [pc, #120]	; (80091e4 <__sfp+0x84>)
 800916a:	681e      	ldr	r6, [r3, #0]
 800916c:	69b3      	ldr	r3, [r6, #24]
 800916e:	b913      	cbnz	r3, 8009176 <__sfp+0x16>
 8009170:	4630      	mov	r0, r6
 8009172:	f7ff ffbd 	bl	80090f0 <__sinit>
 8009176:	3648      	adds	r6, #72	; 0x48
 8009178:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800917c:	3b01      	subs	r3, #1
 800917e:	d503      	bpl.n	8009188 <__sfp+0x28>
 8009180:	6833      	ldr	r3, [r6, #0]
 8009182:	b30b      	cbz	r3, 80091c8 <__sfp+0x68>
 8009184:	6836      	ldr	r6, [r6, #0]
 8009186:	e7f7      	b.n	8009178 <__sfp+0x18>
 8009188:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800918c:	b9d5      	cbnz	r5, 80091c4 <__sfp+0x64>
 800918e:	4b16      	ldr	r3, [pc, #88]	; (80091e8 <__sfp+0x88>)
 8009190:	60e3      	str	r3, [r4, #12]
 8009192:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009196:	6665      	str	r5, [r4, #100]	; 0x64
 8009198:	f000 fbba 	bl	8009910 <__retarget_lock_init_recursive>
 800919c:	f7ff ff96 	bl	80090cc <__sfp_lock_release>
 80091a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80091a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80091a8:	6025      	str	r5, [r4, #0]
 80091aa:	61a5      	str	r5, [r4, #24]
 80091ac:	2208      	movs	r2, #8
 80091ae:	4629      	mov	r1, r5
 80091b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80091b4:	f7fd fc8e 	bl	8006ad4 <memset>
 80091b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80091bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80091c0:	4620      	mov	r0, r4
 80091c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091c4:	3468      	adds	r4, #104	; 0x68
 80091c6:	e7d9      	b.n	800917c <__sfp+0x1c>
 80091c8:	2104      	movs	r1, #4
 80091ca:	4638      	mov	r0, r7
 80091cc:	f7ff ff62 	bl	8009094 <__sfmoreglue>
 80091d0:	4604      	mov	r4, r0
 80091d2:	6030      	str	r0, [r6, #0]
 80091d4:	2800      	cmp	r0, #0
 80091d6:	d1d5      	bne.n	8009184 <__sfp+0x24>
 80091d8:	f7ff ff78 	bl	80090cc <__sfp_lock_release>
 80091dc:	230c      	movs	r3, #12
 80091de:	603b      	str	r3, [r7, #0]
 80091e0:	e7ee      	b.n	80091c0 <__sfp+0x60>
 80091e2:	bf00      	nop
 80091e4:	0800ac10 	.word	0x0800ac10
 80091e8:	ffff0001 	.word	0xffff0001

080091ec <_fwalk_reent>:
 80091ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091f0:	4606      	mov	r6, r0
 80091f2:	4688      	mov	r8, r1
 80091f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80091f8:	2700      	movs	r7, #0
 80091fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091fe:	f1b9 0901 	subs.w	r9, r9, #1
 8009202:	d505      	bpl.n	8009210 <_fwalk_reent+0x24>
 8009204:	6824      	ldr	r4, [r4, #0]
 8009206:	2c00      	cmp	r4, #0
 8009208:	d1f7      	bne.n	80091fa <_fwalk_reent+0xe>
 800920a:	4638      	mov	r0, r7
 800920c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009210:	89ab      	ldrh	r3, [r5, #12]
 8009212:	2b01      	cmp	r3, #1
 8009214:	d907      	bls.n	8009226 <_fwalk_reent+0x3a>
 8009216:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800921a:	3301      	adds	r3, #1
 800921c:	d003      	beq.n	8009226 <_fwalk_reent+0x3a>
 800921e:	4629      	mov	r1, r5
 8009220:	4630      	mov	r0, r6
 8009222:	47c0      	blx	r8
 8009224:	4307      	orrs	r7, r0
 8009226:	3568      	adds	r5, #104	; 0x68
 8009228:	e7e9      	b.n	80091fe <_fwalk_reent+0x12>

0800922a <rshift>:
 800922a:	6903      	ldr	r3, [r0, #16]
 800922c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009230:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009234:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009238:	f100 0414 	add.w	r4, r0, #20
 800923c:	dd45      	ble.n	80092ca <rshift+0xa0>
 800923e:	f011 011f 	ands.w	r1, r1, #31
 8009242:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009246:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800924a:	d10c      	bne.n	8009266 <rshift+0x3c>
 800924c:	f100 0710 	add.w	r7, r0, #16
 8009250:	4629      	mov	r1, r5
 8009252:	42b1      	cmp	r1, r6
 8009254:	d334      	bcc.n	80092c0 <rshift+0x96>
 8009256:	1a9b      	subs	r3, r3, r2
 8009258:	009b      	lsls	r3, r3, #2
 800925a:	1eea      	subs	r2, r5, #3
 800925c:	4296      	cmp	r6, r2
 800925e:	bf38      	it	cc
 8009260:	2300      	movcc	r3, #0
 8009262:	4423      	add	r3, r4
 8009264:	e015      	b.n	8009292 <rshift+0x68>
 8009266:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800926a:	f1c1 0820 	rsb	r8, r1, #32
 800926e:	40cf      	lsrs	r7, r1
 8009270:	f105 0e04 	add.w	lr, r5, #4
 8009274:	46a1      	mov	r9, r4
 8009276:	4576      	cmp	r6, lr
 8009278:	46f4      	mov	ip, lr
 800927a:	d815      	bhi.n	80092a8 <rshift+0x7e>
 800927c:	1a9a      	subs	r2, r3, r2
 800927e:	0092      	lsls	r2, r2, #2
 8009280:	3a04      	subs	r2, #4
 8009282:	3501      	adds	r5, #1
 8009284:	42ae      	cmp	r6, r5
 8009286:	bf38      	it	cc
 8009288:	2200      	movcc	r2, #0
 800928a:	18a3      	adds	r3, r4, r2
 800928c:	50a7      	str	r7, [r4, r2]
 800928e:	b107      	cbz	r7, 8009292 <rshift+0x68>
 8009290:	3304      	adds	r3, #4
 8009292:	1b1a      	subs	r2, r3, r4
 8009294:	42a3      	cmp	r3, r4
 8009296:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800929a:	bf08      	it	eq
 800929c:	2300      	moveq	r3, #0
 800929e:	6102      	str	r2, [r0, #16]
 80092a0:	bf08      	it	eq
 80092a2:	6143      	streq	r3, [r0, #20]
 80092a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092a8:	f8dc c000 	ldr.w	ip, [ip]
 80092ac:	fa0c fc08 	lsl.w	ip, ip, r8
 80092b0:	ea4c 0707 	orr.w	r7, ip, r7
 80092b4:	f849 7b04 	str.w	r7, [r9], #4
 80092b8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80092bc:	40cf      	lsrs	r7, r1
 80092be:	e7da      	b.n	8009276 <rshift+0x4c>
 80092c0:	f851 cb04 	ldr.w	ip, [r1], #4
 80092c4:	f847 cf04 	str.w	ip, [r7, #4]!
 80092c8:	e7c3      	b.n	8009252 <rshift+0x28>
 80092ca:	4623      	mov	r3, r4
 80092cc:	e7e1      	b.n	8009292 <rshift+0x68>

080092ce <__hexdig_fun>:
 80092ce:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80092d2:	2b09      	cmp	r3, #9
 80092d4:	d802      	bhi.n	80092dc <__hexdig_fun+0xe>
 80092d6:	3820      	subs	r0, #32
 80092d8:	b2c0      	uxtb	r0, r0
 80092da:	4770      	bx	lr
 80092dc:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80092e0:	2b05      	cmp	r3, #5
 80092e2:	d801      	bhi.n	80092e8 <__hexdig_fun+0x1a>
 80092e4:	3847      	subs	r0, #71	; 0x47
 80092e6:	e7f7      	b.n	80092d8 <__hexdig_fun+0xa>
 80092e8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80092ec:	2b05      	cmp	r3, #5
 80092ee:	d801      	bhi.n	80092f4 <__hexdig_fun+0x26>
 80092f0:	3827      	subs	r0, #39	; 0x27
 80092f2:	e7f1      	b.n	80092d8 <__hexdig_fun+0xa>
 80092f4:	2000      	movs	r0, #0
 80092f6:	4770      	bx	lr

080092f8 <__gethex>:
 80092f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092fc:	ed2d 8b02 	vpush	{d8}
 8009300:	b089      	sub	sp, #36	; 0x24
 8009302:	ee08 0a10 	vmov	s16, r0
 8009306:	9304      	str	r3, [sp, #16]
 8009308:	4bb4      	ldr	r3, [pc, #720]	; (80095dc <__gethex+0x2e4>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	9301      	str	r3, [sp, #4]
 800930e:	4618      	mov	r0, r3
 8009310:	468b      	mov	fp, r1
 8009312:	4690      	mov	r8, r2
 8009314:	f7f6 ff7c 	bl	8000210 <strlen>
 8009318:	9b01      	ldr	r3, [sp, #4]
 800931a:	f8db 2000 	ldr.w	r2, [fp]
 800931e:	4403      	add	r3, r0
 8009320:	4682      	mov	sl, r0
 8009322:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009326:	9305      	str	r3, [sp, #20]
 8009328:	1c93      	adds	r3, r2, #2
 800932a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800932e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009332:	32fe      	adds	r2, #254	; 0xfe
 8009334:	18d1      	adds	r1, r2, r3
 8009336:	461f      	mov	r7, r3
 8009338:	f813 0b01 	ldrb.w	r0, [r3], #1
 800933c:	9100      	str	r1, [sp, #0]
 800933e:	2830      	cmp	r0, #48	; 0x30
 8009340:	d0f8      	beq.n	8009334 <__gethex+0x3c>
 8009342:	f7ff ffc4 	bl	80092ce <__hexdig_fun>
 8009346:	4604      	mov	r4, r0
 8009348:	2800      	cmp	r0, #0
 800934a:	d13a      	bne.n	80093c2 <__gethex+0xca>
 800934c:	9901      	ldr	r1, [sp, #4]
 800934e:	4652      	mov	r2, sl
 8009350:	4638      	mov	r0, r7
 8009352:	f001 facc 	bl	800a8ee <strncmp>
 8009356:	4605      	mov	r5, r0
 8009358:	2800      	cmp	r0, #0
 800935a:	d168      	bne.n	800942e <__gethex+0x136>
 800935c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009360:	eb07 060a 	add.w	r6, r7, sl
 8009364:	f7ff ffb3 	bl	80092ce <__hexdig_fun>
 8009368:	2800      	cmp	r0, #0
 800936a:	d062      	beq.n	8009432 <__gethex+0x13a>
 800936c:	4633      	mov	r3, r6
 800936e:	7818      	ldrb	r0, [r3, #0]
 8009370:	2830      	cmp	r0, #48	; 0x30
 8009372:	461f      	mov	r7, r3
 8009374:	f103 0301 	add.w	r3, r3, #1
 8009378:	d0f9      	beq.n	800936e <__gethex+0x76>
 800937a:	f7ff ffa8 	bl	80092ce <__hexdig_fun>
 800937e:	2301      	movs	r3, #1
 8009380:	fab0 f480 	clz	r4, r0
 8009384:	0964      	lsrs	r4, r4, #5
 8009386:	4635      	mov	r5, r6
 8009388:	9300      	str	r3, [sp, #0]
 800938a:	463a      	mov	r2, r7
 800938c:	4616      	mov	r6, r2
 800938e:	3201      	adds	r2, #1
 8009390:	7830      	ldrb	r0, [r6, #0]
 8009392:	f7ff ff9c 	bl	80092ce <__hexdig_fun>
 8009396:	2800      	cmp	r0, #0
 8009398:	d1f8      	bne.n	800938c <__gethex+0x94>
 800939a:	9901      	ldr	r1, [sp, #4]
 800939c:	4652      	mov	r2, sl
 800939e:	4630      	mov	r0, r6
 80093a0:	f001 faa5 	bl	800a8ee <strncmp>
 80093a4:	b980      	cbnz	r0, 80093c8 <__gethex+0xd0>
 80093a6:	b94d      	cbnz	r5, 80093bc <__gethex+0xc4>
 80093a8:	eb06 050a 	add.w	r5, r6, sl
 80093ac:	462a      	mov	r2, r5
 80093ae:	4616      	mov	r6, r2
 80093b0:	3201      	adds	r2, #1
 80093b2:	7830      	ldrb	r0, [r6, #0]
 80093b4:	f7ff ff8b 	bl	80092ce <__hexdig_fun>
 80093b8:	2800      	cmp	r0, #0
 80093ba:	d1f8      	bne.n	80093ae <__gethex+0xb6>
 80093bc:	1bad      	subs	r5, r5, r6
 80093be:	00ad      	lsls	r5, r5, #2
 80093c0:	e004      	b.n	80093cc <__gethex+0xd4>
 80093c2:	2400      	movs	r4, #0
 80093c4:	4625      	mov	r5, r4
 80093c6:	e7e0      	b.n	800938a <__gethex+0x92>
 80093c8:	2d00      	cmp	r5, #0
 80093ca:	d1f7      	bne.n	80093bc <__gethex+0xc4>
 80093cc:	7833      	ldrb	r3, [r6, #0]
 80093ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80093d2:	2b50      	cmp	r3, #80	; 0x50
 80093d4:	d13b      	bne.n	800944e <__gethex+0x156>
 80093d6:	7873      	ldrb	r3, [r6, #1]
 80093d8:	2b2b      	cmp	r3, #43	; 0x2b
 80093da:	d02c      	beq.n	8009436 <__gethex+0x13e>
 80093dc:	2b2d      	cmp	r3, #45	; 0x2d
 80093de:	d02e      	beq.n	800943e <__gethex+0x146>
 80093e0:	1c71      	adds	r1, r6, #1
 80093e2:	f04f 0900 	mov.w	r9, #0
 80093e6:	7808      	ldrb	r0, [r1, #0]
 80093e8:	f7ff ff71 	bl	80092ce <__hexdig_fun>
 80093ec:	1e43      	subs	r3, r0, #1
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	2b18      	cmp	r3, #24
 80093f2:	d82c      	bhi.n	800944e <__gethex+0x156>
 80093f4:	f1a0 0210 	sub.w	r2, r0, #16
 80093f8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80093fc:	f7ff ff67 	bl	80092ce <__hexdig_fun>
 8009400:	1e43      	subs	r3, r0, #1
 8009402:	b2db      	uxtb	r3, r3
 8009404:	2b18      	cmp	r3, #24
 8009406:	d91d      	bls.n	8009444 <__gethex+0x14c>
 8009408:	f1b9 0f00 	cmp.w	r9, #0
 800940c:	d000      	beq.n	8009410 <__gethex+0x118>
 800940e:	4252      	negs	r2, r2
 8009410:	4415      	add	r5, r2
 8009412:	f8cb 1000 	str.w	r1, [fp]
 8009416:	b1e4      	cbz	r4, 8009452 <__gethex+0x15a>
 8009418:	9b00      	ldr	r3, [sp, #0]
 800941a:	2b00      	cmp	r3, #0
 800941c:	bf14      	ite	ne
 800941e:	2700      	movne	r7, #0
 8009420:	2706      	moveq	r7, #6
 8009422:	4638      	mov	r0, r7
 8009424:	b009      	add	sp, #36	; 0x24
 8009426:	ecbd 8b02 	vpop	{d8}
 800942a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800942e:	463e      	mov	r6, r7
 8009430:	4625      	mov	r5, r4
 8009432:	2401      	movs	r4, #1
 8009434:	e7ca      	b.n	80093cc <__gethex+0xd4>
 8009436:	f04f 0900 	mov.w	r9, #0
 800943a:	1cb1      	adds	r1, r6, #2
 800943c:	e7d3      	b.n	80093e6 <__gethex+0xee>
 800943e:	f04f 0901 	mov.w	r9, #1
 8009442:	e7fa      	b.n	800943a <__gethex+0x142>
 8009444:	230a      	movs	r3, #10
 8009446:	fb03 0202 	mla	r2, r3, r2, r0
 800944a:	3a10      	subs	r2, #16
 800944c:	e7d4      	b.n	80093f8 <__gethex+0x100>
 800944e:	4631      	mov	r1, r6
 8009450:	e7df      	b.n	8009412 <__gethex+0x11a>
 8009452:	1bf3      	subs	r3, r6, r7
 8009454:	3b01      	subs	r3, #1
 8009456:	4621      	mov	r1, r4
 8009458:	2b07      	cmp	r3, #7
 800945a:	dc0b      	bgt.n	8009474 <__gethex+0x17c>
 800945c:	ee18 0a10 	vmov	r0, s16
 8009460:	f000 fad8 	bl	8009a14 <_Balloc>
 8009464:	4604      	mov	r4, r0
 8009466:	b940      	cbnz	r0, 800947a <__gethex+0x182>
 8009468:	4b5d      	ldr	r3, [pc, #372]	; (80095e0 <__gethex+0x2e8>)
 800946a:	4602      	mov	r2, r0
 800946c:	21de      	movs	r1, #222	; 0xde
 800946e:	485d      	ldr	r0, [pc, #372]	; (80095e4 <__gethex+0x2ec>)
 8009470:	f001 fa70 	bl	800a954 <__assert_func>
 8009474:	3101      	adds	r1, #1
 8009476:	105b      	asrs	r3, r3, #1
 8009478:	e7ee      	b.n	8009458 <__gethex+0x160>
 800947a:	f100 0914 	add.w	r9, r0, #20
 800947e:	f04f 0b00 	mov.w	fp, #0
 8009482:	f1ca 0301 	rsb	r3, sl, #1
 8009486:	f8cd 9008 	str.w	r9, [sp, #8]
 800948a:	f8cd b000 	str.w	fp, [sp]
 800948e:	9306      	str	r3, [sp, #24]
 8009490:	42b7      	cmp	r7, r6
 8009492:	d340      	bcc.n	8009516 <__gethex+0x21e>
 8009494:	9802      	ldr	r0, [sp, #8]
 8009496:	9b00      	ldr	r3, [sp, #0]
 8009498:	f840 3b04 	str.w	r3, [r0], #4
 800949c:	eba0 0009 	sub.w	r0, r0, r9
 80094a0:	1080      	asrs	r0, r0, #2
 80094a2:	0146      	lsls	r6, r0, #5
 80094a4:	6120      	str	r0, [r4, #16]
 80094a6:	4618      	mov	r0, r3
 80094a8:	f000 fba6 	bl	8009bf8 <__hi0bits>
 80094ac:	1a30      	subs	r0, r6, r0
 80094ae:	f8d8 6000 	ldr.w	r6, [r8]
 80094b2:	42b0      	cmp	r0, r6
 80094b4:	dd63      	ble.n	800957e <__gethex+0x286>
 80094b6:	1b87      	subs	r7, r0, r6
 80094b8:	4639      	mov	r1, r7
 80094ba:	4620      	mov	r0, r4
 80094bc:	f000 ff4a 	bl	800a354 <__any_on>
 80094c0:	4682      	mov	sl, r0
 80094c2:	b1a8      	cbz	r0, 80094f0 <__gethex+0x1f8>
 80094c4:	1e7b      	subs	r3, r7, #1
 80094c6:	1159      	asrs	r1, r3, #5
 80094c8:	f003 021f 	and.w	r2, r3, #31
 80094cc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80094d0:	f04f 0a01 	mov.w	sl, #1
 80094d4:	fa0a f202 	lsl.w	r2, sl, r2
 80094d8:	420a      	tst	r2, r1
 80094da:	d009      	beq.n	80094f0 <__gethex+0x1f8>
 80094dc:	4553      	cmp	r3, sl
 80094de:	dd05      	ble.n	80094ec <__gethex+0x1f4>
 80094e0:	1eb9      	subs	r1, r7, #2
 80094e2:	4620      	mov	r0, r4
 80094e4:	f000 ff36 	bl	800a354 <__any_on>
 80094e8:	2800      	cmp	r0, #0
 80094ea:	d145      	bne.n	8009578 <__gethex+0x280>
 80094ec:	f04f 0a02 	mov.w	sl, #2
 80094f0:	4639      	mov	r1, r7
 80094f2:	4620      	mov	r0, r4
 80094f4:	f7ff fe99 	bl	800922a <rshift>
 80094f8:	443d      	add	r5, r7
 80094fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094fe:	42ab      	cmp	r3, r5
 8009500:	da4c      	bge.n	800959c <__gethex+0x2a4>
 8009502:	ee18 0a10 	vmov	r0, s16
 8009506:	4621      	mov	r1, r4
 8009508:	f000 fac4 	bl	8009a94 <_Bfree>
 800950c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800950e:	2300      	movs	r3, #0
 8009510:	6013      	str	r3, [r2, #0]
 8009512:	27a3      	movs	r7, #163	; 0xa3
 8009514:	e785      	b.n	8009422 <__gethex+0x12a>
 8009516:	1e73      	subs	r3, r6, #1
 8009518:	9a05      	ldr	r2, [sp, #20]
 800951a:	9303      	str	r3, [sp, #12]
 800951c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009520:	4293      	cmp	r3, r2
 8009522:	d019      	beq.n	8009558 <__gethex+0x260>
 8009524:	f1bb 0f20 	cmp.w	fp, #32
 8009528:	d107      	bne.n	800953a <__gethex+0x242>
 800952a:	9b02      	ldr	r3, [sp, #8]
 800952c:	9a00      	ldr	r2, [sp, #0]
 800952e:	f843 2b04 	str.w	r2, [r3], #4
 8009532:	9302      	str	r3, [sp, #8]
 8009534:	2300      	movs	r3, #0
 8009536:	9300      	str	r3, [sp, #0]
 8009538:	469b      	mov	fp, r3
 800953a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800953e:	f7ff fec6 	bl	80092ce <__hexdig_fun>
 8009542:	9b00      	ldr	r3, [sp, #0]
 8009544:	f000 000f 	and.w	r0, r0, #15
 8009548:	fa00 f00b 	lsl.w	r0, r0, fp
 800954c:	4303      	orrs	r3, r0
 800954e:	9300      	str	r3, [sp, #0]
 8009550:	f10b 0b04 	add.w	fp, fp, #4
 8009554:	9b03      	ldr	r3, [sp, #12]
 8009556:	e00d      	b.n	8009574 <__gethex+0x27c>
 8009558:	9b03      	ldr	r3, [sp, #12]
 800955a:	9a06      	ldr	r2, [sp, #24]
 800955c:	4413      	add	r3, r2
 800955e:	42bb      	cmp	r3, r7
 8009560:	d3e0      	bcc.n	8009524 <__gethex+0x22c>
 8009562:	4618      	mov	r0, r3
 8009564:	9901      	ldr	r1, [sp, #4]
 8009566:	9307      	str	r3, [sp, #28]
 8009568:	4652      	mov	r2, sl
 800956a:	f001 f9c0 	bl	800a8ee <strncmp>
 800956e:	9b07      	ldr	r3, [sp, #28]
 8009570:	2800      	cmp	r0, #0
 8009572:	d1d7      	bne.n	8009524 <__gethex+0x22c>
 8009574:	461e      	mov	r6, r3
 8009576:	e78b      	b.n	8009490 <__gethex+0x198>
 8009578:	f04f 0a03 	mov.w	sl, #3
 800957c:	e7b8      	b.n	80094f0 <__gethex+0x1f8>
 800957e:	da0a      	bge.n	8009596 <__gethex+0x29e>
 8009580:	1a37      	subs	r7, r6, r0
 8009582:	4621      	mov	r1, r4
 8009584:	ee18 0a10 	vmov	r0, s16
 8009588:	463a      	mov	r2, r7
 800958a:	f000 fc9f 	bl	8009ecc <__lshift>
 800958e:	1bed      	subs	r5, r5, r7
 8009590:	4604      	mov	r4, r0
 8009592:	f100 0914 	add.w	r9, r0, #20
 8009596:	f04f 0a00 	mov.w	sl, #0
 800959a:	e7ae      	b.n	80094fa <__gethex+0x202>
 800959c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80095a0:	42a8      	cmp	r0, r5
 80095a2:	dd72      	ble.n	800968a <__gethex+0x392>
 80095a4:	1b45      	subs	r5, r0, r5
 80095a6:	42ae      	cmp	r6, r5
 80095a8:	dc36      	bgt.n	8009618 <__gethex+0x320>
 80095aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80095ae:	2b02      	cmp	r3, #2
 80095b0:	d02a      	beq.n	8009608 <__gethex+0x310>
 80095b2:	2b03      	cmp	r3, #3
 80095b4:	d02c      	beq.n	8009610 <__gethex+0x318>
 80095b6:	2b01      	cmp	r3, #1
 80095b8:	d11c      	bne.n	80095f4 <__gethex+0x2fc>
 80095ba:	42ae      	cmp	r6, r5
 80095bc:	d11a      	bne.n	80095f4 <__gethex+0x2fc>
 80095be:	2e01      	cmp	r6, #1
 80095c0:	d112      	bne.n	80095e8 <__gethex+0x2f0>
 80095c2:	9a04      	ldr	r2, [sp, #16]
 80095c4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80095c8:	6013      	str	r3, [r2, #0]
 80095ca:	2301      	movs	r3, #1
 80095cc:	6123      	str	r3, [r4, #16]
 80095ce:	f8c9 3000 	str.w	r3, [r9]
 80095d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095d4:	2762      	movs	r7, #98	; 0x62
 80095d6:	601c      	str	r4, [r3, #0]
 80095d8:	e723      	b.n	8009422 <__gethex+0x12a>
 80095da:	bf00      	nop
 80095dc:	0800adf0 	.word	0x0800adf0
 80095e0:	0800ad17 	.word	0x0800ad17
 80095e4:	0800ad88 	.word	0x0800ad88
 80095e8:	1e71      	subs	r1, r6, #1
 80095ea:	4620      	mov	r0, r4
 80095ec:	f000 feb2 	bl	800a354 <__any_on>
 80095f0:	2800      	cmp	r0, #0
 80095f2:	d1e6      	bne.n	80095c2 <__gethex+0x2ca>
 80095f4:	ee18 0a10 	vmov	r0, s16
 80095f8:	4621      	mov	r1, r4
 80095fa:	f000 fa4b 	bl	8009a94 <_Bfree>
 80095fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009600:	2300      	movs	r3, #0
 8009602:	6013      	str	r3, [r2, #0]
 8009604:	2750      	movs	r7, #80	; 0x50
 8009606:	e70c      	b.n	8009422 <__gethex+0x12a>
 8009608:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800960a:	2b00      	cmp	r3, #0
 800960c:	d1f2      	bne.n	80095f4 <__gethex+0x2fc>
 800960e:	e7d8      	b.n	80095c2 <__gethex+0x2ca>
 8009610:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009612:	2b00      	cmp	r3, #0
 8009614:	d1d5      	bne.n	80095c2 <__gethex+0x2ca>
 8009616:	e7ed      	b.n	80095f4 <__gethex+0x2fc>
 8009618:	1e6f      	subs	r7, r5, #1
 800961a:	f1ba 0f00 	cmp.w	sl, #0
 800961e:	d131      	bne.n	8009684 <__gethex+0x38c>
 8009620:	b127      	cbz	r7, 800962c <__gethex+0x334>
 8009622:	4639      	mov	r1, r7
 8009624:	4620      	mov	r0, r4
 8009626:	f000 fe95 	bl	800a354 <__any_on>
 800962a:	4682      	mov	sl, r0
 800962c:	117b      	asrs	r3, r7, #5
 800962e:	2101      	movs	r1, #1
 8009630:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009634:	f007 071f 	and.w	r7, r7, #31
 8009638:	fa01 f707 	lsl.w	r7, r1, r7
 800963c:	421f      	tst	r7, r3
 800963e:	4629      	mov	r1, r5
 8009640:	4620      	mov	r0, r4
 8009642:	bf18      	it	ne
 8009644:	f04a 0a02 	orrne.w	sl, sl, #2
 8009648:	1b76      	subs	r6, r6, r5
 800964a:	f7ff fdee 	bl	800922a <rshift>
 800964e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009652:	2702      	movs	r7, #2
 8009654:	f1ba 0f00 	cmp.w	sl, #0
 8009658:	d048      	beq.n	80096ec <__gethex+0x3f4>
 800965a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800965e:	2b02      	cmp	r3, #2
 8009660:	d015      	beq.n	800968e <__gethex+0x396>
 8009662:	2b03      	cmp	r3, #3
 8009664:	d017      	beq.n	8009696 <__gethex+0x39e>
 8009666:	2b01      	cmp	r3, #1
 8009668:	d109      	bne.n	800967e <__gethex+0x386>
 800966a:	f01a 0f02 	tst.w	sl, #2
 800966e:	d006      	beq.n	800967e <__gethex+0x386>
 8009670:	f8d9 0000 	ldr.w	r0, [r9]
 8009674:	ea4a 0a00 	orr.w	sl, sl, r0
 8009678:	f01a 0f01 	tst.w	sl, #1
 800967c:	d10e      	bne.n	800969c <__gethex+0x3a4>
 800967e:	f047 0710 	orr.w	r7, r7, #16
 8009682:	e033      	b.n	80096ec <__gethex+0x3f4>
 8009684:	f04f 0a01 	mov.w	sl, #1
 8009688:	e7d0      	b.n	800962c <__gethex+0x334>
 800968a:	2701      	movs	r7, #1
 800968c:	e7e2      	b.n	8009654 <__gethex+0x35c>
 800968e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009690:	f1c3 0301 	rsb	r3, r3, #1
 8009694:	9315      	str	r3, [sp, #84]	; 0x54
 8009696:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009698:	2b00      	cmp	r3, #0
 800969a:	d0f0      	beq.n	800967e <__gethex+0x386>
 800969c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80096a0:	f104 0314 	add.w	r3, r4, #20
 80096a4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80096a8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80096ac:	f04f 0c00 	mov.w	ip, #0
 80096b0:	4618      	mov	r0, r3
 80096b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80096b6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80096ba:	d01c      	beq.n	80096f6 <__gethex+0x3fe>
 80096bc:	3201      	adds	r2, #1
 80096be:	6002      	str	r2, [r0, #0]
 80096c0:	2f02      	cmp	r7, #2
 80096c2:	f104 0314 	add.w	r3, r4, #20
 80096c6:	d13f      	bne.n	8009748 <__gethex+0x450>
 80096c8:	f8d8 2000 	ldr.w	r2, [r8]
 80096cc:	3a01      	subs	r2, #1
 80096ce:	42b2      	cmp	r2, r6
 80096d0:	d10a      	bne.n	80096e8 <__gethex+0x3f0>
 80096d2:	1171      	asrs	r1, r6, #5
 80096d4:	2201      	movs	r2, #1
 80096d6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80096da:	f006 061f 	and.w	r6, r6, #31
 80096de:	fa02 f606 	lsl.w	r6, r2, r6
 80096e2:	421e      	tst	r6, r3
 80096e4:	bf18      	it	ne
 80096e6:	4617      	movne	r7, r2
 80096e8:	f047 0720 	orr.w	r7, r7, #32
 80096ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096ee:	601c      	str	r4, [r3, #0]
 80096f0:	9b04      	ldr	r3, [sp, #16]
 80096f2:	601d      	str	r5, [r3, #0]
 80096f4:	e695      	b.n	8009422 <__gethex+0x12a>
 80096f6:	4299      	cmp	r1, r3
 80096f8:	f843 cc04 	str.w	ip, [r3, #-4]
 80096fc:	d8d8      	bhi.n	80096b0 <__gethex+0x3b8>
 80096fe:	68a3      	ldr	r3, [r4, #8]
 8009700:	459b      	cmp	fp, r3
 8009702:	db19      	blt.n	8009738 <__gethex+0x440>
 8009704:	6861      	ldr	r1, [r4, #4]
 8009706:	ee18 0a10 	vmov	r0, s16
 800970a:	3101      	adds	r1, #1
 800970c:	f000 f982 	bl	8009a14 <_Balloc>
 8009710:	4681      	mov	r9, r0
 8009712:	b918      	cbnz	r0, 800971c <__gethex+0x424>
 8009714:	4b1a      	ldr	r3, [pc, #104]	; (8009780 <__gethex+0x488>)
 8009716:	4602      	mov	r2, r0
 8009718:	2184      	movs	r1, #132	; 0x84
 800971a:	e6a8      	b.n	800946e <__gethex+0x176>
 800971c:	6922      	ldr	r2, [r4, #16]
 800971e:	3202      	adds	r2, #2
 8009720:	f104 010c 	add.w	r1, r4, #12
 8009724:	0092      	lsls	r2, r2, #2
 8009726:	300c      	adds	r0, #12
 8009728:	f7fd f9c6 	bl	8006ab8 <memcpy>
 800972c:	4621      	mov	r1, r4
 800972e:	ee18 0a10 	vmov	r0, s16
 8009732:	f000 f9af 	bl	8009a94 <_Bfree>
 8009736:	464c      	mov	r4, r9
 8009738:	6923      	ldr	r3, [r4, #16]
 800973a:	1c5a      	adds	r2, r3, #1
 800973c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009740:	6122      	str	r2, [r4, #16]
 8009742:	2201      	movs	r2, #1
 8009744:	615a      	str	r2, [r3, #20]
 8009746:	e7bb      	b.n	80096c0 <__gethex+0x3c8>
 8009748:	6922      	ldr	r2, [r4, #16]
 800974a:	455a      	cmp	r2, fp
 800974c:	dd0b      	ble.n	8009766 <__gethex+0x46e>
 800974e:	2101      	movs	r1, #1
 8009750:	4620      	mov	r0, r4
 8009752:	f7ff fd6a 	bl	800922a <rshift>
 8009756:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800975a:	3501      	adds	r5, #1
 800975c:	42ab      	cmp	r3, r5
 800975e:	f6ff aed0 	blt.w	8009502 <__gethex+0x20a>
 8009762:	2701      	movs	r7, #1
 8009764:	e7c0      	b.n	80096e8 <__gethex+0x3f0>
 8009766:	f016 061f 	ands.w	r6, r6, #31
 800976a:	d0fa      	beq.n	8009762 <__gethex+0x46a>
 800976c:	4453      	add	r3, sl
 800976e:	f1c6 0620 	rsb	r6, r6, #32
 8009772:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009776:	f000 fa3f 	bl	8009bf8 <__hi0bits>
 800977a:	42b0      	cmp	r0, r6
 800977c:	dbe7      	blt.n	800974e <__gethex+0x456>
 800977e:	e7f0      	b.n	8009762 <__gethex+0x46a>
 8009780:	0800ad17 	.word	0x0800ad17

08009784 <L_shift>:
 8009784:	f1c2 0208 	rsb	r2, r2, #8
 8009788:	0092      	lsls	r2, r2, #2
 800978a:	b570      	push	{r4, r5, r6, lr}
 800978c:	f1c2 0620 	rsb	r6, r2, #32
 8009790:	6843      	ldr	r3, [r0, #4]
 8009792:	6804      	ldr	r4, [r0, #0]
 8009794:	fa03 f506 	lsl.w	r5, r3, r6
 8009798:	432c      	orrs	r4, r5
 800979a:	40d3      	lsrs	r3, r2
 800979c:	6004      	str	r4, [r0, #0]
 800979e:	f840 3f04 	str.w	r3, [r0, #4]!
 80097a2:	4288      	cmp	r0, r1
 80097a4:	d3f4      	bcc.n	8009790 <L_shift+0xc>
 80097a6:	bd70      	pop	{r4, r5, r6, pc}

080097a8 <__match>:
 80097a8:	b530      	push	{r4, r5, lr}
 80097aa:	6803      	ldr	r3, [r0, #0]
 80097ac:	3301      	adds	r3, #1
 80097ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097b2:	b914      	cbnz	r4, 80097ba <__match+0x12>
 80097b4:	6003      	str	r3, [r0, #0]
 80097b6:	2001      	movs	r0, #1
 80097b8:	bd30      	pop	{r4, r5, pc}
 80097ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097be:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80097c2:	2d19      	cmp	r5, #25
 80097c4:	bf98      	it	ls
 80097c6:	3220      	addls	r2, #32
 80097c8:	42a2      	cmp	r2, r4
 80097ca:	d0f0      	beq.n	80097ae <__match+0x6>
 80097cc:	2000      	movs	r0, #0
 80097ce:	e7f3      	b.n	80097b8 <__match+0x10>

080097d0 <__hexnan>:
 80097d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d4:	680b      	ldr	r3, [r1, #0]
 80097d6:	115e      	asrs	r6, r3, #5
 80097d8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80097dc:	f013 031f 	ands.w	r3, r3, #31
 80097e0:	b087      	sub	sp, #28
 80097e2:	bf18      	it	ne
 80097e4:	3604      	addne	r6, #4
 80097e6:	2500      	movs	r5, #0
 80097e8:	1f37      	subs	r7, r6, #4
 80097ea:	4690      	mov	r8, r2
 80097ec:	6802      	ldr	r2, [r0, #0]
 80097ee:	9301      	str	r3, [sp, #4]
 80097f0:	4682      	mov	sl, r0
 80097f2:	f846 5c04 	str.w	r5, [r6, #-4]
 80097f6:	46b9      	mov	r9, r7
 80097f8:	463c      	mov	r4, r7
 80097fa:	9502      	str	r5, [sp, #8]
 80097fc:	46ab      	mov	fp, r5
 80097fe:	7851      	ldrb	r1, [r2, #1]
 8009800:	1c53      	adds	r3, r2, #1
 8009802:	9303      	str	r3, [sp, #12]
 8009804:	b341      	cbz	r1, 8009858 <__hexnan+0x88>
 8009806:	4608      	mov	r0, r1
 8009808:	9205      	str	r2, [sp, #20]
 800980a:	9104      	str	r1, [sp, #16]
 800980c:	f7ff fd5f 	bl	80092ce <__hexdig_fun>
 8009810:	2800      	cmp	r0, #0
 8009812:	d14f      	bne.n	80098b4 <__hexnan+0xe4>
 8009814:	9904      	ldr	r1, [sp, #16]
 8009816:	9a05      	ldr	r2, [sp, #20]
 8009818:	2920      	cmp	r1, #32
 800981a:	d818      	bhi.n	800984e <__hexnan+0x7e>
 800981c:	9b02      	ldr	r3, [sp, #8]
 800981e:	459b      	cmp	fp, r3
 8009820:	dd13      	ble.n	800984a <__hexnan+0x7a>
 8009822:	454c      	cmp	r4, r9
 8009824:	d206      	bcs.n	8009834 <__hexnan+0x64>
 8009826:	2d07      	cmp	r5, #7
 8009828:	dc04      	bgt.n	8009834 <__hexnan+0x64>
 800982a:	462a      	mov	r2, r5
 800982c:	4649      	mov	r1, r9
 800982e:	4620      	mov	r0, r4
 8009830:	f7ff ffa8 	bl	8009784 <L_shift>
 8009834:	4544      	cmp	r4, r8
 8009836:	d950      	bls.n	80098da <__hexnan+0x10a>
 8009838:	2300      	movs	r3, #0
 800983a:	f1a4 0904 	sub.w	r9, r4, #4
 800983e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009842:	f8cd b008 	str.w	fp, [sp, #8]
 8009846:	464c      	mov	r4, r9
 8009848:	461d      	mov	r5, r3
 800984a:	9a03      	ldr	r2, [sp, #12]
 800984c:	e7d7      	b.n	80097fe <__hexnan+0x2e>
 800984e:	2929      	cmp	r1, #41	; 0x29
 8009850:	d156      	bne.n	8009900 <__hexnan+0x130>
 8009852:	3202      	adds	r2, #2
 8009854:	f8ca 2000 	str.w	r2, [sl]
 8009858:	f1bb 0f00 	cmp.w	fp, #0
 800985c:	d050      	beq.n	8009900 <__hexnan+0x130>
 800985e:	454c      	cmp	r4, r9
 8009860:	d206      	bcs.n	8009870 <__hexnan+0xa0>
 8009862:	2d07      	cmp	r5, #7
 8009864:	dc04      	bgt.n	8009870 <__hexnan+0xa0>
 8009866:	462a      	mov	r2, r5
 8009868:	4649      	mov	r1, r9
 800986a:	4620      	mov	r0, r4
 800986c:	f7ff ff8a 	bl	8009784 <L_shift>
 8009870:	4544      	cmp	r4, r8
 8009872:	d934      	bls.n	80098de <__hexnan+0x10e>
 8009874:	f1a8 0204 	sub.w	r2, r8, #4
 8009878:	4623      	mov	r3, r4
 800987a:	f853 1b04 	ldr.w	r1, [r3], #4
 800987e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009882:	429f      	cmp	r7, r3
 8009884:	d2f9      	bcs.n	800987a <__hexnan+0xaa>
 8009886:	1b3b      	subs	r3, r7, r4
 8009888:	f023 0303 	bic.w	r3, r3, #3
 800988c:	3304      	adds	r3, #4
 800988e:	3401      	adds	r4, #1
 8009890:	3e03      	subs	r6, #3
 8009892:	42b4      	cmp	r4, r6
 8009894:	bf88      	it	hi
 8009896:	2304      	movhi	r3, #4
 8009898:	4443      	add	r3, r8
 800989a:	2200      	movs	r2, #0
 800989c:	f843 2b04 	str.w	r2, [r3], #4
 80098a0:	429f      	cmp	r7, r3
 80098a2:	d2fb      	bcs.n	800989c <__hexnan+0xcc>
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	b91b      	cbnz	r3, 80098b0 <__hexnan+0xe0>
 80098a8:	4547      	cmp	r7, r8
 80098aa:	d127      	bne.n	80098fc <__hexnan+0x12c>
 80098ac:	2301      	movs	r3, #1
 80098ae:	603b      	str	r3, [r7, #0]
 80098b0:	2005      	movs	r0, #5
 80098b2:	e026      	b.n	8009902 <__hexnan+0x132>
 80098b4:	3501      	adds	r5, #1
 80098b6:	2d08      	cmp	r5, #8
 80098b8:	f10b 0b01 	add.w	fp, fp, #1
 80098bc:	dd06      	ble.n	80098cc <__hexnan+0xfc>
 80098be:	4544      	cmp	r4, r8
 80098c0:	d9c3      	bls.n	800984a <__hexnan+0x7a>
 80098c2:	2300      	movs	r3, #0
 80098c4:	f844 3c04 	str.w	r3, [r4, #-4]
 80098c8:	2501      	movs	r5, #1
 80098ca:	3c04      	subs	r4, #4
 80098cc:	6822      	ldr	r2, [r4, #0]
 80098ce:	f000 000f 	and.w	r0, r0, #15
 80098d2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80098d6:	6022      	str	r2, [r4, #0]
 80098d8:	e7b7      	b.n	800984a <__hexnan+0x7a>
 80098da:	2508      	movs	r5, #8
 80098dc:	e7b5      	b.n	800984a <__hexnan+0x7a>
 80098de:	9b01      	ldr	r3, [sp, #4]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d0df      	beq.n	80098a4 <__hexnan+0xd4>
 80098e4:	f04f 32ff 	mov.w	r2, #4294967295
 80098e8:	f1c3 0320 	rsb	r3, r3, #32
 80098ec:	fa22 f303 	lsr.w	r3, r2, r3
 80098f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80098f4:	401a      	ands	r2, r3
 80098f6:	f846 2c04 	str.w	r2, [r6, #-4]
 80098fa:	e7d3      	b.n	80098a4 <__hexnan+0xd4>
 80098fc:	3f04      	subs	r7, #4
 80098fe:	e7d1      	b.n	80098a4 <__hexnan+0xd4>
 8009900:	2004      	movs	r0, #4
 8009902:	b007      	add	sp, #28
 8009904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009908 <_localeconv_r>:
 8009908:	4800      	ldr	r0, [pc, #0]	; (800990c <_localeconv_r+0x4>)
 800990a:	4770      	bx	lr
 800990c:	20000178 	.word	0x20000178

08009910 <__retarget_lock_init_recursive>:
 8009910:	4770      	bx	lr

08009912 <__retarget_lock_acquire_recursive>:
 8009912:	4770      	bx	lr

08009914 <__retarget_lock_release_recursive>:
 8009914:	4770      	bx	lr

08009916 <__swhatbuf_r>:
 8009916:	b570      	push	{r4, r5, r6, lr}
 8009918:	460e      	mov	r6, r1
 800991a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800991e:	2900      	cmp	r1, #0
 8009920:	b096      	sub	sp, #88	; 0x58
 8009922:	4614      	mov	r4, r2
 8009924:	461d      	mov	r5, r3
 8009926:	da08      	bge.n	800993a <__swhatbuf_r+0x24>
 8009928:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800992c:	2200      	movs	r2, #0
 800992e:	602a      	str	r2, [r5, #0]
 8009930:	061a      	lsls	r2, r3, #24
 8009932:	d410      	bmi.n	8009956 <__swhatbuf_r+0x40>
 8009934:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009938:	e00e      	b.n	8009958 <__swhatbuf_r+0x42>
 800993a:	466a      	mov	r2, sp
 800993c:	f001 f84a 	bl	800a9d4 <_fstat_r>
 8009940:	2800      	cmp	r0, #0
 8009942:	dbf1      	blt.n	8009928 <__swhatbuf_r+0x12>
 8009944:	9a01      	ldr	r2, [sp, #4]
 8009946:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800994a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800994e:	425a      	negs	r2, r3
 8009950:	415a      	adcs	r2, r3
 8009952:	602a      	str	r2, [r5, #0]
 8009954:	e7ee      	b.n	8009934 <__swhatbuf_r+0x1e>
 8009956:	2340      	movs	r3, #64	; 0x40
 8009958:	2000      	movs	r0, #0
 800995a:	6023      	str	r3, [r4, #0]
 800995c:	b016      	add	sp, #88	; 0x58
 800995e:	bd70      	pop	{r4, r5, r6, pc}

08009960 <__smakebuf_r>:
 8009960:	898b      	ldrh	r3, [r1, #12]
 8009962:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009964:	079d      	lsls	r5, r3, #30
 8009966:	4606      	mov	r6, r0
 8009968:	460c      	mov	r4, r1
 800996a:	d507      	bpl.n	800997c <__smakebuf_r+0x1c>
 800996c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009970:	6023      	str	r3, [r4, #0]
 8009972:	6123      	str	r3, [r4, #16]
 8009974:	2301      	movs	r3, #1
 8009976:	6163      	str	r3, [r4, #20]
 8009978:	b002      	add	sp, #8
 800997a:	bd70      	pop	{r4, r5, r6, pc}
 800997c:	ab01      	add	r3, sp, #4
 800997e:	466a      	mov	r2, sp
 8009980:	f7ff ffc9 	bl	8009916 <__swhatbuf_r>
 8009984:	9900      	ldr	r1, [sp, #0]
 8009986:	4605      	mov	r5, r0
 8009988:	4630      	mov	r0, r6
 800998a:	f000 fd87 	bl	800a49c <_malloc_r>
 800998e:	b948      	cbnz	r0, 80099a4 <__smakebuf_r+0x44>
 8009990:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009994:	059a      	lsls	r2, r3, #22
 8009996:	d4ef      	bmi.n	8009978 <__smakebuf_r+0x18>
 8009998:	f023 0303 	bic.w	r3, r3, #3
 800999c:	f043 0302 	orr.w	r3, r3, #2
 80099a0:	81a3      	strh	r3, [r4, #12]
 80099a2:	e7e3      	b.n	800996c <__smakebuf_r+0xc>
 80099a4:	4b0d      	ldr	r3, [pc, #52]	; (80099dc <__smakebuf_r+0x7c>)
 80099a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80099a8:	89a3      	ldrh	r3, [r4, #12]
 80099aa:	6020      	str	r0, [r4, #0]
 80099ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099b0:	81a3      	strh	r3, [r4, #12]
 80099b2:	9b00      	ldr	r3, [sp, #0]
 80099b4:	6163      	str	r3, [r4, #20]
 80099b6:	9b01      	ldr	r3, [sp, #4]
 80099b8:	6120      	str	r0, [r4, #16]
 80099ba:	b15b      	cbz	r3, 80099d4 <__smakebuf_r+0x74>
 80099bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099c0:	4630      	mov	r0, r6
 80099c2:	f001 f819 	bl	800a9f8 <_isatty_r>
 80099c6:	b128      	cbz	r0, 80099d4 <__smakebuf_r+0x74>
 80099c8:	89a3      	ldrh	r3, [r4, #12]
 80099ca:	f023 0303 	bic.w	r3, r3, #3
 80099ce:	f043 0301 	orr.w	r3, r3, #1
 80099d2:	81a3      	strh	r3, [r4, #12]
 80099d4:	89a0      	ldrh	r0, [r4, #12]
 80099d6:	4305      	orrs	r5, r0
 80099d8:	81a5      	strh	r5, [r4, #12]
 80099da:	e7cd      	b.n	8009978 <__smakebuf_r+0x18>
 80099dc:	08009089 	.word	0x08009089

080099e0 <malloc>:
 80099e0:	4b02      	ldr	r3, [pc, #8]	; (80099ec <malloc+0xc>)
 80099e2:	4601      	mov	r1, r0
 80099e4:	6818      	ldr	r0, [r3, #0]
 80099e6:	f000 bd59 	b.w	800a49c <_malloc_r>
 80099ea:	bf00      	nop
 80099ec:	20000020 	.word	0x20000020

080099f0 <__ascii_mbtowc>:
 80099f0:	b082      	sub	sp, #8
 80099f2:	b901      	cbnz	r1, 80099f6 <__ascii_mbtowc+0x6>
 80099f4:	a901      	add	r1, sp, #4
 80099f6:	b142      	cbz	r2, 8009a0a <__ascii_mbtowc+0x1a>
 80099f8:	b14b      	cbz	r3, 8009a0e <__ascii_mbtowc+0x1e>
 80099fa:	7813      	ldrb	r3, [r2, #0]
 80099fc:	600b      	str	r3, [r1, #0]
 80099fe:	7812      	ldrb	r2, [r2, #0]
 8009a00:	1e10      	subs	r0, r2, #0
 8009a02:	bf18      	it	ne
 8009a04:	2001      	movne	r0, #1
 8009a06:	b002      	add	sp, #8
 8009a08:	4770      	bx	lr
 8009a0a:	4610      	mov	r0, r2
 8009a0c:	e7fb      	b.n	8009a06 <__ascii_mbtowc+0x16>
 8009a0e:	f06f 0001 	mvn.w	r0, #1
 8009a12:	e7f8      	b.n	8009a06 <__ascii_mbtowc+0x16>

08009a14 <_Balloc>:
 8009a14:	b570      	push	{r4, r5, r6, lr}
 8009a16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009a18:	4604      	mov	r4, r0
 8009a1a:	460d      	mov	r5, r1
 8009a1c:	b976      	cbnz	r6, 8009a3c <_Balloc+0x28>
 8009a1e:	2010      	movs	r0, #16
 8009a20:	f7ff ffde 	bl	80099e0 <malloc>
 8009a24:	4602      	mov	r2, r0
 8009a26:	6260      	str	r0, [r4, #36]	; 0x24
 8009a28:	b920      	cbnz	r0, 8009a34 <_Balloc+0x20>
 8009a2a:	4b18      	ldr	r3, [pc, #96]	; (8009a8c <_Balloc+0x78>)
 8009a2c:	4818      	ldr	r0, [pc, #96]	; (8009a90 <_Balloc+0x7c>)
 8009a2e:	2166      	movs	r1, #102	; 0x66
 8009a30:	f000 ff90 	bl	800a954 <__assert_func>
 8009a34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a38:	6006      	str	r6, [r0, #0]
 8009a3a:	60c6      	str	r6, [r0, #12]
 8009a3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009a3e:	68f3      	ldr	r3, [r6, #12]
 8009a40:	b183      	cbz	r3, 8009a64 <_Balloc+0x50>
 8009a42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a44:	68db      	ldr	r3, [r3, #12]
 8009a46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009a4a:	b9b8      	cbnz	r0, 8009a7c <_Balloc+0x68>
 8009a4c:	2101      	movs	r1, #1
 8009a4e:	fa01 f605 	lsl.w	r6, r1, r5
 8009a52:	1d72      	adds	r2, r6, #5
 8009a54:	0092      	lsls	r2, r2, #2
 8009a56:	4620      	mov	r0, r4
 8009a58:	f000 fc9d 	bl	800a396 <_calloc_r>
 8009a5c:	b160      	cbz	r0, 8009a78 <_Balloc+0x64>
 8009a5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a62:	e00e      	b.n	8009a82 <_Balloc+0x6e>
 8009a64:	2221      	movs	r2, #33	; 0x21
 8009a66:	2104      	movs	r1, #4
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f000 fc94 	bl	800a396 <_calloc_r>
 8009a6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a70:	60f0      	str	r0, [r6, #12]
 8009a72:	68db      	ldr	r3, [r3, #12]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d1e4      	bne.n	8009a42 <_Balloc+0x2e>
 8009a78:	2000      	movs	r0, #0
 8009a7a:	bd70      	pop	{r4, r5, r6, pc}
 8009a7c:	6802      	ldr	r2, [r0, #0]
 8009a7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a82:	2300      	movs	r3, #0
 8009a84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a88:	e7f7      	b.n	8009a7a <_Balloc+0x66>
 8009a8a:	bf00      	nop
 8009a8c:	0800aca5 	.word	0x0800aca5
 8009a90:	0800ae04 	.word	0x0800ae04

08009a94 <_Bfree>:
 8009a94:	b570      	push	{r4, r5, r6, lr}
 8009a96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009a98:	4605      	mov	r5, r0
 8009a9a:	460c      	mov	r4, r1
 8009a9c:	b976      	cbnz	r6, 8009abc <_Bfree+0x28>
 8009a9e:	2010      	movs	r0, #16
 8009aa0:	f7ff ff9e 	bl	80099e0 <malloc>
 8009aa4:	4602      	mov	r2, r0
 8009aa6:	6268      	str	r0, [r5, #36]	; 0x24
 8009aa8:	b920      	cbnz	r0, 8009ab4 <_Bfree+0x20>
 8009aaa:	4b09      	ldr	r3, [pc, #36]	; (8009ad0 <_Bfree+0x3c>)
 8009aac:	4809      	ldr	r0, [pc, #36]	; (8009ad4 <_Bfree+0x40>)
 8009aae:	218a      	movs	r1, #138	; 0x8a
 8009ab0:	f000 ff50 	bl	800a954 <__assert_func>
 8009ab4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ab8:	6006      	str	r6, [r0, #0]
 8009aba:	60c6      	str	r6, [r0, #12]
 8009abc:	b13c      	cbz	r4, 8009ace <_Bfree+0x3a>
 8009abe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009ac0:	6862      	ldr	r2, [r4, #4]
 8009ac2:	68db      	ldr	r3, [r3, #12]
 8009ac4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ac8:	6021      	str	r1, [r4, #0]
 8009aca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009ace:	bd70      	pop	{r4, r5, r6, pc}
 8009ad0:	0800aca5 	.word	0x0800aca5
 8009ad4:	0800ae04 	.word	0x0800ae04

08009ad8 <__multadd>:
 8009ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009adc:	690d      	ldr	r5, [r1, #16]
 8009ade:	4607      	mov	r7, r0
 8009ae0:	460c      	mov	r4, r1
 8009ae2:	461e      	mov	r6, r3
 8009ae4:	f101 0c14 	add.w	ip, r1, #20
 8009ae8:	2000      	movs	r0, #0
 8009aea:	f8dc 3000 	ldr.w	r3, [ip]
 8009aee:	b299      	uxth	r1, r3
 8009af0:	fb02 6101 	mla	r1, r2, r1, r6
 8009af4:	0c1e      	lsrs	r6, r3, #16
 8009af6:	0c0b      	lsrs	r3, r1, #16
 8009af8:	fb02 3306 	mla	r3, r2, r6, r3
 8009afc:	b289      	uxth	r1, r1
 8009afe:	3001      	adds	r0, #1
 8009b00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009b04:	4285      	cmp	r5, r0
 8009b06:	f84c 1b04 	str.w	r1, [ip], #4
 8009b0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009b0e:	dcec      	bgt.n	8009aea <__multadd+0x12>
 8009b10:	b30e      	cbz	r6, 8009b56 <__multadd+0x7e>
 8009b12:	68a3      	ldr	r3, [r4, #8]
 8009b14:	42ab      	cmp	r3, r5
 8009b16:	dc19      	bgt.n	8009b4c <__multadd+0x74>
 8009b18:	6861      	ldr	r1, [r4, #4]
 8009b1a:	4638      	mov	r0, r7
 8009b1c:	3101      	adds	r1, #1
 8009b1e:	f7ff ff79 	bl	8009a14 <_Balloc>
 8009b22:	4680      	mov	r8, r0
 8009b24:	b928      	cbnz	r0, 8009b32 <__multadd+0x5a>
 8009b26:	4602      	mov	r2, r0
 8009b28:	4b0c      	ldr	r3, [pc, #48]	; (8009b5c <__multadd+0x84>)
 8009b2a:	480d      	ldr	r0, [pc, #52]	; (8009b60 <__multadd+0x88>)
 8009b2c:	21b5      	movs	r1, #181	; 0xb5
 8009b2e:	f000 ff11 	bl	800a954 <__assert_func>
 8009b32:	6922      	ldr	r2, [r4, #16]
 8009b34:	3202      	adds	r2, #2
 8009b36:	f104 010c 	add.w	r1, r4, #12
 8009b3a:	0092      	lsls	r2, r2, #2
 8009b3c:	300c      	adds	r0, #12
 8009b3e:	f7fc ffbb 	bl	8006ab8 <memcpy>
 8009b42:	4621      	mov	r1, r4
 8009b44:	4638      	mov	r0, r7
 8009b46:	f7ff ffa5 	bl	8009a94 <_Bfree>
 8009b4a:	4644      	mov	r4, r8
 8009b4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009b50:	3501      	adds	r5, #1
 8009b52:	615e      	str	r6, [r3, #20]
 8009b54:	6125      	str	r5, [r4, #16]
 8009b56:	4620      	mov	r0, r4
 8009b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b5c:	0800ad17 	.word	0x0800ad17
 8009b60:	0800ae04 	.word	0x0800ae04

08009b64 <__s2b>:
 8009b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b68:	460c      	mov	r4, r1
 8009b6a:	4615      	mov	r5, r2
 8009b6c:	461f      	mov	r7, r3
 8009b6e:	2209      	movs	r2, #9
 8009b70:	3308      	adds	r3, #8
 8009b72:	4606      	mov	r6, r0
 8009b74:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b78:	2100      	movs	r1, #0
 8009b7a:	2201      	movs	r2, #1
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	db09      	blt.n	8009b94 <__s2b+0x30>
 8009b80:	4630      	mov	r0, r6
 8009b82:	f7ff ff47 	bl	8009a14 <_Balloc>
 8009b86:	b940      	cbnz	r0, 8009b9a <__s2b+0x36>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	4b19      	ldr	r3, [pc, #100]	; (8009bf0 <__s2b+0x8c>)
 8009b8c:	4819      	ldr	r0, [pc, #100]	; (8009bf4 <__s2b+0x90>)
 8009b8e:	21ce      	movs	r1, #206	; 0xce
 8009b90:	f000 fee0 	bl	800a954 <__assert_func>
 8009b94:	0052      	lsls	r2, r2, #1
 8009b96:	3101      	adds	r1, #1
 8009b98:	e7f0      	b.n	8009b7c <__s2b+0x18>
 8009b9a:	9b08      	ldr	r3, [sp, #32]
 8009b9c:	6143      	str	r3, [r0, #20]
 8009b9e:	2d09      	cmp	r5, #9
 8009ba0:	f04f 0301 	mov.w	r3, #1
 8009ba4:	6103      	str	r3, [r0, #16]
 8009ba6:	dd16      	ble.n	8009bd6 <__s2b+0x72>
 8009ba8:	f104 0909 	add.w	r9, r4, #9
 8009bac:	46c8      	mov	r8, r9
 8009bae:	442c      	add	r4, r5
 8009bb0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009bb4:	4601      	mov	r1, r0
 8009bb6:	3b30      	subs	r3, #48	; 0x30
 8009bb8:	220a      	movs	r2, #10
 8009bba:	4630      	mov	r0, r6
 8009bbc:	f7ff ff8c 	bl	8009ad8 <__multadd>
 8009bc0:	45a0      	cmp	r8, r4
 8009bc2:	d1f5      	bne.n	8009bb0 <__s2b+0x4c>
 8009bc4:	f1a5 0408 	sub.w	r4, r5, #8
 8009bc8:	444c      	add	r4, r9
 8009bca:	1b2d      	subs	r5, r5, r4
 8009bcc:	1963      	adds	r3, r4, r5
 8009bce:	42bb      	cmp	r3, r7
 8009bd0:	db04      	blt.n	8009bdc <__s2b+0x78>
 8009bd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bd6:	340a      	adds	r4, #10
 8009bd8:	2509      	movs	r5, #9
 8009bda:	e7f6      	b.n	8009bca <__s2b+0x66>
 8009bdc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009be0:	4601      	mov	r1, r0
 8009be2:	3b30      	subs	r3, #48	; 0x30
 8009be4:	220a      	movs	r2, #10
 8009be6:	4630      	mov	r0, r6
 8009be8:	f7ff ff76 	bl	8009ad8 <__multadd>
 8009bec:	e7ee      	b.n	8009bcc <__s2b+0x68>
 8009bee:	bf00      	nop
 8009bf0:	0800ad17 	.word	0x0800ad17
 8009bf4:	0800ae04 	.word	0x0800ae04

08009bf8 <__hi0bits>:
 8009bf8:	0c03      	lsrs	r3, r0, #16
 8009bfa:	041b      	lsls	r3, r3, #16
 8009bfc:	b9d3      	cbnz	r3, 8009c34 <__hi0bits+0x3c>
 8009bfe:	0400      	lsls	r0, r0, #16
 8009c00:	2310      	movs	r3, #16
 8009c02:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009c06:	bf04      	itt	eq
 8009c08:	0200      	lsleq	r0, r0, #8
 8009c0a:	3308      	addeq	r3, #8
 8009c0c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009c10:	bf04      	itt	eq
 8009c12:	0100      	lsleq	r0, r0, #4
 8009c14:	3304      	addeq	r3, #4
 8009c16:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009c1a:	bf04      	itt	eq
 8009c1c:	0080      	lsleq	r0, r0, #2
 8009c1e:	3302      	addeq	r3, #2
 8009c20:	2800      	cmp	r0, #0
 8009c22:	db05      	blt.n	8009c30 <__hi0bits+0x38>
 8009c24:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009c28:	f103 0301 	add.w	r3, r3, #1
 8009c2c:	bf08      	it	eq
 8009c2e:	2320      	moveq	r3, #32
 8009c30:	4618      	mov	r0, r3
 8009c32:	4770      	bx	lr
 8009c34:	2300      	movs	r3, #0
 8009c36:	e7e4      	b.n	8009c02 <__hi0bits+0xa>

08009c38 <__lo0bits>:
 8009c38:	6803      	ldr	r3, [r0, #0]
 8009c3a:	f013 0207 	ands.w	r2, r3, #7
 8009c3e:	4601      	mov	r1, r0
 8009c40:	d00b      	beq.n	8009c5a <__lo0bits+0x22>
 8009c42:	07da      	lsls	r2, r3, #31
 8009c44:	d423      	bmi.n	8009c8e <__lo0bits+0x56>
 8009c46:	0798      	lsls	r0, r3, #30
 8009c48:	bf49      	itett	mi
 8009c4a:	085b      	lsrmi	r3, r3, #1
 8009c4c:	089b      	lsrpl	r3, r3, #2
 8009c4e:	2001      	movmi	r0, #1
 8009c50:	600b      	strmi	r3, [r1, #0]
 8009c52:	bf5c      	itt	pl
 8009c54:	600b      	strpl	r3, [r1, #0]
 8009c56:	2002      	movpl	r0, #2
 8009c58:	4770      	bx	lr
 8009c5a:	b298      	uxth	r0, r3
 8009c5c:	b9a8      	cbnz	r0, 8009c8a <__lo0bits+0x52>
 8009c5e:	0c1b      	lsrs	r3, r3, #16
 8009c60:	2010      	movs	r0, #16
 8009c62:	b2da      	uxtb	r2, r3
 8009c64:	b90a      	cbnz	r2, 8009c6a <__lo0bits+0x32>
 8009c66:	3008      	adds	r0, #8
 8009c68:	0a1b      	lsrs	r3, r3, #8
 8009c6a:	071a      	lsls	r2, r3, #28
 8009c6c:	bf04      	itt	eq
 8009c6e:	091b      	lsreq	r3, r3, #4
 8009c70:	3004      	addeq	r0, #4
 8009c72:	079a      	lsls	r2, r3, #30
 8009c74:	bf04      	itt	eq
 8009c76:	089b      	lsreq	r3, r3, #2
 8009c78:	3002      	addeq	r0, #2
 8009c7a:	07da      	lsls	r2, r3, #31
 8009c7c:	d403      	bmi.n	8009c86 <__lo0bits+0x4e>
 8009c7e:	085b      	lsrs	r3, r3, #1
 8009c80:	f100 0001 	add.w	r0, r0, #1
 8009c84:	d005      	beq.n	8009c92 <__lo0bits+0x5a>
 8009c86:	600b      	str	r3, [r1, #0]
 8009c88:	4770      	bx	lr
 8009c8a:	4610      	mov	r0, r2
 8009c8c:	e7e9      	b.n	8009c62 <__lo0bits+0x2a>
 8009c8e:	2000      	movs	r0, #0
 8009c90:	4770      	bx	lr
 8009c92:	2020      	movs	r0, #32
 8009c94:	4770      	bx	lr
	...

08009c98 <__i2b>:
 8009c98:	b510      	push	{r4, lr}
 8009c9a:	460c      	mov	r4, r1
 8009c9c:	2101      	movs	r1, #1
 8009c9e:	f7ff feb9 	bl	8009a14 <_Balloc>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	b928      	cbnz	r0, 8009cb2 <__i2b+0x1a>
 8009ca6:	4b05      	ldr	r3, [pc, #20]	; (8009cbc <__i2b+0x24>)
 8009ca8:	4805      	ldr	r0, [pc, #20]	; (8009cc0 <__i2b+0x28>)
 8009caa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009cae:	f000 fe51 	bl	800a954 <__assert_func>
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	6144      	str	r4, [r0, #20]
 8009cb6:	6103      	str	r3, [r0, #16]
 8009cb8:	bd10      	pop	{r4, pc}
 8009cba:	bf00      	nop
 8009cbc:	0800ad17 	.word	0x0800ad17
 8009cc0:	0800ae04 	.word	0x0800ae04

08009cc4 <__multiply>:
 8009cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc8:	4691      	mov	r9, r2
 8009cca:	690a      	ldr	r2, [r1, #16]
 8009ccc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009cd0:	429a      	cmp	r2, r3
 8009cd2:	bfb8      	it	lt
 8009cd4:	460b      	movlt	r3, r1
 8009cd6:	460c      	mov	r4, r1
 8009cd8:	bfbc      	itt	lt
 8009cda:	464c      	movlt	r4, r9
 8009cdc:	4699      	movlt	r9, r3
 8009cde:	6927      	ldr	r7, [r4, #16]
 8009ce0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009ce4:	68a3      	ldr	r3, [r4, #8]
 8009ce6:	6861      	ldr	r1, [r4, #4]
 8009ce8:	eb07 060a 	add.w	r6, r7, sl
 8009cec:	42b3      	cmp	r3, r6
 8009cee:	b085      	sub	sp, #20
 8009cf0:	bfb8      	it	lt
 8009cf2:	3101      	addlt	r1, #1
 8009cf4:	f7ff fe8e 	bl	8009a14 <_Balloc>
 8009cf8:	b930      	cbnz	r0, 8009d08 <__multiply+0x44>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	4b44      	ldr	r3, [pc, #272]	; (8009e10 <__multiply+0x14c>)
 8009cfe:	4845      	ldr	r0, [pc, #276]	; (8009e14 <__multiply+0x150>)
 8009d00:	f240 115d 	movw	r1, #349	; 0x15d
 8009d04:	f000 fe26 	bl	800a954 <__assert_func>
 8009d08:	f100 0514 	add.w	r5, r0, #20
 8009d0c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009d10:	462b      	mov	r3, r5
 8009d12:	2200      	movs	r2, #0
 8009d14:	4543      	cmp	r3, r8
 8009d16:	d321      	bcc.n	8009d5c <__multiply+0x98>
 8009d18:	f104 0314 	add.w	r3, r4, #20
 8009d1c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009d20:	f109 0314 	add.w	r3, r9, #20
 8009d24:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009d28:	9202      	str	r2, [sp, #8]
 8009d2a:	1b3a      	subs	r2, r7, r4
 8009d2c:	3a15      	subs	r2, #21
 8009d2e:	f022 0203 	bic.w	r2, r2, #3
 8009d32:	3204      	adds	r2, #4
 8009d34:	f104 0115 	add.w	r1, r4, #21
 8009d38:	428f      	cmp	r7, r1
 8009d3a:	bf38      	it	cc
 8009d3c:	2204      	movcc	r2, #4
 8009d3e:	9201      	str	r2, [sp, #4]
 8009d40:	9a02      	ldr	r2, [sp, #8]
 8009d42:	9303      	str	r3, [sp, #12]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d80c      	bhi.n	8009d62 <__multiply+0x9e>
 8009d48:	2e00      	cmp	r6, #0
 8009d4a:	dd03      	ble.n	8009d54 <__multiply+0x90>
 8009d4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d05a      	beq.n	8009e0a <__multiply+0x146>
 8009d54:	6106      	str	r6, [r0, #16]
 8009d56:	b005      	add	sp, #20
 8009d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d5c:	f843 2b04 	str.w	r2, [r3], #4
 8009d60:	e7d8      	b.n	8009d14 <__multiply+0x50>
 8009d62:	f8b3 a000 	ldrh.w	sl, [r3]
 8009d66:	f1ba 0f00 	cmp.w	sl, #0
 8009d6a:	d024      	beq.n	8009db6 <__multiply+0xf2>
 8009d6c:	f104 0e14 	add.w	lr, r4, #20
 8009d70:	46a9      	mov	r9, r5
 8009d72:	f04f 0c00 	mov.w	ip, #0
 8009d76:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009d7a:	f8d9 1000 	ldr.w	r1, [r9]
 8009d7e:	fa1f fb82 	uxth.w	fp, r2
 8009d82:	b289      	uxth	r1, r1
 8009d84:	fb0a 110b 	mla	r1, sl, fp, r1
 8009d88:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009d8c:	f8d9 2000 	ldr.w	r2, [r9]
 8009d90:	4461      	add	r1, ip
 8009d92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009d96:	fb0a c20b 	mla	r2, sl, fp, ip
 8009d9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009d9e:	b289      	uxth	r1, r1
 8009da0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009da4:	4577      	cmp	r7, lr
 8009da6:	f849 1b04 	str.w	r1, [r9], #4
 8009daa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009dae:	d8e2      	bhi.n	8009d76 <__multiply+0xb2>
 8009db0:	9a01      	ldr	r2, [sp, #4]
 8009db2:	f845 c002 	str.w	ip, [r5, r2]
 8009db6:	9a03      	ldr	r2, [sp, #12]
 8009db8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009dbc:	3304      	adds	r3, #4
 8009dbe:	f1b9 0f00 	cmp.w	r9, #0
 8009dc2:	d020      	beq.n	8009e06 <__multiply+0x142>
 8009dc4:	6829      	ldr	r1, [r5, #0]
 8009dc6:	f104 0c14 	add.w	ip, r4, #20
 8009dca:	46ae      	mov	lr, r5
 8009dcc:	f04f 0a00 	mov.w	sl, #0
 8009dd0:	f8bc b000 	ldrh.w	fp, [ip]
 8009dd4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009dd8:	fb09 220b 	mla	r2, r9, fp, r2
 8009ddc:	4492      	add	sl, r2
 8009dde:	b289      	uxth	r1, r1
 8009de0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009de4:	f84e 1b04 	str.w	r1, [lr], #4
 8009de8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009dec:	f8be 1000 	ldrh.w	r1, [lr]
 8009df0:	0c12      	lsrs	r2, r2, #16
 8009df2:	fb09 1102 	mla	r1, r9, r2, r1
 8009df6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009dfa:	4567      	cmp	r7, ip
 8009dfc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009e00:	d8e6      	bhi.n	8009dd0 <__multiply+0x10c>
 8009e02:	9a01      	ldr	r2, [sp, #4]
 8009e04:	50a9      	str	r1, [r5, r2]
 8009e06:	3504      	adds	r5, #4
 8009e08:	e79a      	b.n	8009d40 <__multiply+0x7c>
 8009e0a:	3e01      	subs	r6, #1
 8009e0c:	e79c      	b.n	8009d48 <__multiply+0x84>
 8009e0e:	bf00      	nop
 8009e10:	0800ad17 	.word	0x0800ad17
 8009e14:	0800ae04 	.word	0x0800ae04

08009e18 <__pow5mult>:
 8009e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e1c:	4615      	mov	r5, r2
 8009e1e:	f012 0203 	ands.w	r2, r2, #3
 8009e22:	4606      	mov	r6, r0
 8009e24:	460f      	mov	r7, r1
 8009e26:	d007      	beq.n	8009e38 <__pow5mult+0x20>
 8009e28:	4c25      	ldr	r4, [pc, #148]	; (8009ec0 <__pow5mult+0xa8>)
 8009e2a:	3a01      	subs	r2, #1
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e32:	f7ff fe51 	bl	8009ad8 <__multadd>
 8009e36:	4607      	mov	r7, r0
 8009e38:	10ad      	asrs	r5, r5, #2
 8009e3a:	d03d      	beq.n	8009eb8 <__pow5mult+0xa0>
 8009e3c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009e3e:	b97c      	cbnz	r4, 8009e60 <__pow5mult+0x48>
 8009e40:	2010      	movs	r0, #16
 8009e42:	f7ff fdcd 	bl	80099e0 <malloc>
 8009e46:	4602      	mov	r2, r0
 8009e48:	6270      	str	r0, [r6, #36]	; 0x24
 8009e4a:	b928      	cbnz	r0, 8009e58 <__pow5mult+0x40>
 8009e4c:	4b1d      	ldr	r3, [pc, #116]	; (8009ec4 <__pow5mult+0xac>)
 8009e4e:	481e      	ldr	r0, [pc, #120]	; (8009ec8 <__pow5mult+0xb0>)
 8009e50:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009e54:	f000 fd7e 	bl	800a954 <__assert_func>
 8009e58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009e5c:	6004      	str	r4, [r0, #0]
 8009e5e:	60c4      	str	r4, [r0, #12]
 8009e60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009e64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009e68:	b94c      	cbnz	r4, 8009e7e <__pow5mult+0x66>
 8009e6a:	f240 2171 	movw	r1, #625	; 0x271
 8009e6e:	4630      	mov	r0, r6
 8009e70:	f7ff ff12 	bl	8009c98 <__i2b>
 8009e74:	2300      	movs	r3, #0
 8009e76:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e7a:	4604      	mov	r4, r0
 8009e7c:	6003      	str	r3, [r0, #0]
 8009e7e:	f04f 0900 	mov.w	r9, #0
 8009e82:	07eb      	lsls	r3, r5, #31
 8009e84:	d50a      	bpl.n	8009e9c <__pow5mult+0x84>
 8009e86:	4639      	mov	r1, r7
 8009e88:	4622      	mov	r2, r4
 8009e8a:	4630      	mov	r0, r6
 8009e8c:	f7ff ff1a 	bl	8009cc4 <__multiply>
 8009e90:	4639      	mov	r1, r7
 8009e92:	4680      	mov	r8, r0
 8009e94:	4630      	mov	r0, r6
 8009e96:	f7ff fdfd 	bl	8009a94 <_Bfree>
 8009e9a:	4647      	mov	r7, r8
 8009e9c:	106d      	asrs	r5, r5, #1
 8009e9e:	d00b      	beq.n	8009eb8 <__pow5mult+0xa0>
 8009ea0:	6820      	ldr	r0, [r4, #0]
 8009ea2:	b938      	cbnz	r0, 8009eb4 <__pow5mult+0x9c>
 8009ea4:	4622      	mov	r2, r4
 8009ea6:	4621      	mov	r1, r4
 8009ea8:	4630      	mov	r0, r6
 8009eaa:	f7ff ff0b 	bl	8009cc4 <__multiply>
 8009eae:	6020      	str	r0, [r4, #0]
 8009eb0:	f8c0 9000 	str.w	r9, [r0]
 8009eb4:	4604      	mov	r4, r0
 8009eb6:	e7e4      	b.n	8009e82 <__pow5mult+0x6a>
 8009eb8:	4638      	mov	r0, r7
 8009eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ebe:	bf00      	nop
 8009ec0:	0800af50 	.word	0x0800af50
 8009ec4:	0800aca5 	.word	0x0800aca5
 8009ec8:	0800ae04 	.word	0x0800ae04

08009ecc <__lshift>:
 8009ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ed0:	460c      	mov	r4, r1
 8009ed2:	6849      	ldr	r1, [r1, #4]
 8009ed4:	6923      	ldr	r3, [r4, #16]
 8009ed6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009eda:	68a3      	ldr	r3, [r4, #8]
 8009edc:	4607      	mov	r7, r0
 8009ede:	4691      	mov	r9, r2
 8009ee0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009ee4:	f108 0601 	add.w	r6, r8, #1
 8009ee8:	42b3      	cmp	r3, r6
 8009eea:	db0b      	blt.n	8009f04 <__lshift+0x38>
 8009eec:	4638      	mov	r0, r7
 8009eee:	f7ff fd91 	bl	8009a14 <_Balloc>
 8009ef2:	4605      	mov	r5, r0
 8009ef4:	b948      	cbnz	r0, 8009f0a <__lshift+0x3e>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	4b2a      	ldr	r3, [pc, #168]	; (8009fa4 <__lshift+0xd8>)
 8009efa:	482b      	ldr	r0, [pc, #172]	; (8009fa8 <__lshift+0xdc>)
 8009efc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009f00:	f000 fd28 	bl	800a954 <__assert_func>
 8009f04:	3101      	adds	r1, #1
 8009f06:	005b      	lsls	r3, r3, #1
 8009f08:	e7ee      	b.n	8009ee8 <__lshift+0x1c>
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	f100 0114 	add.w	r1, r0, #20
 8009f10:	f100 0210 	add.w	r2, r0, #16
 8009f14:	4618      	mov	r0, r3
 8009f16:	4553      	cmp	r3, sl
 8009f18:	db37      	blt.n	8009f8a <__lshift+0xbe>
 8009f1a:	6920      	ldr	r0, [r4, #16]
 8009f1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009f20:	f104 0314 	add.w	r3, r4, #20
 8009f24:	f019 091f 	ands.w	r9, r9, #31
 8009f28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009f2c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009f30:	d02f      	beq.n	8009f92 <__lshift+0xc6>
 8009f32:	f1c9 0e20 	rsb	lr, r9, #32
 8009f36:	468a      	mov	sl, r1
 8009f38:	f04f 0c00 	mov.w	ip, #0
 8009f3c:	681a      	ldr	r2, [r3, #0]
 8009f3e:	fa02 f209 	lsl.w	r2, r2, r9
 8009f42:	ea42 020c 	orr.w	r2, r2, ip
 8009f46:	f84a 2b04 	str.w	r2, [sl], #4
 8009f4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f4e:	4298      	cmp	r0, r3
 8009f50:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009f54:	d8f2      	bhi.n	8009f3c <__lshift+0x70>
 8009f56:	1b03      	subs	r3, r0, r4
 8009f58:	3b15      	subs	r3, #21
 8009f5a:	f023 0303 	bic.w	r3, r3, #3
 8009f5e:	3304      	adds	r3, #4
 8009f60:	f104 0215 	add.w	r2, r4, #21
 8009f64:	4290      	cmp	r0, r2
 8009f66:	bf38      	it	cc
 8009f68:	2304      	movcc	r3, #4
 8009f6a:	f841 c003 	str.w	ip, [r1, r3]
 8009f6e:	f1bc 0f00 	cmp.w	ip, #0
 8009f72:	d001      	beq.n	8009f78 <__lshift+0xac>
 8009f74:	f108 0602 	add.w	r6, r8, #2
 8009f78:	3e01      	subs	r6, #1
 8009f7a:	4638      	mov	r0, r7
 8009f7c:	612e      	str	r6, [r5, #16]
 8009f7e:	4621      	mov	r1, r4
 8009f80:	f7ff fd88 	bl	8009a94 <_Bfree>
 8009f84:	4628      	mov	r0, r5
 8009f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f8a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009f8e:	3301      	adds	r3, #1
 8009f90:	e7c1      	b.n	8009f16 <__lshift+0x4a>
 8009f92:	3904      	subs	r1, #4
 8009f94:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f98:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f9c:	4298      	cmp	r0, r3
 8009f9e:	d8f9      	bhi.n	8009f94 <__lshift+0xc8>
 8009fa0:	e7ea      	b.n	8009f78 <__lshift+0xac>
 8009fa2:	bf00      	nop
 8009fa4:	0800ad17 	.word	0x0800ad17
 8009fa8:	0800ae04 	.word	0x0800ae04

08009fac <__mcmp>:
 8009fac:	b530      	push	{r4, r5, lr}
 8009fae:	6902      	ldr	r2, [r0, #16]
 8009fb0:	690c      	ldr	r4, [r1, #16]
 8009fb2:	1b12      	subs	r2, r2, r4
 8009fb4:	d10e      	bne.n	8009fd4 <__mcmp+0x28>
 8009fb6:	f100 0314 	add.w	r3, r0, #20
 8009fba:	3114      	adds	r1, #20
 8009fbc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009fc0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009fc4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009fc8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009fcc:	42a5      	cmp	r5, r4
 8009fce:	d003      	beq.n	8009fd8 <__mcmp+0x2c>
 8009fd0:	d305      	bcc.n	8009fde <__mcmp+0x32>
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	4610      	mov	r0, r2
 8009fd6:	bd30      	pop	{r4, r5, pc}
 8009fd8:	4283      	cmp	r3, r0
 8009fda:	d3f3      	bcc.n	8009fc4 <__mcmp+0x18>
 8009fdc:	e7fa      	b.n	8009fd4 <__mcmp+0x28>
 8009fde:	f04f 32ff 	mov.w	r2, #4294967295
 8009fe2:	e7f7      	b.n	8009fd4 <__mcmp+0x28>

08009fe4 <__mdiff>:
 8009fe4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fe8:	460c      	mov	r4, r1
 8009fea:	4606      	mov	r6, r0
 8009fec:	4611      	mov	r1, r2
 8009fee:	4620      	mov	r0, r4
 8009ff0:	4690      	mov	r8, r2
 8009ff2:	f7ff ffdb 	bl	8009fac <__mcmp>
 8009ff6:	1e05      	subs	r5, r0, #0
 8009ff8:	d110      	bne.n	800a01c <__mdiff+0x38>
 8009ffa:	4629      	mov	r1, r5
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	f7ff fd09 	bl	8009a14 <_Balloc>
 800a002:	b930      	cbnz	r0, 800a012 <__mdiff+0x2e>
 800a004:	4b3a      	ldr	r3, [pc, #232]	; (800a0f0 <__mdiff+0x10c>)
 800a006:	4602      	mov	r2, r0
 800a008:	f240 2132 	movw	r1, #562	; 0x232
 800a00c:	4839      	ldr	r0, [pc, #228]	; (800a0f4 <__mdiff+0x110>)
 800a00e:	f000 fca1 	bl	800a954 <__assert_func>
 800a012:	2301      	movs	r3, #1
 800a014:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a018:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a01c:	bfa4      	itt	ge
 800a01e:	4643      	movge	r3, r8
 800a020:	46a0      	movge	r8, r4
 800a022:	4630      	mov	r0, r6
 800a024:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a028:	bfa6      	itte	ge
 800a02a:	461c      	movge	r4, r3
 800a02c:	2500      	movge	r5, #0
 800a02e:	2501      	movlt	r5, #1
 800a030:	f7ff fcf0 	bl	8009a14 <_Balloc>
 800a034:	b920      	cbnz	r0, 800a040 <__mdiff+0x5c>
 800a036:	4b2e      	ldr	r3, [pc, #184]	; (800a0f0 <__mdiff+0x10c>)
 800a038:	4602      	mov	r2, r0
 800a03a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a03e:	e7e5      	b.n	800a00c <__mdiff+0x28>
 800a040:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a044:	6926      	ldr	r6, [r4, #16]
 800a046:	60c5      	str	r5, [r0, #12]
 800a048:	f104 0914 	add.w	r9, r4, #20
 800a04c:	f108 0514 	add.w	r5, r8, #20
 800a050:	f100 0e14 	add.w	lr, r0, #20
 800a054:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a058:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a05c:	f108 0210 	add.w	r2, r8, #16
 800a060:	46f2      	mov	sl, lr
 800a062:	2100      	movs	r1, #0
 800a064:	f859 3b04 	ldr.w	r3, [r9], #4
 800a068:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a06c:	fa1f f883 	uxth.w	r8, r3
 800a070:	fa11 f18b 	uxtah	r1, r1, fp
 800a074:	0c1b      	lsrs	r3, r3, #16
 800a076:	eba1 0808 	sub.w	r8, r1, r8
 800a07a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a07e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a082:	fa1f f888 	uxth.w	r8, r8
 800a086:	1419      	asrs	r1, r3, #16
 800a088:	454e      	cmp	r6, r9
 800a08a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a08e:	f84a 3b04 	str.w	r3, [sl], #4
 800a092:	d8e7      	bhi.n	800a064 <__mdiff+0x80>
 800a094:	1b33      	subs	r3, r6, r4
 800a096:	3b15      	subs	r3, #21
 800a098:	f023 0303 	bic.w	r3, r3, #3
 800a09c:	3304      	adds	r3, #4
 800a09e:	3415      	adds	r4, #21
 800a0a0:	42a6      	cmp	r6, r4
 800a0a2:	bf38      	it	cc
 800a0a4:	2304      	movcc	r3, #4
 800a0a6:	441d      	add	r5, r3
 800a0a8:	4473      	add	r3, lr
 800a0aa:	469e      	mov	lr, r3
 800a0ac:	462e      	mov	r6, r5
 800a0ae:	4566      	cmp	r6, ip
 800a0b0:	d30e      	bcc.n	800a0d0 <__mdiff+0xec>
 800a0b2:	f10c 0203 	add.w	r2, ip, #3
 800a0b6:	1b52      	subs	r2, r2, r5
 800a0b8:	f022 0203 	bic.w	r2, r2, #3
 800a0bc:	3d03      	subs	r5, #3
 800a0be:	45ac      	cmp	ip, r5
 800a0c0:	bf38      	it	cc
 800a0c2:	2200      	movcc	r2, #0
 800a0c4:	441a      	add	r2, r3
 800a0c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a0ca:	b17b      	cbz	r3, 800a0ec <__mdiff+0x108>
 800a0cc:	6107      	str	r7, [r0, #16]
 800a0ce:	e7a3      	b.n	800a018 <__mdiff+0x34>
 800a0d0:	f856 8b04 	ldr.w	r8, [r6], #4
 800a0d4:	fa11 f288 	uxtah	r2, r1, r8
 800a0d8:	1414      	asrs	r4, r2, #16
 800a0da:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a0de:	b292      	uxth	r2, r2
 800a0e0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a0e4:	f84e 2b04 	str.w	r2, [lr], #4
 800a0e8:	1421      	asrs	r1, r4, #16
 800a0ea:	e7e0      	b.n	800a0ae <__mdiff+0xca>
 800a0ec:	3f01      	subs	r7, #1
 800a0ee:	e7ea      	b.n	800a0c6 <__mdiff+0xe2>
 800a0f0:	0800ad17 	.word	0x0800ad17
 800a0f4:	0800ae04 	.word	0x0800ae04

0800a0f8 <__ulp>:
 800a0f8:	b082      	sub	sp, #8
 800a0fa:	ed8d 0b00 	vstr	d0, [sp]
 800a0fe:	9b01      	ldr	r3, [sp, #4]
 800a100:	4912      	ldr	r1, [pc, #72]	; (800a14c <__ulp+0x54>)
 800a102:	4019      	ands	r1, r3
 800a104:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a108:	2900      	cmp	r1, #0
 800a10a:	dd05      	ble.n	800a118 <__ulp+0x20>
 800a10c:	2200      	movs	r2, #0
 800a10e:	460b      	mov	r3, r1
 800a110:	ec43 2b10 	vmov	d0, r2, r3
 800a114:	b002      	add	sp, #8
 800a116:	4770      	bx	lr
 800a118:	4249      	negs	r1, r1
 800a11a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a11e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a122:	f04f 0200 	mov.w	r2, #0
 800a126:	f04f 0300 	mov.w	r3, #0
 800a12a:	da04      	bge.n	800a136 <__ulp+0x3e>
 800a12c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a130:	fa41 f300 	asr.w	r3, r1, r0
 800a134:	e7ec      	b.n	800a110 <__ulp+0x18>
 800a136:	f1a0 0114 	sub.w	r1, r0, #20
 800a13a:	291e      	cmp	r1, #30
 800a13c:	bfda      	itte	le
 800a13e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a142:	fa20 f101 	lsrle.w	r1, r0, r1
 800a146:	2101      	movgt	r1, #1
 800a148:	460a      	mov	r2, r1
 800a14a:	e7e1      	b.n	800a110 <__ulp+0x18>
 800a14c:	7ff00000 	.word	0x7ff00000

0800a150 <__b2d>:
 800a150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a152:	6905      	ldr	r5, [r0, #16]
 800a154:	f100 0714 	add.w	r7, r0, #20
 800a158:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a15c:	1f2e      	subs	r6, r5, #4
 800a15e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a162:	4620      	mov	r0, r4
 800a164:	f7ff fd48 	bl	8009bf8 <__hi0bits>
 800a168:	f1c0 0320 	rsb	r3, r0, #32
 800a16c:	280a      	cmp	r0, #10
 800a16e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a1ec <__b2d+0x9c>
 800a172:	600b      	str	r3, [r1, #0]
 800a174:	dc14      	bgt.n	800a1a0 <__b2d+0x50>
 800a176:	f1c0 0e0b 	rsb	lr, r0, #11
 800a17a:	fa24 f10e 	lsr.w	r1, r4, lr
 800a17e:	42b7      	cmp	r7, r6
 800a180:	ea41 030c 	orr.w	r3, r1, ip
 800a184:	bf34      	ite	cc
 800a186:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a18a:	2100      	movcs	r1, #0
 800a18c:	3015      	adds	r0, #21
 800a18e:	fa04 f000 	lsl.w	r0, r4, r0
 800a192:	fa21 f10e 	lsr.w	r1, r1, lr
 800a196:	ea40 0201 	orr.w	r2, r0, r1
 800a19a:	ec43 2b10 	vmov	d0, r2, r3
 800a19e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1a0:	42b7      	cmp	r7, r6
 800a1a2:	bf3a      	itte	cc
 800a1a4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a1a8:	f1a5 0608 	subcc.w	r6, r5, #8
 800a1ac:	2100      	movcs	r1, #0
 800a1ae:	380b      	subs	r0, #11
 800a1b0:	d017      	beq.n	800a1e2 <__b2d+0x92>
 800a1b2:	f1c0 0c20 	rsb	ip, r0, #32
 800a1b6:	fa04 f500 	lsl.w	r5, r4, r0
 800a1ba:	42be      	cmp	r6, r7
 800a1bc:	fa21 f40c 	lsr.w	r4, r1, ip
 800a1c0:	ea45 0504 	orr.w	r5, r5, r4
 800a1c4:	bf8c      	ite	hi
 800a1c6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a1ca:	2400      	movls	r4, #0
 800a1cc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a1d0:	fa01 f000 	lsl.w	r0, r1, r0
 800a1d4:	fa24 f40c 	lsr.w	r4, r4, ip
 800a1d8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a1dc:	ea40 0204 	orr.w	r2, r0, r4
 800a1e0:	e7db      	b.n	800a19a <__b2d+0x4a>
 800a1e2:	ea44 030c 	orr.w	r3, r4, ip
 800a1e6:	460a      	mov	r2, r1
 800a1e8:	e7d7      	b.n	800a19a <__b2d+0x4a>
 800a1ea:	bf00      	nop
 800a1ec:	3ff00000 	.word	0x3ff00000

0800a1f0 <__d2b>:
 800a1f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a1f4:	4689      	mov	r9, r1
 800a1f6:	2101      	movs	r1, #1
 800a1f8:	ec57 6b10 	vmov	r6, r7, d0
 800a1fc:	4690      	mov	r8, r2
 800a1fe:	f7ff fc09 	bl	8009a14 <_Balloc>
 800a202:	4604      	mov	r4, r0
 800a204:	b930      	cbnz	r0, 800a214 <__d2b+0x24>
 800a206:	4602      	mov	r2, r0
 800a208:	4b25      	ldr	r3, [pc, #148]	; (800a2a0 <__d2b+0xb0>)
 800a20a:	4826      	ldr	r0, [pc, #152]	; (800a2a4 <__d2b+0xb4>)
 800a20c:	f240 310a 	movw	r1, #778	; 0x30a
 800a210:	f000 fba0 	bl	800a954 <__assert_func>
 800a214:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a218:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a21c:	bb35      	cbnz	r5, 800a26c <__d2b+0x7c>
 800a21e:	2e00      	cmp	r6, #0
 800a220:	9301      	str	r3, [sp, #4]
 800a222:	d028      	beq.n	800a276 <__d2b+0x86>
 800a224:	4668      	mov	r0, sp
 800a226:	9600      	str	r6, [sp, #0]
 800a228:	f7ff fd06 	bl	8009c38 <__lo0bits>
 800a22c:	9900      	ldr	r1, [sp, #0]
 800a22e:	b300      	cbz	r0, 800a272 <__d2b+0x82>
 800a230:	9a01      	ldr	r2, [sp, #4]
 800a232:	f1c0 0320 	rsb	r3, r0, #32
 800a236:	fa02 f303 	lsl.w	r3, r2, r3
 800a23a:	430b      	orrs	r3, r1
 800a23c:	40c2      	lsrs	r2, r0
 800a23e:	6163      	str	r3, [r4, #20]
 800a240:	9201      	str	r2, [sp, #4]
 800a242:	9b01      	ldr	r3, [sp, #4]
 800a244:	61a3      	str	r3, [r4, #24]
 800a246:	2b00      	cmp	r3, #0
 800a248:	bf14      	ite	ne
 800a24a:	2202      	movne	r2, #2
 800a24c:	2201      	moveq	r2, #1
 800a24e:	6122      	str	r2, [r4, #16]
 800a250:	b1d5      	cbz	r5, 800a288 <__d2b+0x98>
 800a252:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a256:	4405      	add	r5, r0
 800a258:	f8c9 5000 	str.w	r5, [r9]
 800a25c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a260:	f8c8 0000 	str.w	r0, [r8]
 800a264:	4620      	mov	r0, r4
 800a266:	b003      	add	sp, #12
 800a268:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a26c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a270:	e7d5      	b.n	800a21e <__d2b+0x2e>
 800a272:	6161      	str	r1, [r4, #20]
 800a274:	e7e5      	b.n	800a242 <__d2b+0x52>
 800a276:	a801      	add	r0, sp, #4
 800a278:	f7ff fcde 	bl	8009c38 <__lo0bits>
 800a27c:	9b01      	ldr	r3, [sp, #4]
 800a27e:	6163      	str	r3, [r4, #20]
 800a280:	2201      	movs	r2, #1
 800a282:	6122      	str	r2, [r4, #16]
 800a284:	3020      	adds	r0, #32
 800a286:	e7e3      	b.n	800a250 <__d2b+0x60>
 800a288:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a28c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a290:	f8c9 0000 	str.w	r0, [r9]
 800a294:	6918      	ldr	r0, [r3, #16]
 800a296:	f7ff fcaf 	bl	8009bf8 <__hi0bits>
 800a29a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a29e:	e7df      	b.n	800a260 <__d2b+0x70>
 800a2a0:	0800ad17 	.word	0x0800ad17
 800a2a4:	0800ae04 	.word	0x0800ae04

0800a2a8 <__ratio>:
 800a2a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ac:	4688      	mov	r8, r1
 800a2ae:	4669      	mov	r1, sp
 800a2b0:	4681      	mov	r9, r0
 800a2b2:	f7ff ff4d 	bl	800a150 <__b2d>
 800a2b6:	a901      	add	r1, sp, #4
 800a2b8:	4640      	mov	r0, r8
 800a2ba:	ec55 4b10 	vmov	r4, r5, d0
 800a2be:	f7ff ff47 	bl	800a150 <__b2d>
 800a2c2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a2c6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a2ca:	eba3 0c02 	sub.w	ip, r3, r2
 800a2ce:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a2d2:	1a9b      	subs	r3, r3, r2
 800a2d4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a2d8:	ec51 0b10 	vmov	r0, r1, d0
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	bfd6      	itet	le
 800a2e0:	460a      	movle	r2, r1
 800a2e2:	462a      	movgt	r2, r5
 800a2e4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a2e8:	468b      	mov	fp, r1
 800a2ea:	462f      	mov	r7, r5
 800a2ec:	bfd4      	ite	le
 800a2ee:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a2f2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a2f6:	4620      	mov	r0, r4
 800a2f8:	ee10 2a10 	vmov	r2, s0
 800a2fc:	465b      	mov	r3, fp
 800a2fe:	4639      	mov	r1, r7
 800a300:	f7f6 fac4 	bl	800088c <__aeabi_ddiv>
 800a304:	ec41 0b10 	vmov	d0, r0, r1
 800a308:	b003      	add	sp, #12
 800a30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a30e <__copybits>:
 800a30e:	3901      	subs	r1, #1
 800a310:	b570      	push	{r4, r5, r6, lr}
 800a312:	1149      	asrs	r1, r1, #5
 800a314:	6914      	ldr	r4, [r2, #16]
 800a316:	3101      	adds	r1, #1
 800a318:	f102 0314 	add.w	r3, r2, #20
 800a31c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a320:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a324:	1f05      	subs	r5, r0, #4
 800a326:	42a3      	cmp	r3, r4
 800a328:	d30c      	bcc.n	800a344 <__copybits+0x36>
 800a32a:	1aa3      	subs	r3, r4, r2
 800a32c:	3b11      	subs	r3, #17
 800a32e:	f023 0303 	bic.w	r3, r3, #3
 800a332:	3211      	adds	r2, #17
 800a334:	42a2      	cmp	r2, r4
 800a336:	bf88      	it	hi
 800a338:	2300      	movhi	r3, #0
 800a33a:	4418      	add	r0, r3
 800a33c:	2300      	movs	r3, #0
 800a33e:	4288      	cmp	r0, r1
 800a340:	d305      	bcc.n	800a34e <__copybits+0x40>
 800a342:	bd70      	pop	{r4, r5, r6, pc}
 800a344:	f853 6b04 	ldr.w	r6, [r3], #4
 800a348:	f845 6f04 	str.w	r6, [r5, #4]!
 800a34c:	e7eb      	b.n	800a326 <__copybits+0x18>
 800a34e:	f840 3b04 	str.w	r3, [r0], #4
 800a352:	e7f4      	b.n	800a33e <__copybits+0x30>

0800a354 <__any_on>:
 800a354:	f100 0214 	add.w	r2, r0, #20
 800a358:	6900      	ldr	r0, [r0, #16]
 800a35a:	114b      	asrs	r3, r1, #5
 800a35c:	4298      	cmp	r0, r3
 800a35e:	b510      	push	{r4, lr}
 800a360:	db11      	blt.n	800a386 <__any_on+0x32>
 800a362:	dd0a      	ble.n	800a37a <__any_on+0x26>
 800a364:	f011 011f 	ands.w	r1, r1, #31
 800a368:	d007      	beq.n	800a37a <__any_on+0x26>
 800a36a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a36e:	fa24 f001 	lsr.w	r0, r4, r1
 800a372:	fa00 f101 	lsl.w	r1, r0, r1
 800a376:	428c      	cmp	r4, r1
 800a378:	d10b      	bne.n	800a392 <__any_on+0x3e>
 800a37a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a37e:	4293      	cmp	r3, r2
 800a380:	d803      	bhi.n	800a38a <__any_on+0x36>
 800a382:	2000      	movs	r0, #0
 800a384:	bd10      	pop	{r4, pc}
 800a386:	4603      	mov	r3, r0
 800a388:	e7f7      	b.n	800a37a <__any_on+0x26>
 800a38a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a38e:	2900      	cmp	r1, #0
 800a390:	d0f5      	beq.n	800a37e <__any_on+0x2a>
 800a392:	2001      	movs	r0, #1
 800a394:	e7f6      	b.n	800a384 <__any_on+0x30>

0800a396 <_calloc_r>:
 800a396:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a398:	fba1 2402 	umull	r2, r4, r1, r2
 800a39c:	b94c      	cbnz	r4, 800a3b2 <_calloc_r+0x1c>
 800a39e:	4611      	mov	r1, r2
 800a3a0:	9201      	str	r2, [sp, #4]
 800a3a2:	f000 f87b 	bl	800a49c <_malloc_r>
 800a3a6:	9a01      	ldr	r2, [sp, #4]
 800a3a8:	4605      	mov	r5, r0
 800a3aa:	b930      	cbnz	r0, 800a3ba <_calloc_r+0x24>
 800a3ac:	4628      	mov	r0, r5
 800a3ae:	b003      	add	sp, #12
 800a3b0:	bd30      	pop	{r4, r5, pc}
 800a3b2:	220c      	movs	r2, #12
 800a3b4:	6002      	str	r2, [r0, #0]
 800a3b6:	2500      	movs	r5, #0
 800a3b8:	e7f8      	b.n	800a3ac <_calloc_r+0x16>
 800a3ba:	4621      	mov	r1, r4
 800a3bc:	f7fc fb8a 	bl	8006ad4 <memset>
 800a3c0:	e7f4      	b.n	800a3ac <_calloc_r+0x16>
	...

0800a3c4 <_free_r>:
 800a3c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a3c6:	2900      	cmp	r1, #0
 800a3c8:	d044      	beq.n	800a454 <_free_r+0x90>
 800a3ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3ce:	9001      	str	r0, [sp, #4]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	f1a1 0404 	sub.w	r4, r1, #4
 800a3d6:	bfb8      	it	lt
 800a3d8:	18e4      	addlt	r4, r4, r3
 800a3da:	f000 fb2f 	bl	800aa3c <__malloc_lock>
 800a3de:	4a1e      	ldr	r2, [pc, #120]	; (800a458 <_free_r+0x94>)
 800a3e0:	9801      	ldr	r0, [sp, #4]
 800a3e2:	6813      	ldr	r3, [r2, #0]
 800a3e4:	b933      	cbnz	r3, 800a3f4 <_free_r+0x30>
 800a3e6:	6063      	str	r3, [r4, #4]
 800a3e8:	6014      	str	r4, [r2, #0]
 800a3ea:	b003      	add	sp, #12
 800a3ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3f0:	f000 bb2a 	b.w	800aa48 <__malloc_unlock>
 800a3f4:	42a3      	cmp	r3, r4
 800a3f6:	d908      	bls.n	800a40a <_free_r+0x46>
 800a3f8:	6825      	ldr	r5, [r4, #0]
 800a3fa:	1961      	adds	r1, r4, r5
 800a3fc:	428b      	cmp	r3, r1
 800a3fe:	bf01      	itttt	eq
 800a400:	6819      	ldreq	r1, [r3, #0]
 800a402:	685b      	ldreq	r3, [r3, #4]
 800a404:	1949      	addeq	r1, r1, r5
 800a406:	6021      	streq	r1, [r4, #0]
 800a408:	e7ed      	b.n	800a3e6 <_free_r+0x22>
 800a40a:	461a      	mov	r2, r3
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	b10b      	cbz	r3, 800a414 <_free_r+0x50>
 800a410:	42a3      	cmp	r3, r4
 800a412:	d9fa      	bls.n	800a40a <_free_r+0x46>
 800a414:	6811      	ldr	r1, [r2, #0]
 800a416:	1855      	adds	r5, r2, r1
 800a418:	42a5      	cmp	r5, r4
 800a41a:	d10b      	bne.n	800a434 <_free_r+0x70>
 800a41c:	6824      	ldr	r4, [r4, #0]
 800a41e:	4421      	add	r1, r4
 800a420:	1854      	adds	r4, r2, r1
 800a422:	42a3      	cmp	r3, r4
 800a424:	6011      	str	r1, [r2, #0]
 800a426:	d1e0      	bne.n	800a3ea <_free_r+0x26>
 800a428:	681c      	ldr	r4, [r3, #0]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	6053      	str	r3, [r2, #4]
 800a42e:	4421      	add	r1, r4
 800a430:	6011      	str	r1, [r2, #0]
 800a432:	e7da      	b.n	800a3ea <_free_r+0x26>
 800a434:	d902      	bls.n	800a43c <_free_r+0x78>
 800a436:	230c      	movs	r3, #12
 800a438:	6003      	str	r3, [r0, #0]
 800a43a:	e7d6      	b.n	800a3ea <_free_r+0x26>
 800a43c:	6825      	ldr	r5, [r4, #0]
 800a43e:	1961      	adds	r1, r4, r5
 800a440:	428b      	cmp	r3, r1
 800a442:	bf04      	itt	eq
 800a444:	6819      	ldreq	r1, [r3, #0]
 800a446:	685b      	ldreq	r3, [r3, #4]
 800a448:	6063      	str	r3, [r4, #4]
 800a44a:	bf04      	itt	eq
 800a44c:	1949      	addeq	r1, r1, r5
 800a44e:	6021      	streq	r1, [r4, #0]
 800a450:	6054      	str	r4, [r2, #4]
 800a452:	e7ca      	b.n	800a3ea <_free_r+0x26>
 800a454:	b003      	add	sp, #12
 800a456:	bd30      	pop	{r4, r5, pc}
 800a458:	20005eac 	.word	0x20005eac

0800a45c <sbrk_aligned>:
 800a45c:	b570      	push	{r4, r5, r6, lr}
 800a45e:	4e0e      	ldr	r6, [pc, #56]	; (800a498 <sbrk_aligned+0x3c>)
 800a460:	460c      	mov	r4, r1
 800a462:	6831      	ldr	r1, [r6, #0]
 800a464:	4605      	mov	r5, r0
 800a466:	b911      	cbnz	r1, 800a46e <sbrk_aligned+0x12>
 800a468:	f000 f9ee 	bl	800a848 <_sbrk_r>
 800a46c:	6030      	str	r0, [r6, #0]
 800a46e:	4621      	mov	r1, r4
 800a470:	4628      	mov	r0, r5
 800a472:	f000 f9e9 	bl	800a848 <_sbrk_r>
 800a476:	1c43      	adds	r3, r0, #1
 800a478:	d00a      	beq.n	800a490 <sbrk_aligned+0x34>
 800a47a:	1cc4      	adds	r4, r0, #3
 800a47c:	f024 0403 	bic.w	r4, r4, #3
 800a480:	42a0      	cmp	r0, r4
 800a482:	d007      	beq.n	800a494 <sbrk_aligned+0x38>
 800a484:	1a21      	subs	r1, r4, r0
 800a486:	4628      	mov	r0, r5
 800a488:	f000 f9de 	bl	800a848 <_sbrk_r>
 800a48c:	3001      	adds	r0, #1
 800a48e:	d101      	bne.n	800a494 <sbrk_aligned+0x38>
 800a490:	f04f 34ff 	mov.w	r4, #4294967295
 800a494:	4620      	mov	r0, r4
 800a496:	bd70      	pop	{r4, r5, r6, pc}
 800a498:	20005eb0 	.word	0x20005eb0

0800a49c <_malloc_r>:
 800a49c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4a0:	1ccd      	adds	r5, r1, #3
 800a4a2:	f025 0503 	bic.w	r5, r5, #3
 800a4a6:	3508      	adds	r5, #8
 800a4a8:	2d0c      	cmp	r5, #12
 800a4aa:	bf38      	it	cc
 800a4ac:	250c      	movcc	r5, #12
 800a4ae:	2d00      	cmp	r5, #0
 800a4b0:	4607      	mov	r7, r0
 800a4b2:	db01      	blt.n	800a4b8 <_malloc_r+0x1c>
 800a4b4:	42a9      	cmp	r1, r5
 800a4b6:	d905      	bls.n	800a4c4 <_malloc_r+0x28>
 800a4b8:	230c      	movs	r3, #12
 800a4ba:	603b      	str	r3, [r7, #0]
 800a4bc:	2600      	movs	r6, #0
 800a4be:	4630      	mov	r0, r6
 800a4c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4c4:	4e2e      	ldr	r6, [pc, #184]	; (800a580 <_malloc_r+0xe4>)
 800a4c6:	f000 fab9 	bl	800aa3c <__malloc_lock>
 800a4ca:	6833      	ldr	r3, [r6, #0]
 800a4cc:	461c      	mov	r4, r3
 800a4ce:	bb34      	cbnz	r4, 800a51e <_malloc_r+0x82>
 800a4d0:	4629      	mov	r1, r5
 800a4d2:	4638      	mov	r0, r7
 800a4d4:	f7ff ffc2 	bl	800a45c <sbrk_aligned>
 800a4d8:	1c43      	adds	r3, r0, #1
 800a4da:	4604      	mov	r4, r0
 800a4dc:	d14d      	bne.n	800a57a <_malloc_r+0xde>
 800a4de:	6834      	ldr	r4, [r6, #0]
 800a4e0:	4626      	mov	r6, r4
 800a4e2:	2e00      	cmp	r6, #0
 800a4e4:	d140      	bne.n	800a568 <_malloc_r+0xcc>
 800a4e6:	6823      	ldr	r3, [r4, #0]
 800a4e8:	4631      	mov	r1, r6
 800a4ea:	4638      	mov	r0, r7
 800a4ec:	eb04 0803 	add.w	r8, r4, r3
 800a4f0:	f000 f9aa 	bl	800a848 <_sbrk_r>
 800a4f4:	4580      	cmp	r8, r0
 800a4f6:	d13a      	bne.n	800a56e <_malloc_r+0xd2>
 800a4f8:	6821      	ldr	r1, [r4, #0]
 800a4fa:	3503      	adds	r5, #3
 800a4fc:	1a6d      	subs	r5, r5, r1
 800a4fe:	f025 0503 	bic.w	r5, r5, #3
 800a502:	3508      	adds	r5, #8
 800a504:	2d0c      	cmp	r5, #12
 800a506:	bf38      	it	cc
 800a508:	250c      	movcc	r5, #12
 800a50a:	4629      	mov	r1, r5
 800a50c:	4638      	mov	r0, r7
 800a50e:	f7ff ffa5 	bl	800a45c <sbrk_aligned>
 800a512:	3001      	adds	r0, #1
 800a514:	d02b      	beq.n	800a56e <_malloc_r+0xd2>
 800a516:	6823      	ldr	r3, [r4, #0]
 800a518:	442b      	add	r3, r5
 800a51a:	6023      	str	r3, [r4, #0]
 800a51c:	e00e      	b.n	800a53c <_malloc_r+0xa0>
 800a51e:	6822      	ldr	r2, [r4, #0]
 800a520:	1b52      	subs	r2, r2, r5
 800a522:	d41e      	bmi.n	800a562 <_malloc_r+0xc6>
 800a524:	2a0b      	cmp	r2, #11
 800a526:	d916      	bls.n	800a556 <_malloc_r+0xba>
 800a528:	1961      	adds	r1, r4, r5
 800a52a:	42a3      	cmp	r3, r4
 800a52c:	6025      	str	r5, [r4, #0]
 800a52e:	bf18      	it	ne
 800a530:	6059      	strne	r1, [r3, #4]
 800a532:	6863      	ldr	r3, [r4, #4]
 800a534:	bf08      	it	eq
 800a536:	6031      	streq	r1, [r6, #0]
 800a538:	5162      	str	r2, [r4, r5]
 800a53a:	604b      	str	r3, [r1, #4]
 800a53c:	4638      	mov	r0, r7
 800a53e:	f104 060b 	add.w	r6, r4, #11
 800a542:	f000 fa81 	bl	800aa48 <__malloc_unlock>
 800a546:	f026 0607 	bic.w	r6, r6, #7
 800a54a:	1d23      	adds	r3, r4, #4
 800a54c:	1af2      	subs	r2, r6, r3
 800a54e:	d0b6      	beq.n	800a4be <_malloc_r+0x22>
 800a550:	1b9b      	subs	r3, r3, r6
 800a552:	50a3      	str	r3, [r4, r2]
 800a554:	e7b3      	b.n	800a4be <_malloc_r+0x22>
 800a556:	6862      	ldr	r2, [r4, #4]
 800a558:	42a3      	cmp	r3, r4
 800a55a:	bf0c      	ite	eq
 800a55c:	6032      	streq	r2, [r6, #0]
 800a55e:	605a      	strne	r2, [r3, #4]
 800a560:	e7ec      	b.n	800a53c <_malloc_r+0xa0>
 800a562:	4623      	mov	r3, r4
 800a564:	6864      	ldr	r4, [r4, #4]
 800a566:	e7b2      	b.n	800a4ce <_malloc_r+0x32>
 800a568:	4634      	mov	r4, r6
 800a56a:	6876      	ldr	r6, [r6, #4]
 800a56c:	e7b9      	b.n	800a4e2 <_malloc_r+0x46>
 800a56e:	230c      	movs	r3, #12
 800a570:	603b      	str	r3, [r7, #0]
 800a572:	4638      	mov	r0, r7
 800a574:	f000 fa68 	bl	800aa48 <__malloc_unlock>
 800a578:	e7a1      	b.n	800a4be <_malloc_r+0x22>
 800a57a:	6025      	str	r5, [r4, #0]
 800a57c:	e7de      	b.n	800a53c <_malloc_r+0xa0>
 800a57e:	bf00      	nop
 800a580:	20005eac 	.word	0x20005eac

0800a584 <__sfputc_r>:
 800a584:	6893      	ldr	r3, [r2, #8]
 800a586:	3b01      	subs	r3, #1
 800a588:	2b00      	cmp	r3, #0
 800a58a:	b410      	push	{r4}
 800a58c:	6093      	str	r3, [r2, #8]
 800a58e:	da08      	bge.n	800a5a2 <__sfputc_r+0x1e>
 800a590:	6994      	ldr	r4, [r2, #24]
 800a592:	42a3      	cmp	r3, r4
 800a594:	db01      	blt.n	800a59a <__sfputc_r+0x16>
 800a596:	290a      	cmp	r1, #10
 800a598:	d103      	bne.n	800a5a2 <__sfputc_r+0x1e>
 800a59a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a59e:	f7fd bd51 	b.w	8008044 <__swbuf_r>
 800a5a2:	6813      	ldr	r3, [r2, #0]
 800a5a4:	1c58      	adds	r0, r3, #1
 800a5a6:	6010      	str	r0, [r2, #0]
 800a5a8:	7019      	strb	r1, [r3, #0]
 800a5aa:	4608      	mov	r0, r1
 800a5ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5b0:	4770      	bx	lr

0800a5b2 <__sfputs_r>:
 800a5b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5b4:	4606      	mov	r6, r0
 800a5b6:	460f      	mov	r7, r1
 800a5b8:	4614      	mov	r4, r2
 800a5ba:	18d5      	adds	r5, r2, r3
 800a5bc:	42ac      	cmp	r4, r5
 800a5be:	d101      	bne.n	800a5c4 <__sfputs_r+0x12>
 800a5c0:	2000      	movs	r0, #0
 800a5c2:	e007      	b.n	800a5d4 <__sfputs_r+0x22>
 800a5c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5c8:	463a      	mov	r2, r7
 800a5ca:	4630      	mov	r0, r6
 800a5cc:	f7ff ffda 	bl	800a584 <__sfputc_r>
 800a5d0:	1c43      	adds	r3, r0, #1
 800a5d2:	d1f3      	bne.n	800a5bc <__sfputs_r+0xa>
 800a5d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a5d8 <_vfiprintf_r>:
 800a5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5dc:	460d      	mov	r5, r1
 800a5de:	b09d      	sub	sp, #116	; 0x74
 800a5e0:	4614      	mov	r4, r2
 800a5e2:	4698      	mov	r8, r3
 800a5e4:	4606      	mov	r6, r0
 800a5e6:	b118      	cbz	r0, 800a5f0 <_vfiprintf_r+0x18>
 800a5e8:	6983      	ldr	r3, [r0, #24]
 800a5ea:	b90b      	cbnz	r3, 800a5f0 <_vfiprintf_r+0x18>
 800a5ec:	f7fe fd80 	bl	80090f0 <__sinit>
 800a5f0:	4b89      	ldr	r3, [pc, #548]	; (800a818 <_vfiprintf_r+0x240>)
 800a5f2:	429d      	cmp	r5, r3
 800a5f4:	d11b      	bne.n	800a62e <_vfiprintf_r+0x56>
 800a5f6:	6875      	ldr	r5, [r6, #4]
 800a5f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5fa:	07d9      	lsls	r1, r3, #31
 800a5fc:	d405      	bmi.n	800a60a <_vfiprintf_r+0x32>
 800a5fe:	89ab      	ldrh	r3, [r5, #12]
 800a600:	059a      	lsls	r2, r3, #22
 800a602:	d402      	bmi.n	800a60a <_vfiprintf_r+0x32>
 800a604:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a606:	f7ff f984 	bl	8009912 <__retarget_lock_acquire_recursive>
 800a60a:	89ab      	ldrh	r3, [r5, #12]
 800a60c:	071b      	lsls	r3, r3, #28
 800a60e:	d501      	bpl.n	800a614 <_vfiprintf_r+0x3c>
 800a610:	692b      	ldr	r3, [r5, #16]
 800a612:	b9eb      	cbnz	r3, 800a650 <_vfiprintf_r+0x78>
 800a614:	4629      	mov	r1, r5
 800a616:	4630      	mov	r0, r6
 800a618:	f7fd fd66 	bl	80080e8 <__swsetup_r>
 800a61c:	b1c0      	cbz	r0, 800a650 <_vfiprintf_r+0x78>
 800a61e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a620:	07dc      	lsls	r4, r3, #31
 800a622:	d50e      	bpl.n	800a642 <_vfiprintf_r+0x6a>
 800a624:	f04f 30ff 	mov.w	r0, #4294967295
 800a628:	b01d      	add	sp, #116	; 0x74
 800a62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a62e:	4b7b      	ldr	r3, [pc, #492]	; (800a81c <_vfiprintf_r+0x244>)
 800a630:	429d      	cmp	r5, r3
 800a632:	d101      	bne.n	800a638 <_vfiprintf_r+0x60>
 800a634:	68b5      	ldr	r5, [r6, #8]
 800a636:	e7df      	b.n	800a5f8 <_vfiprintf_r+0x20>
 800a638:	4b79      	ldr	r3, [pc, #484]	; (800a820 <_vfiprintf_r+0x248>)
 800a63a:	429d      	cmp	r5, r3
 800a63c:	bf08      	it	eq
 800a63e:	68f5      	ldreq	r5, [r6, #12]
 800a640:	e7da      	b.n	800a5f8 <_vfiprintf_r+0x20>
 800a642:	89ab      	ldrh	r3, [r5, #12]
 800a644:	0598      	lsls	r0, r3, #22
 800a646:	d4ed      	bmi.n	800a624 <_vfiprintf_r+0x4c>
 800a648:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a64a:	f7ff f963 	bl	8009914 <__retarget_lock_release_recursive>
 800a64e:	e7e9      	b.n	800a624 <_vfiprintf_r+0x4c>
 800a650:	2300      	movs	r3, #0
 800a652:	9309      	str	r3, [sp, #36]	; 0x24
 800a654:	2320      	movs	r3, #32
 800a656:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a65a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a65e:	2330      	movs	r3, #48	; 0x30
 800a660:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a824 <_vfiprintf_r+0x24c>
 800a664:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a668:	f04f 0901 	mov.w	r9, #1
 800a66c:	4623      	mov	r3, r4
 800a66e:	469a      	mov	sl, r3
 800a670:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a674:	b10a      	cbz	r2, 800a67a <_vfiprintf_r+0xa2>
 800a676:	2a25      	cmp	r2, #37	; 0x25
 800a678:	d1f9      	bne.n	800a66e <_vfiprintf_r+0x96>
 800a67a:	ebba 0b04 	subs.w	fp, sl, r4
 800a67e:	d00b      	beq.n	800a698 <_vfiprintf_r+0xc0>
 800a680:	465b      	mov	r3, fp
 800a682:	4622      	mov	r2, r4
 800a684:	4629      	mov	r1, r5
 800a686:	4630      	mov	r0, r6
 800a688:	f7ff ff93 	bl	800a5b2 <__sfputs_r>
 800a68c:	3001      	adds	r0, #1
 800a68e:	f000 80aa 	beq.w	800a7e6 <_vfiprintf_r+0x20e>
 800a692:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a694:	445a      	add	r2, fp
 800a696:	9209      	str	r2, [sp, #36]	; 0x24
 800a698:	f89a 3000 	ldrb.w	r3, [sl]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	f000 80a2 	beq.w	800a7e6 <_vfiprintf_r+0x20e>
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6ac:	f10a 0a01 	add.w	sl, sl, #1
 800a6b0:	9304      	str	r3, [sp, #16]
 800a6b2:	9307      	str	r3, [sp, #28]
 800a6b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a6b8:	931a      	str	r3, [sp, #104]	; 0x68
 800a6ba:	4654      	mov	r4, sl
 800a6bc:	2205      	movs	r2, #5
 800a6be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6c2:	4858      	ldr	r0, [pc, #352]	; (800a824 <_vfiprintf_r+0x24c>)
 800a6c4:	f7f5 fdac 	bl	8000220 <memchr>
 800a6c8:	9a04      	ldr	r2, [sp, #16]
 800a6ca:	b9d8      	cbnz	r0, 800a704 <_vfiprintf_r+0x12c>
 800a6cc:	06d1      	lsls	r1, r2, #27
 800a6ce:	bf44      	itt	mi
 800a6d0:	2320      	movmi	r3, #32
 800a6d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6d6:	0713      	lsls	r3, r2, #28
 800a6d8:	bf44      	itt	mi
 800a6da:	232b      	movmi	r3, #43	; 0x2b
 800a6dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6e0:	f89a 3000 	ldrb.w	r3, [sl]
 800a6e4:	2b2a      	cmp	r3, #42	; 0x2a
 800a6e6:	d015      	beq.n	800a714 <_vfiprintf_r+0x13c>
 800a6e8:	9a07      	ldr	r2, [sp, #28]
 800a6ea:	4654      	mov	r4, sl
 800a6ec:	2000      	movs	r0, #0
 800a6ee:	f04f 0c0a 	mov.w	ip, #10
 800a6f2:	4621      	mov	r1, r4
 800a6f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6f8:	3b30      	subs	r3, #48	; 0x30
 800a6fa:	2b09      	cmp	r3, #9
 800a6fc:	d94e      	bls.n	800a79c <_vfiprintf_r+0x1c4>
 800a6fe:	b1b0      	cbz	r0, 800a72e <_vfiprintf_r+0x156>
 800a700:	9207      	str	r2, [sp, #28]
 800a702:	e014      	b.n	800a72e <_vfiprintf_r+0x156>
 800a704:	eba0 0308 	sub.w	r3, r0, r8
 800a708:	fa09 f303 	lsl.w	r3, r9, r3
 800a70c:	4313      	orrs	r3, r2
 800a70e:	9304      	str	r3, [sp, #16]
 800a710:	46a2      	mov	sl, r4
 800a712:	e7d2      	b.n	800a6ba <_vfiprintf_r+0xe2>
 800a714:	9b03      	ldr	r3, [sp, #12]
 800a716:	1d19      	adds	r1, r3, #4
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	9103      	str	r1, [sp, #12]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	bfbb      	ittet	lt
 800a720:	425b      	neglt	r3, r3
 800a722:	f042 0202 	orrlt.w	r2, r2, #2
 800a726:	9307      	strge	r3, [sp, #28]
 800a728:	9307      	strlt	r3, [sp, #28]
 800a72a:	bfb8      	it	lt
 800a72c:	9204      	strlt	r2, [sp, #16]
 800a72e:	7823      	ldrb	r3, [r4, #0]
 800a730:	2b2e      	cmp	r3, #46	; 0x2e
 800a732:	d10c      	bne.n	800a74e <_vfiprintf_r+0x176>
 800a734:	7863      	ldrb	r3, [r4, #1]
 800a736:	2b2a      	cmp	r3, #42	; 0x2a
 800a738:	d135      	bne.n	800a7a6 <_vfiprintf_r+0x1ce>
 800a73a:	9b03      	ldr	r3, [sp, #12]
 800a73c:	1d1a      	adds	r2, r3, #4
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	9203      	str	r2, [sp, #12]
 800a742:	2b00      	cmp	r3, #0
 800a744:	bfb8      	it	lt
 800a746:	f04f 33ff 	movlt.w	r3, #4294967295
 800a74a:	3402      	adds	r4, #2
 800a74c:	9305      	str	r3, [sp, #20]
 800a74e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a834 <_vfiprintf_r+0x25c>
 800a752:	7821      	ldrb	r1, [r4, #0]
 800a754:	2203      	movs	r2, #3
 800a756:	4650      	mov	r0, sl
 800a758:	f7f5 fd62 	bl	8000220 <memchr>
 800a75c:	b140      	cbz	r0, 800a770 <_vfiprintf_r+0x198>
 800a75e:	2340      	movs	r3, #64	; 0x40
 800a760:	eba0 000a 	sub.w	r0, r0, sl
 800a764:	fa03 f000 	lsl.w	r0, r3, r0
 800a768:	9b04      	ldr	r3, [sp, #16]
 800a76a:	4303      	orrs	r3, r0
 800a76c:	3401      	adds	r4, #1
 800a76e:	9304      	str	r3, [sp, #16]
 800a770:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a774:	482c      	ldr	r0, [pc, #176]	; (800a828 <_vfiprintf_r+0x250>)
 800a776:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a77a:	2206      	movs	r2, #6
 800a77c:	f7f5 fd50 	bl	8000220 <memchr>
 800a780:	2800      	cmp	r0, #0
 800a782:	d03f      	beq.n	800a804 <_vfiprintf_r+0x22c>
 800a784:	4b29      	ldr	r3, [pc, #164]	; (800a82c <_vfiprintf_r+0x254>)
 800a786:	bb1b      	cbnz	r3, 800a7d0 <_vfiprintf_r+0x1f8>
 800a788:	9b03      	ldr	r3, [sp, #12]
 800a78a:	3307      	adds	r3, #7
 800a78c:	f023 0307 	bic.w	r3, r3, #7
 800a790:	3308      	adds	r3, #8
 800a792:	9303      	str	r3, [sp, #12]
 800a794:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a796:	443b      	add	r3, r7
 800a798:	9309      	str	r3, [sp, #36]	; 0x24
 800a79a:	e767      	b.n	800a66c <_vfiprintf_r+0x94>
 800a79c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7a0:	460c      	mov	r4, r1
 800a7a2:	2001      	movs	r0, #1
 800a7a4:	e7a5      	b.n	800a6f2 <_vfiprintf_r+0x11a>
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	3401      	adds	r4, #1
 800a7aa:	9305      	str	r3, [sp, #20]
 800a7ac:	4619      	mov	r1, r3
 800a7ae:	f04f 0c0a 	mov.w	ip, #10
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7b8:	3a30      	subs	r2, #48	; 0x30
 800a7ba:	2a09      	cmp	r2, #9
 800a7bc:	d903      	bls.n	800a7c6 <_vfiprintf_r+0x1ee>
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d0c5      	beq.n	800a74e <_vfiprintf_r+0x176>
 800a7c2:	9105      	str	r1, [sp, #20]
 800a7c4:	e7c3      	b.n	800a74e <_vfiprintf_r+0x176>
 800a7c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7ca:	4604      	mov	r4, r0
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	e7f0      	b.n	800a7b2 <_vfiprintf_r+0x1da>
 800a7d0:	ab03      	add	r3, sp, #12
 800a7d2:	9300      	str	r3, [sp, #0]
 800a7d4:	462a      	mov	r2, r5
 800a7d6:	4b16      	ldr	r3, [pc, #88]	; (800a830 <_vfiprintf_r+0x258>)
 800a7d8:	a904      	add	r1, sp, #16
 800a7da:	4630      	mov	r0, r6
 800a7dc:	f7fc fa22 	bl	8006c24 <_printf_float>
 800a7e0:	4607      	mov	r7, r0
 800a7e2:	1c78      	adds	r0, r7, #1
 800a7e4:	d1d6      	bne.n	800a794 <_vfiprintf_r+0x1bc>
 800a7e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7e8:	07d9      	lsls	r1, r3, #31
 800a7ea:	d405      	bmi.n	800a7f8 <_vfiprintf_r+0x220>
 800a7ec:	89ab      	ldrh	r3, [r5, #12]
 800a7ee:	059a      	lsls	r2, r3, #22
 800a7f0:	d402      	bmi.n	800a7f8 <_vfiprintf_r+0x220>
 800a7f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a7f4:	f7ff f88e 	bl	8009914 <__retarget_lock_release_recursive>
 800a7f8:	89ab      	ldrh	r3, [r5, #12]
 800a7fa:	065b      	lsls	r3, r3, #25
 800a7fc:	f53f af12 	bmi.w	800a624 <_vfiprintf_r+0x4c>
 800a800:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a802:	e711      	b.n	800a628 <_vfiprintf_r+0x50>
 800a804:	ab03      	add	r3, sp, #12
 800a806:	9300      	str	r3, [sp, #0]
 800a808:	462a      	mov	r2, r5
 800a80a:	4b09      	ldr	r3, [pc, #36]	; (800a830 <_vfiprintf_r+0x258>)
 800a80c:	a904      	add	r1, sp, #16
 800a80e:	4630      	mov	r0, r6
 800a810:	f7fc fcac 	bl	800716c <_printf_i>
 800a814:	e7e4      	b.n	800a7e0 <_vfiprintf_r+0x208>
 800a816:	bf00      	nop
 800a818:	0800ad48 	.word	0x0800ad48
 800a81c:	0800ad68 	.word	0x0800ad68
 800a820:	0800ad28 	.word	0x0800ad28
 800a824:	0800af5c 	.word	0x0800af5c
 800a828:	0800af66 	.word	0x0800af66
 800a82c:	08006c25 	.word	0x08006c25
 800a830:	0800a5b3 	.word	0x0800a5b3
 800a834:	0800af62 	.word	0x0800af62

0800a838 <nan>:
 800a838:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a840 <nan+0x8>
 800a83c:	4770      	bx	lr
 800a83e:	bf00      	nop
 800a840:	00000000 	.word	0x00000000
 800a844:	7ff80000 	.word	0x7ff80000

0800a848 <_sbrk_r>:
 800a848:	b538      	push	{r3, r4, r5, lr}
 800a84a:	4d06      	ldr	r5, [pc, #24]	; (800a864 <_sbrk_r+0x1c>)
 800a84c:	2300      	movs	r3, #0
 800a84e:	4604      	mov	r4, r0
 800a850:	4608      	mov	r0, r1
 800a852:	602b      	str	r3, [r5, #0]
 800a854:	f7f7 f806 	bl	8001864 <_sbrk>
 800a858:	1c43      	adds	r3, r0, #1
 800a85a:	d102      	bne.n	800a862 <_sbrk_r+0x1a>
 800a85c:	682b      	ldr	r3, [r5, #0]
 800a85e:	b103      	cbz	r3, 800a862 <_sbrk_r+0x1a>
 800a860:	6023      	str	r3, [r4, #0]
 800a862:	bd38      	pop	{r3, r4, r5, pc}
 800a864:	20005eb4 	.word	0x20005eb4

0800a868 <__sread>:
 800a868:	b510      	push	{r4, lr}
 800a86a:	460c      	mov	r4, r1
 800a86c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a870:	f000 f8f0 	bl	800aa54 <_read_r>
 800a874:	2800      	cmp	r0, #0
 800a876:	bfab      	itete	ge
 800a878:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a87a:	89a3      	ldrhlt	r3, [r4, #12]
 800a87c:	181b      	addge	r3, r3, r0
 800a87e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a882:	bfac      	ite	ge
 800a884:	6563      	strge	r3, [r4, #84]	; 0x54
 800a886:	81a3      	strhlt	r3, [r4, #12]
 800a888:	bd10      	pop	{r4, pc}

0800a88a <__swrite>:
 800a88a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a88e:	461f      	mov	r7, r3
 800a890:	898b      	ldrh	r3, [r1, #12]
 800a892:	05db      	lsls	r3, r3, #23
 800a894:	4605      	mov	r5, r0
 800a896:	460c      	mov	r4, r1
 800a898:	4616      	mov	r6, r2
 800a89a:	d505      	bpl.n	800a8a8 <__swrite+0x1e>
 800a89c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8a0:	2302      	movs	r3, #2
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	f000 f8b8 	bl	800aa18 <_lseek_r>
 800a8a8:	89a3      	ldrh	r3, [r4, #12]
 800a8aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a8b2:	81a3      	strh	r3, [r4, #12]
 800a8b4:	4632      	mov	r2, r6
 800a8b6:	463b      	mov	r3, r7
 800a8b8:	4628      	mov	r0, r5
 800a8ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a8be:	f000 b837 	b.w	800a930 <_write_r>

0800a8c2 <__sseek>:
 800a8c2:	b510      	push	{r4, lr}
 800a8c4:	460c      	mov	r4, r1
 800a8c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8ca:	f000 f8a5 	bl	800aa18 <_lseek_r>
 800a8ce:	1c43      	adds	r3, r0, #1
 800a8d0:	89a3      	ldrh	r3, [r4, #12]
 800a8d2:	bf15      	itete	ne
 800a8d4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a8d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a8da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a8de:	81a3      	strheq	r3, [r4, #12]
 800a8e0:	bf18      	it	ne
 800a8e2:	81a3      	strhne	r3, [r4, #12]
 800a8e4:	bd10      	pop	{r4, pc}

0800a8e6 <__sclose>:
 800a8e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8ea:	f000 b851 	b.w	800a990 <_close_r>

0800a8ee <strncmp>:
 800a8ee:	b510      	push	{r4, lr}
 800a8f0:	b17a      	cbz	r2, 800a912 <strncmp+0x24>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	3901      	subs	r1, #1
 800a8f6:	1884      	adds	r4, r0, r2
 800a8f8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a8fc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a900:	4290      	cmp	r0, r2
 800a902:	d101      	bne.n	800a908 <strncmp+0x1a>
 800a904:	42a3      	cmp	r3, r4
 800a906:	d101      	bne.n	800a90c <strncmp+0x1e>
 800a908:	1a80      	subs	r0, r0, r2
 800a90a:	bd10      	pop	{r4, pc}
 800a90c:	2800      	cmp	r0, #0
 800a90e:	d1f3      	bne.n	800a8f8 <strncmp+0xa>
 800a910:	e7fa      	b.n	800a908 <strncmp+0x1a>
 800a912:	4610      	mov	r0, r2
 800a914:	e7f9      	b.n	800a90a <strncmp+0x1c>

0800a916 <__ascii_wctomb>:
 800a916:	b149      	cbz	r1, 800a92c <__ascii_wctomb+0x16>
 800a918:	2aff      	cmp	r2, #255	; 0xff
 800a91a:	bf85      	ittet	hi
 800a91c:	238a      	movhi	r3, #138	; 0x8a
 800a91e:	6003      	strhi	r3, [r0, #0]
 800a920:	700a      	strbls	r2, [r1, #0]
 800a922:	f04f 30ff 	movhi.w	r0, #4294967295
 800a926:	bf98      	it	ls
 800a928:	2001      	movls	r0, #1
 800a92a:	4770      	bx	lr
 800a92c:	4608      	mov	r0, r1
 800a92e:	4770      	bx	lr

0800a930 <_write_r>:
 800a930:	b538      	push	{r3, r4, r5, lr}
 800a932:	4d07      	ldr	r5, [pc, #28]	; (800a950 <_write_r+0x20>)
 800a934:	4604      	mov	r4, r0
 800a936:	4608      	mov	r0, r1
 800a938:	4611      	mov	r1, r2
 800a93a:	2200      	movs	r2, #0
 800a93c:	602a      	str	r2, [r5, #0]
 800a93e:	461a      	mov	r2, r3
 800a940:	f7f6 ff3f 	bl	80017c2 <_write>
 800a944:	1c43      	adds	r3, r0, #1
 800a946:	d102      	bne.n	800a94e <_write_r+0x1e>
 800a948:	682b      	ldr	r3, [r5, #0]
 800a94a:	b103      	cbz	r3, 800a94e <_write_r+0x1e>
 800a94c:	6023      	str	r3, [r4, #0]
 800a94e:	bd38      	pop	{r3, r4, r5, pc}
 800a950:	20005eb4 	.word	0x20005eb4

0800a954 <__assert_func>:
 800a954:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a956:	4614      	mov	r4, r2
 800a958:	461a      	mov	r2, r3
 800a95a:	4b09      	ldr	r3, [pc, #36]	; (800a980 <__assert_func+0x2c>)
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	4605      	mov	r5, r0
 800a960:	68d8      	ldr	r0, [r3, #12]
 800a962:	b14c      	cbz	r4, 800a978 <__assert_func+0x24>
 800a964:	4b07      	ldr	r3, [pc, #28]	; (800a984 <__assert_func+0x30>)
 800a966:	9100      	str	r1, [sp, #0]
 800a968:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a96c:	4906      	ldr	r1, [pc, #24]	; (800a988 <__assert_func+0x34>)
 800a96e:	462b      	mov	r3, r5
 800a970:	f000 f81e 	bl	800a9b0 <fiprintf>
 800a974:	f000 f880 	bl	800aa78 <abort>
 800a978:	4b04      	ldr	r3, [pc, #16]	; (800a98c <__assert_func+0x38>)
 800a97a:	461c      	mov	r4, r3
 800a97c:	e7f3      	b.n	800a966 <__assert_func+0x12>
 800a97e:	bf00      	nop
 800a980:	20000020 	.word	0x20000020
 800a984:	0800af6d 	.word	0x0800af6d
 800a988:	0800af7a 	.word	0x0800af7a
 800a98c:	0800afa8 	.word	0x0800afa8

0800a990 <_close_r>:
 800a990:	b538      	push	{r3, r4, r5, lr}
 800a992:	4d06      	ldr	r5, [pc, #24]	; (800a9ac <_close_r+0x1c>)
 800a994:	2300      	movs	r3, #0
 800a996:	4604      	mov	r4, r0
 800a998:	4608      	mov	r0, r1
 800a99a:	602b      	str	r3, [r5, #0]
 800a99c:	f7f6 ff2d 	bl	80017fa <_close>
 800a9a0:	1c43      	adds	r3, r0, #1
 800a9a2:	d102      	bne.n	800a9aa <_close_r+0x1a>
 800a9a4:	682b      	ldr	r3, [r5, #0]
 800a9a6:	b103      	cbz	r3, 800a9aa <_close_r+0x1a>
 800a9a8:	6023      	str	r3, [r4, #0]
 800a9aa:	bd38      	pop	{r3, r4, r5, pc}
 800a9ac:	20005eb4 	.word	0x20005eb4

0800a9b0 <fiprintf>:
 800a9b0:	b40e      	push	{r1, r2, r3}
 800a9b2:	b503      	push	{r0, r1, lr}
 800a9b4:	4601      	mov	r1, r0
 800a9b6:	ab03      	add	r3, sp, #12
 800a9b8:	4805      	ldr	r0, [pc, #20]	; (800a9d0 <fiprintf+0x20>)
 800a9ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9be:	6800      	ldr	r0, [r0, #0]
 800a9c0:	9301      	str	r3, [sp, #4]
 800a9c2:	f7ff fe09 	bl	800a5d8 <_vfiprintf_r>
 800a9c6:	b002      	add	sp, #8
 800a9c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9cc:	b003      	add	sp, #12
 800a9ce:	4770      	bx	lr
 800a9d0:	20000020 	.word	0x20000020

0800a9d4 <_fstat_r>:
 800a9d4:	b538      	push	{r3, r4, r5, lr}
 800a9d6:	4d07      	ldr	r5, [pc, #28]	; (800a9f4 <_fstat_r+0x20>)
 800a9d8:	2300      	movs	r3, #0
 800a9da:	4604      	mov	r4, r0
 800a9dc:	4608      	mov	r0, r1
 800a9de:	4611      	mov	r1, r2
 800a9e0:	602b      	str	r3, [r5, #0]
 800a9e2:	f7f6 ff16 	bl	8001812 <_fstat>
 800a9e6:	1c43      	adds	r3, r0, #1
 800a9e8:	d102      	bne.n	800a9f0 <_fstat_r+0x1c>
 800a9ea:	682b      	ldr	r3, [r5, #0]
 800a9ec:	b103      	cbz	r3, 800a9f0 <_fstat_r+0x1c>
 800a9ee:	6023      	str	r3, [r4, #0]
 800a9f0:	bd38      	pop	{r3, r4, r5, pc}
 800a9f2:	bf00      	nop
 800a9f4:	20005eb4 	.word	0x20005eb4

0800a9f8 <_isatty_r>:
 800a9f8:	b538      	push	{r3, r4, r5, lr}
 800a9fa:	4d06      	ldr	r5, [pc, #24]	; (800aa14 <_isatty_r+0x1c>)
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	4604      	mov	r4, r0
 800aa00:	4608      	mov	r0, r1
 800aa02:	602b      	str	r3, [r5, #0]
 800aa04:	f7f6 ff15 	bl	8001832 <_isatty>
 800aa08:	1c43      	adds	r3, r0, #1
 800aa0a:	d102      	bne.n	800aa12 <_isatty_r+0x1a>
 800aa0c:	682b      	ldr	r3, [r5, #0]
 800aa0e:	b103      	cbz	r3, 800aa12 <_isatty_r+0x1a>
 800aa10:	6023      	str	r3, [r4, #0]
 800aa12:	bd38      	pop	{r3, r4, r5, pc}
 800aa14:	20005eb4 	.word	0x20005eb4

0800aa18 <_lseek_r>:
 800aa18:	b538      	push	{r3, r4, r5, lr}
 800aa1a:	4d07      	ldr	r5, [pc, #28]	; (800aa38 <_lseek_r+0x20>)
 800aa1c:	4604      	mov	r4, r0
 800aa1e:	4608      	mov	r0, r1
 800aa20:	4611      	mov	r1, r2
 800aa22:	2200      	movs	r2, #0
 800aa24:	602a      	str	r2, [r5, #0]
 800aa26:	461a      	mov	r2, r3
 800aa28:	f7f6 ff0e 	bl	8001848 <_lseek>
 800aa2c:	1c43      	adds	r3, r0, #1
 800aa2e:	d102      	bne.n	800aa36 <_lseek_r+0x1e>
 800aa30:	682b      	ldr	r3, [r5, #0]
 800aa32:	b103      	cbz	r3, 800aa36 <_lseek_r+0x1e>
 800aa34:	6023      	str	r3, [r4, #0]
 800aa36:	bd38      	pop	{r3, r4, r5, pc}
 800aa38:	20005eb4 	.word	0x20005eb4

0800aa3c <__malloc_lock>:
 800aa3c:	4801      	ldr	r0, [pc, #4]	; (800aa44 <__malloc_lock+0x8>)
 800aa3e:	f7fe bf68 	b.w	8009912 <__retarget_lock_acquire_recursive>
 800aa42:	bf00      	nop
 800aa44:	20005ea8 	.word	0x20005ea8

0800aa48 <__malloc_unlock>:
 800aa48:	4801      	ldr	r0, [pc, #4]	; (800aa50 <__malloc_unlock+0x8>)
 800aa4a:	f7fe bf63 	b.w	8009914 <__retarget_lock_release_recursive>
 800aa4e:	bf00      	nop
 800aa50:	20005ea8 	.word	0x20005ea8

0800aa54 <_read_r>:
 800aa54:	b538      	push	{r3, r4, r5, lr}
 800aa56:	4d07      	ldr	r5, [pc, #28]	; (800aa74 <_read_r+0x20>)
 800aa58:	4604      	mov	r4, r0
 800aa5a:	4608      	mov	r0, r1
 800aa5c:	4611      	mov	r1, r2
 800aa5e:	2200      	movs	r2, #0
 800aa60:	602a      	str	r2, [r5, #0]
 800aa62:	461a      	mov	r2, r3
 800aa64:	f7f6 fe90 	bl	8001788 <_read>
 800aa68:	1c43      	adds	r3, r0, #1
 800aa6a:	d102      	bne.n	800aa72 <_read_r+0x1e>
 800aa6c:	682b      	ldr	r3, [r5, #0]
 800aa6e:	b103      	cbz	r3, 800aa72 <_read_r+0x1e>
 800aa70:	6023      	str	r3, [r4, #0]
 800aa72:	bd38      	pop	{r3, r4, r5, pc}
 800aa74:	20005eb4 	.word	0x20005eb4

0800aa78 <abort>:
 800aa78:	b508      	push	{r3, lr}
 800aa7a:	2006      	movs	r0, #6
 800aa7c:	f000 f82c 	bl	800aad8 <raise>
 800aa80:	2001      	movs	r0, #1
 800aa82:	f7f6 fe77 	bl	8001774 <_exit>

0800aa86 <_raise_r>:
 800aa86:	291f      	cmp	r1, #31
 800aa88:	b538      	push	{r3, r4, r5, lr}
 800aa8a:	4604      	mov	r4, r0
 800aa8c:	460d      	mov	r5, r1
 800aa8e:	d904      	bls.n	800aa9a <_raise_r+0x14>
 800aa90:	2316      	movs	r3, #22
 800aa92:	6003      	str	r3, [r0, #0]
 800aa94:	f04f 30ff 	mov.w	r0, #4294967295
 800aa98:	bd38      	pop	{r3, r4, r5, pc}
 800aa9a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aa9c:	b112      	cbz	r2, 800aaa4 <_raise_r+0x1e>
 800aa9e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aaa2:	b94b      	cbnz	r3, 800aab8 <_raise_r+0x32>
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	f000 f831 	bl	800ab0c <_getpid_r>
 800aaaa:	462a      	mov	r2, r5
 800aaac:	4601      	mov	r1, r0
 800aaae:	4620      	mov	r0, r4
 800aab0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aab4:	f000 b818 	b.w	800aae8 <_kill_r>
 800aab8:	2b01      	cmp	r3, #1
 800aaba:	d00a      	beq.n	800aad2 <_raise_r+0x4c>
 800aabc:	1c59      	adds	r1, r3, #1
 800aabe:	d103      	bne.n	800aac8 <_raise_r+0x42>
 800aac0:	2316      	movs	r3, #22
 800aac2:	6003      	str	r3, [r0, #0]
 800aac4:	2001      	movs	r0, #1
 800aac6:	e7e7      	b.n	800aa98 <_raise_r+0x12>
 800aac8:	2400      	movs	r4, #0
 800aaca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aace:	4628      	mov	r0, r5
 800aad0:	4798      	blx	r3
 800aad2:	2000      	movs	r0, #0
 800aad4:	e7e0      	b.n	800aa98 <_raise_r+0x12>
	...

0800aad8 <raise>:
 800aad8:	4b02      	ldr	r3, [pc, #8]	; (800aae4 <raise+0xc>)
 800aada:	4601      	mov	r1, r0
 800aadc:	6818      	ldr	r0, [r3, #0]
 800aade:	f7ff bfd2 	b.w	800aa86 <_raise_r>
 800aae2:	bf00      	nop
 800aae4:	20000020 	.word	0x20000020

0800aae8 <_kill_r>:
 800aae8:	b538      	push	{r3, r4, r5, lr}
 800aaea:	4d07      	ldr	r5, [pc, #28]	; (800ab08 <_kill_r+0x20>)
 800aaec:	2300      	movs	r3, #0
 800aaee:	4604      	mov	r4, r0
 800aaf0:	4608      	mov	r0, r1
 800aaf2:	4611      	mov	r1, r2
 800aaf4:	602b      	str	r3, [r5, #0]
 800aaf6:	f7f6 fe2d 	bl	8001754 <_kill>
 800aafa:	1c43      	adds	r3, r0, #1
 800aafc:	d102      	bne.n	800ab04 <_kill_r+0x1c>
 800aafe:	682b      	ldr	r3, [r5, #0]
 800ab00:	b103      	cbz	r3, 800ab04 <_kill_r+0x1c>
 800ab02:	6023      	str	r3, [r4, #0]
 800ab04:	bd38      	pop	{r3, r4, r5, pc}
 800ab06:	bf00      	nop
 800ab08:	20005eb4 	.word	0x20005eb4

0800ab0c <_getpid_r>:
 800ab0c:	f7f6 be1a 	b.w	8001744 <_getpid>

0800ab10 <_init>:
 800ab10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab12:	bf00      	nop
 800ab14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab16:	bc08      	pop	{r3}
 800ab18:	469e      	mov	lr, r3
 800ab1a:	4770      	bx	lr

0800ab1c <_fini>:
 800ab1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab1e:	bf00      	nop
 800ab20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab22:	bc08      	pop	{r3}
 800ab24:	469e      	mov	lr, r3
 800ab26:	4770      	bx	lr
