# 01-gates
[xalkan00-Digital-electronics-1](https://github.com/xalkan00/Digital-electronics-1)

<img src="https://github.com/xalkan00/Digital-electronics-1/blob/main/Labs/01-gates/Obrazky/F.png" /> 

### Verification of De Morgan's laws of function f(c,b,a).
#### VHDL code

```VHDL
entity gates is
    port(           -- Vstupni data
        a_i    : in  std_logic;         
        b_i    : in  std_logic;         
        c_i    : in  std_logic;    
        			-- vystupni data
        f_o    : out std_logic;
        fnand_o: out std_logic;
        fnor_o : out std_logic
    );
end entity gates;

------------------------------------------------------------------------
-- Architecture body for basic gates
------------------------------------------------------------------------
architecture dataflow of gates is
begin
 
  
  f_o <= (a_i and (not b_i)) or ((not b_i) and (not c_i));
  
  fnand_o <= not(not(a_i and (not b_i)) and (not((not b_i) and not(c_i))));
 
  fnor_o <= (not((not (a_i) nor b_i) nor (b_i nor c_i)));

end architecture dataflow;

```


<img src="https://github.com/xalkan00/Digital-electronics-1/blob/main/Labs/01-gates/Obrazky/SnÃ­mek%20obrazovky%202021-02-16%20105325.png" /> 




 

### Verification of Distributive laws.

<img src="https://github.com/xalkan00/Digital-electronics-1/blob/main/Labs/01-gates/Obrazky/x.png"/>

#### VHDL code

``` VHDL
entity gates is
    port(           -- Vstupni data
        x_i    : in  std_logic;         
        y_i    : in  std_logic;         
        z_i    : in  std_logic;    
        			-- vystupni data
        f1_o    : out std_logic;
        f2_o    : out std_logic;
        f3_o    : out std_logic;
        f4_o    : out std_logic
       
    );
end entity gates;

------------------------------------------------------------------------
-- Architecture body for basic gates
------------------------------------------------------------------------
architecture dataflow of gates is
begin
 
  
  f1_o <= ((x_i and y_i) or (x_i and z_i));
  f2_o <= (x_i and (y_i or Z_i));
  f3_o <= ((x_i or y_i) and (x_i or z_i));
  f4_o <= (x_i or (y_i and z_i));

end architecture dataflow;
```



<img src="https://github.com/xalkan00/Digital-electronics-1/blob/main/Labs/01-gates/Obrazky/fx.png" />
