;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB #3, 10
	ADD #270, <60
	CMP #182, -102
	CMP #182, -102
	SUB @-121, 106
	JMN 0, <805
	SPL <121, 103
	DJN -1, @-20
	SUB 820, 22
	MOV -207, <-120
	SUB 820, 22
	SUB -302, <-10
	SUB -0, 1
	SUB -0, 1
	SUB -0, 1
	SUB 210, 360
	SLT 820, 22
	CMP @121, 106
	JMN -657, #1
	CMP 90, 3
	SUB @0, @2
	JMN -657, #1
	MOV -207, <-120
	ADD 30, 29
	SPL <300, 90
	JMP 30, 9
	ADD 210, 60
	SLT @230, <801
	ADD @230, <801
	SUB @-127, 106
	SUB @-127, 106
	DJN -1, @-20
	SUB @-127, 100
	CMP @-0, @2
	MOV -36, -20
	MOV -1, <-20
	MOV -16, <-20
	SPL @90, 3
	JMP -207, @-120
	ADD -207, <-120
	SUB @-127, 100
	ADD -207, <-120
	SPL 3, <802
	JMN -47, @-120
	CMP -207, <-120
