
*** Running vivado
    with args -log zusys_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zusys_xbar_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/opt/Xilinx/Vivado/2017.4/scripts/Vivado_init.tcl'
1 Beta devices matching pattern found, 1 enabled.
Set Board Part RepoPath: /home/matt/Git/te0808/board_files
source zusys_xbar_0.tcl -notrace
Command: synth_design -top zusys_xbar_0 -part xczu9eg-ffvc900-1-i-es1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-es1'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-es1'
INFO: [Common 17-1540] The version limit for your license is '2018.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26742 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1370.332 ; gain = 0.000 ; free physical = 3302 ; free virtual = 15290
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zusys_xbar_0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_xbar_0/synth/zusys_xbar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_15_axis_switch' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:3087]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 2 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 251 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_INCLUDE_ARBITER bound to: 1 - type: integer 
	Parameter C_ARB_ALGORITHM bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_DECODER_REG bound to: 1 - type: integer 
	Parameter C_M_AXIS_CONNECTIVITY_ARRAY bound to: 2'b11 
	Parameter C_M_AXIS_BASETDEST_ARRAY bound to: 10'b0000100000 
	Parameter C_M_AXIS_HIGHTDEST_ARRAY bound to: 10'b0000100000 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_DECODER_CONNECTIVITY_ARRAY bound to: 2'b11 
	Parameter P_TPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter P_SINGLE_SLAVE_CONNECTIVITY_ARRAY bound to: 2'b11 
	Parameter LP_NUM_SYNCHRONIZER_STAGES bound to: 4 - type: integer 
	Parameter LP_MERGEDOWN_MUX bound to: 0 - type: integer 
	Parameter LP_CTRL_REG_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_SIGNAL_SET bound to: 251 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 32 - type: integer 
	Parameter P_TLAST_INDX bound to: 36 - type: integer 
	Parameter P_TID_INDX bound to: 37 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_15_axisc_decoder' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:479]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 251 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 2 - type: integer 
	Parameter C_DECODER_REG bound to: 1 - type: integer 
	Parameter C_CONNECTIVITY bound to: 2'b11 
	Parameter C_BASETDEST bound to: 10'b0000100000 
	Parameter C_HIGHTDEST bound to: 10'b0000100000 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter TDW bound to: 5 - type: integer 
	Parameter P_TDEST_PRESENT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_15_axisc_register_slice' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/cd45/hdl/axis_register_slice_v1_1_vl_rfs.v:556]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/cd45/hdl/axis_register_slice_v1_1_vl_rfs.v:706]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_15_axisc_register_slice' (2#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/cd45/hdl/axis_register_slice_v1_1_vl_rfs.v:556]
WARNING: [Synth 8-350] instance 'axisc_register_slice_0' of module 'axis_register_slice_v1_1_15_axisc_register_slice' requires 10 connections, but only 9 given [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:618]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_15_axisc_register_slice__parameterized0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/cd45/hdl/axis_register_slice_v1_1_vl_rfs.v:556]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_15_axisc_register_slice__parameterized0' (2#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/cd45/hdl/axis_register_slice_v1_1_vl_rfs.v:556]
WARNING: [Synth 8-350] instance 'axisc_register_slice_1' of module 'axis_register_slice_v1_1_15_axisc_register_slice' requires 10 connections, but only 9 given [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:636]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_SIGNAL_SET bound to: 251 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 32 - type: integer 
	Parameter P_TLAST_INDX bound to: 36 - type: integer 
	Parameter P_TID_INDX bound to: 37 - type: integer 
	Parameter P_TDEST_INDX bound to: 42 - type: integer 
	Parameter P_TUSER_INDX bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (3#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_15_axisc_decoder' (4#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:479]
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_15_axisc_transfer_mux' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:817]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_TPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 5 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 5 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 251 - type: integer 
	Parameter C_NUM_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_LOG_SI_SLOTS bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_OUTPUT_REG bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY bound to: 1'b1 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_ROUTING_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_LOG_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter P_FIXED_MUX_VALUE bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axis_switch_v1_1_15_axisc_arb_responder' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:1120]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_ARB_GNT_WIDTH bound to: 1 - type: integer 
	Parameter C_ARB_ON_TLAST bound to: 0 - type: integer 
	Parameter C_ARB_ON_MAX_XFERS bound to: 1 - type: integer 
	Parameter C_ARB_ON_NUM_CYCLES bound to: 0 - type: integer 
	Parameter C_SINGLE_SLAVE_CONNECTIVITY bound to: 1 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_XFER_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_TIMEOUT_CNT_WIDTH bound to: 1 - type: integer 
	Parameter P_FORCE_MAX_XFERS_PER_ARB_ONE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_15_axisc_arb_responder' (5#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:1120]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc' (6#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized0' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_mux_enc__parameterized0' (6#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_15_axisc_register_slice__parameterized1' [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/cd45/hdl/axis_register_slice_v1_1_vl_rfs.v:556]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_15_axisc_register_slice__parameterized1' (6#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/cd45/hdl/axis_register_slice_v1_1_vl_rfs.v:556]
WARNING: [Synth 8-350] instance 'axisc_register_slice_0' of module 'axis_register_slice_v1_1_15_axisc_register_slice' requires 10 connections, but only 9 given [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:1042]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_15_axisc_transfer_mux' (7#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:817]
INFO: [Synth 8-256] done synthesizing module 'axis_switch_v1_1_15_axis_switch' (8#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ipshared/5b68/hdl/axis_switch_v1_1_vl_rfs.v:3087]
INFO: [Synth 8-256] done synthesizing module 'zusys_xbar_0' (9#1) [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_xbar_0/synth/zusys_xbar_0.v:58]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_15_axisc_register_slice__parameterized1 has unconnected port ACLK
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_15_axisc_register_slice__parameterized1 has unconnected port ACLK2X
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_15_axisc_register_slice__parameterized1 has unconnected port ARESET
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_15_axisc_register_slice__parameterized1 has unconnected port ACLKEN
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_mux_enc has unconnected port S[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_arb_responder has unconnected port AXIS_TLAST
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_transfer_mux has unconnected port ARB_SEL[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_transfer_mux has unconnected port mi_enable
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_transfer_mux has unconnected port mi_mux[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_transfer_mux has unconnected port mi_mux[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_transfer_mux has unconnected port mi_mux[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_transfer_mux has unconnected port mi_mux[0]
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_15_axisc_register_slice__parameterized0 has unconnected port ACLK2X
WARNING: [Synth 8-3331] design axis_register_slice_v1_1_15_axisc_register_slice has unconnected port ACLK2X
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_decoder has unconnected port si_mux[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_decoder has unconnected port si_mux[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_decoder has unconnected port si_mux[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_decoder has unconnected port si_mux[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axisc_decoder has unconnected port si_enable[0]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[3]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[2]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[1]
WARNING: [Synth 8-3331] design axis_infrastructure_v1_1_0_util_axis2vector has unconnected port TSTRB[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port arb_gnt[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port arb_gnt[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port arb_sel[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port arb_sel[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_aclk
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_aresetn
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awvalid
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[6]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[5]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[4]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wvalid
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[31]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[30]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[29]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[28]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[27]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[26]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[25]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[24]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[23]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[22]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[21]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[20]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[19]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[18]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[17]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[16]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[15]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[14]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[13]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[12]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[11]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[10]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[9]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[8]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[7]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[6]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[5]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[4]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wdata[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_bready
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_arvalid
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_araddr[6]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_araddr[5]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_araddr[4]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_araddr[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_araddr[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_araddr[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_araddr[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_rready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1386.863 ; gain = 16.531 ; free physical = 3205 ; free virtual = 15206
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1386.863 ; gain = 16.531 ; free physical = 3191 ; free virtual = 15193
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvc900-1-i-es1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_xbar_0/zusys_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.srcs/sources_1/bd/zusys/ip/zusys_xbar_0/zusys_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.runs/zusys_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.runs/zusys_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2086.840 ; gain = 0.000 ; free physical = 708 ; free virtual = 12923
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:42 . Memory (MB): peak = 2086.840 ; gain = 716.508 ; free physical = 752 ; free virtual = 12969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvc900-1-i-es1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:42 . Memory (MB): peak = 2086.840 ; gain = 716.508 ; free physical = 752 ; free virtual = 12969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.runs/zusys_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:42 . Memory (MB): peak = 2086.840 ; gain = 716.508 ; free physical = 753 ; free virtual = 12971
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:42 . Memory (MB): peak = 2086.840 ; gain = 716.508 ; free physical = 725 ; free virtual = 12942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_register_slice_v1_1_15_axisc_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_register_slice_v1_1_15_axisc_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_15_axisc_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axis_switch_v1_1_15_axisc_arb_responder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axis_switch_v1_1_15_axis_switch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port arb_gnt[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port arb_gnt[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port arb_sel[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port arb_sel[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_aclk
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_aresetn
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awvalid
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[6]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[5]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[4]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[3]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[2]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[1]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_awaddr[0]
WARNING: [Synth 8-3331] design axis_switch_v1_1_15_axis_switch has unconnected port s_axi_ctrl_wvalid
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gen_decoder[0].axisc_decoder_0/gen_tdest_routing.busy_r_reg[1]) is unused and will be removed from module axis_switch_v1_1_15_axis_switch.
INFO: [Synth 8-3332] Sequential element (gen_decoder[0].axisc_decoder_0/gen_tdest_routing.busy_r_reg[0]) is unused and will be removed from module axis_switch_v1_1_15_axis_switch.
INFO: [Synth 8-3332] Sequential element (gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r_reg[0]) is unused and will be removed from module axis_switch_v1_1_15_axis_switch.
INFO: [Synth 8-3332] Sequential element (gen_transfer_mux[1].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r_reg[0]) is unused and will be removed from module axis_switch_v1_1_15_axis_switch.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:43 . Memory (MB): peak = 2086.840 ; gain = 716.508 ; free physical = 710 ; free virtual = 12930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:03:08 . Memory (MB): peak = 2503.059 ; gain = 1132.727 ; free physical = 151 ; free virtual = 10990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:03:08 . Memory (MB): peak = 2523.090 ; gain = 1152.758 ; free physical = 131 ; free virtual = 11049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:03:08 . Memory (MB): peak = 2531.098 ; gain = 1160.766 ; free physical = 142 ; free virtual = 11031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:03:10 . Memory (MB): peak = 2531.098 ; gain = 1160.766 ; free physical = 142 ; free virtual = 11010
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:03:10 . Memory (MB): peak = 2531.098 ; gain = 1160.766 ; free physical = 136 ; free virtual = 11010
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:03:10 . Memory (MB): peak = 2531.098 ; gain = 1160.766 ; free physical = 146 ; free virtual = 11046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:03:10 . Memory (MB): peak = 2531.098 ; gain = 1160.766 ; free physical = 149 ; free virtual = 11050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:03:10 . Memory (MB): peak = 2531.098 ; gain = 1160.766 ; free physical = 150 ; free virtual = 11055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:03:10 . Memory (MB): peak = 2531.098 ; gain = 1160.766 ; free physical = 149 ; free virtual = 11055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |    51|
|3     |LUT4 |     8|
|4     |LUT5 |     2|
|5     |LUT6 |    11|
|6     |FDRE |   116|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                                           |Module                                                           |Cells |
+------+-------------------------------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                                                |                                                                 |   189|
|2     |  inst                                                             |axis_switch_v1_1_15_axis_switch                                  |   189|
|3     |    \gen_decoder[0].axisc_decoder_0                                |axis_switch_v1_1_15_axisc_decoder                                |   187|
|4     |      \gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0  |axis_register_slice_v1_1_15_axisc_register_slice                 |   163|
|5     |      \gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1  |axis_register_slice_v1_1_15_axisc_register_slice__parameterized0 |    23|
+------+-------------------------------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:03:10 . Memory (MB): peak = 2531.098 ; gain = 1160.766 ; free physical = 147 ; free virtual = 11056
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:02:20 . Memory (MB): peak = 2531.098 ; gain = 460.789 ; free physical = 149 ; free virtual = 11080
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:03:10 . Memory (MB): peak = 2531.105 ; gain = 1160.766 ; free physical = 148 ; free virtual = 11080
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:03:13 . Memory (MB): peak = 2546.098 ; gain = 1175.766 ; free physical = 2753 ; free virtual = 13942
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/matt/Git/dma_issue_demonstrator/te0808_project/te0808_project.runs/zusys_xbar_0_synth_1/zusys_xbar_0.dcp' has been generated.
