INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/16346/Led/Led.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/16346/Led/Led.srcs/sim_1/new/led_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_sim
