#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021f281ba000 .scope module, "tb_PULSE_GEN" "tb_PULSE_GEN" 2 3;
 .timescale -9 -12;
v0000021f281bc090_0 .var "CLK", 0 0;
v0000021f281bc130_0 .var "LVL_SIG", 0 0;
v0000021f281bc1d0_0 .net "PULSE_SIG", 0 0, v0000021f28242ee0_0;  1 drivers
v0000021f281bc270_0 .var "RST", 0 0;
S_0000021f28242b70 .scope module, "uut" "PULSE_GEN" 2 11, 3 1 0, S_0000021f281ba000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "LVL_SIG";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "PULSE_SIG";
v0000021f28242d00_0 .net "CLK", 0 0, v0000021f281bc090_0;  1 drivers
v0000021f28242da0_0 .net "LVL_SIG", 0 0, v0000021f281bc130_0;  1 drivers
v0000021f28242e40_0 .var "PREV", 0 0;
v0000021f28242ee0_0 .var "PULSE_SIG", 0 0;
v0000021f28242f80_0 .net "RST", 0 0, v0000021f281bc270_0;  1 drivers
E_0000021f2827a9b0/0 .event negedge, v0000021f28242f80_0;
E_0000021f2827a9b0/1 .event posedge, v0000021f28242d00_0;
E_0000021f2827a9b0 .event/or E_0000021f2827a9b0/0, E_0000021f2827a9b0/1;
    .scope S_0000021f28242b70;
T_0 ;
    %wait E_0000021f2827a9b0;
    %load/vec4 v0000021f28242f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f28242e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021f28242ee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021f28242da0_0;
    %assign/vec4 v0000021f28242e40_0, 0;
    %load/vec4 v0000021f28242da0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0000021f28242e40_0;
    %nor/r;
    %and;
T_0.2;
    %assign/vec4 v0000021f28242ee0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021f281ba000;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f281bc090_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000021f281ba000;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000021f281bc090_0;
    %inv;
    %store/vec4 v0000021f281bc090_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021f281ba000;
T_3 ;
    %vpi_call 2 24 "$dumpfile", "PULSE_GEN.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f281bc270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f281bc270_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 110000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f281bc130_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000021f281ba000;
T_4 ;
    %vpi_call 2 56 "$monitor", "Time=%0t | CLK=%b | RST=%b | LVL_SIG=%b | PULSE_SIG=%b", $time, v0000021f281bc090_0, v0000021f281bc270_0, v0000021f281bc130_0, v0000021f281bc1d0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "PULSE_GEN_tb.v";
    "./PULSE_GEN.v";
