{"vcs1":{"timestamp_begin":1745744481.259141378, "rt":0.81, "ut":0.17, "st":0.32}}
{"vcselab":{"timestamp_begin":1745744482.166910683, "rt":0.95, "ut":0.28, "st":0.48}}
{"link":{"timestamp_begin":1745744483.191346436, "rt":3.38, "ut":0.11, "st":2.94}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745744480.490602544}
{"VCS_COMP_START_TIME": 1745744480.490602544}
{"VCS_COMP_END_TIME": 1745744487.069063161}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all +lint=noVCDE +warn=all -j64 -timescale=1ns/1ps +v2k -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_primitives.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/220model.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/sgate.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_mf.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/cyclonev_atoms.v -o simv i2c.sv i2c_test.sv"}
{"vcs1": {"peak_mem": 618118}}
{"stitch_vcselab": {"peak_mem": 618191}}
