AR plasma logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma.vhd sub00/vhpl37 1494852467
EN pc_next NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pc_next.vhd sub00/vhpl04 1494852434
EN reg_bank NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/reg_bank.vhd sub00/vhpl10 1494852440
EN bus_mux NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/bus_mux.vhd sub00/vhpl12 1494852442
EN ddr_ctrl_top NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl_top.vhd sub00/vhpl38 1494852468
AR ddr_ctrl_top logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl_top.vhd sub00/vhpl39 1494852469
AR shifter logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/shifter.vhd sub00/vhpl17 1494852447
EN mult NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mult.vhd sub00/vhpl18 1494852448
EN clk_gen NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/clk_gen.vhd sub00/vhpl34 1494852464
EN ddr_init NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_init.vhd sub00/vhpl22 1494852452
AR mlite_cpu logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_cpu.vhd sub00/vhpl27 1494852457
EN plasma NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma.vhd sub00/vhpl36 1494852466
AR control logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/control.vhd sub00/vhpl09 1494852439
EN ddr_ctrl NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl.vhd sub00/vhpl24 1494852454
AR alu logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/alu.vhd sub00/vhpl15 1494852445
AR cache logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache.vhd sub00/vhpl29 1494852459
EN boot_ram NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/boot_ram.vhd sub00/vhpl30 1494852460
AR cache_ram logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache_ram.vhd sub00/vhpl03 1494852433
EN mem_ctrl NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mem_ctrl.vhd sub00/vhpl06 1494852436
AR bus_mux logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/bus_mux.vhd sub00/vhpl13 1494852443
AR ddr_init logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_init.vhd sub00/vhpl23 1494852453
EN cache NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache.vhd sub00/vhpl28 1494852458
EN mlite_cpu NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_cpu.vhd sub00/vhpl26 1494852456
EN shifter NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/shifter.vhd sub00/vhpl16 1494852446
EN top_ml410 NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/top_ml410.vhd sub00/vhpl42 1494852472
AR reg_bank ram_block /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/reg_bank.vhd sub00/vhpl11 1494852441
EN cache_ram NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache_ram.vhd sub00/vhpl02 1494852432
AR plasma_top logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma_top.vhd sub00/vhpl41 1494852471
AR mem_ctrl logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mem_ctrl.vhd sub00/vhpl07 1494852437
EN control NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/control.vhd sub00/vhpl08 1494852438
AR top_ml410 logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/top_ml410.vhd sub00/vhpl43 1494852473
AR clk_gen logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/clk_gen.vhd sub00/vhpl35 1494852465
AR ddr_ctrl logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl.vhd sub00/vhpl25 1494852455
PB mlite_pack mlite_pack /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_pack.vhd sub00/vhpl01 1494852431
AR pipeline logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pipeline.vhd sub00/vhpl21 1494852451
AR mult logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mult.vhd sub00/vhpl19 1494852449
EN uart NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/uart.vhd sub00/vhpl32 1494852462
EN pipeline NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pipeline.vhd sub00/vhpl20 1494852450
AR uart logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/uart.vhd sub00/vhpl33 1494852463
EN plasma_top NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma_top.vhd sub00/vhpl40 1494852470
AR pc_next logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pc_next.vhd sub00/vhpl05 1494852435
EN alu NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/alu.vhd sub00/vhpl14 1494852444
AR boot_ram logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/boot_ram.vhd sub00/vhpl31 1494852461
PH mlite_pack NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_pack.vhd sub00/vhpl00 1494852430
