Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: pacman_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pacman_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pacman_top"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : pacman_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\jammaZX1\arcades\pacman\pacman\rtl\synchro.v" into library work
Parsing module <synchro>.
WARNING:HDLCompiler:924 - "E:\jammaZX1\arcades\pacman\pacman\rtl\synchro.v" Line 87: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "E:\jammaZX1\arcades\pacman\pacman\rtl\synchro.v" Line 82: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "E:\jammaZX1\arcades\pacman\pacman\rtl\synchro.v" Line 83: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "E:\jammaZX1\arcades\pacman\pacman\rtl\synchro.v" Line 84: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "E:\jammaZX1\arcades\pacman\pacman\rtl\synchro.v" Line 85: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "E:\jammaZX1\arcades\pacman\pacman\rtl\synchro.v" Line 86: Attribute target identifier fda not found in this scope
Analyzing Verilog file "E:\jammaZX1\arcades\pacman\pacman\rtl\multiboot_1x.v" into library work
Parsing module <multiboot>.
Parsing module <multiboot_spartan6>.
Analyzing Verilog file "E:\jammaZX1\arcades\pacman\pacman\rtl\modulo_top_lx25.v" into library work
Parsing module <pacman_top>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_Pack.vhd" into library work
Parsing package <T80_Pack>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" into library work
Parsing entity <T80_Reg>.
Parsing architecture <rtl> of entity <t80_reg>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_MCode.vhd" into library work
Parsing entity <T80_MCode>.
Parsing architecture <rtl> of entity <t80_mcode>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_ALU.vhd" into library work
Parsing entity <T80_ALU>.
Parsing architecture <rtl> of entity <t80_alu>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pkg_pacman.vhd" into library work
Parsing package <pkg_pacman>.
Parsing package body <pkg_pacman>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80.vhd" into library work
Parsing entity <T80>.
Parsing architecture <rtl> of entity <t80>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_mul4.vhd" into library work
Parsing entity <PACMAN_MUL_PARTIAL>.
Parsing architecture <RTL> of entity <pacman_mul_partial>.
Parsing entity <PACMAN_MUL4>.
Parsing architecture <RTL> of entity <pacman_mul4>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\build\prom7_dst.vhd" into library work
Parsing entity <PROM7_DST>.
Parsing architecture <RTL> of entity <prom7_dst>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\build\prom4_dst.vhd" into library work
Parsing entity <PROM4_DST>.
Parsing architecture <RTL> of entity <prom4_dst>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\build\prom1_dst.vhd" into library work
Parsing entity <PROM1_DST>.
Parsing architecture <RTL> of entity <prom1_dst>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\build\gfx1.vhd" into library work
Parsing entity <GFX1>.
Parsing architecture <RTL> of entity <gfx1>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80sed.vhd" into library work
Parsing entity <T80sed>.
Parsing architecture <rtl> of entity <t80sed>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_video.vhd" into library work
Parsing entity <PACMAN_VIDEO>.
Parsing architecture <RTL> of entity <pacman_video>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_rams.vhd" into library work
Parsing entity <PACMAN_RAMS>.
Parsing architecture <RTL> of entity <pacman_rams>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_debounce.vhd" into library work
Parsing entity <PACMAN_DEBOUNCE>.
Parsing architecture <RTL> of entity <pacman_debounce>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_dblscan.vhd" into library work
Parsing entity <VGA_SCANDBL>.
Parsing architecture <RTL> of entity <vga_scandbl>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_audio.vhd" into library work
Parsing entity <PACMAN_AUDIO>.
Parsing architecture <RTL> of entity <pacman_audio>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\dac.vhd" into library work
Parsing entity <dac>.
Parsing architecture <rtl> of entity <dac>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\keyb\ps2_intf.vhd" into library work
Parsing entity <ps2_intf>.
Parsing architecture <ps2_intf_arch> of entity <ps2_intf>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\build\rom0.vhd" into library work
Parsing entity <ROM_PGM_0>.
Parsing architecture <RTL> of entity <rom_pgm_0>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd" into library work
Parsing entity <PACMAN>.
Parsing architecture <RTL> of entity <pacman>.
WARNING:HDLCompiler:946 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd" Line 325: Actual for formal port reset_n is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd" Line 327: Actual for formal port clken is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd" Line 505: Actual for formal port we is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd" Line 557: Actual for formal port scanlines is neither a static name nor a globally static expression
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\keyb\keyboard.vhd" into library work
Parsing entity <keyboard>.
Parsing architecture <rtl> of entity <keyboard>.
Parsing VHDL file "E:\jammaZX1\arcades\pacman\pacman\rtl\i2s\audio_i2s.vhd" into library work
Parsing entity <dac_if>.
Parsing architecture <Behavioral> of entity <dac_if>.
Parsing entity <audio_top>.
Parsing architecture <Behavioral> of entity <audio_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pacman_top>.

Elaborating module <BUFG>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=20,CLKFBOUT_MULT=20,CLKOUT0_DIVIDE=4,CLKOUT1_DIVIDE=41,CLKOUT2_DIVIDE=20,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.
WARNING:HDLCompiler:1127 - "E:\jammaZX1\arcades\pacman\pacman\rtl\modulo_top_lx25.v" Line 85: Assignment to pclkx10 ignored, since the identifier is never used

Elaborating module <synchro(INITIALIZE="LOGIC1")>.

Elaborating module <FDP>.
WARNING:HDLCompiler:1127 - "E:\jammaZX1\arcades\pacman\pacman\rtl\modulo_top_lx25.v" Line 88: Assignment to reset ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\jammaZX1\arcades\pacman\pacman\rtl\modulo_top_lx25.v" Line 97: Assignment to pm_reset ignored, since the identifier is never used
Going to vhdl side to elaborate module PACMAN

Elaborating entity <PACMAN> (architecture <RTL>) with generics from library <work>.

Elaborating entity <T80sed> (architecture <rtl>) from library <work>.

Elaborating entity <T80> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_MCode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_ALU> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_Reg> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:89 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" Line 87: <ram16x1d> remains a black-box since it has no binding entity.

Elaborating entity <PACMAN_RAMS> (architecture <RTL>) from library <work>.

Elaborating entity <ROM_PGM_0> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "E:\jammaZX1\arcades\pacman\pacman\build\rom0.vhd" Line 113: <ramb16_s1> remains a black-box since it has no binding entity.

Elaborating entity <PACMAN_VIDEO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <GFX1> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "E:\jammaZX1\arcades\pacman\pacman\build\gfx1.vhd" Line 113: <ramb16_s2> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_video.vhd" Line 203. Case statement is complete. others clause is never selected

Elaborating entity <PROM4_DST> (architecture <RTL>) from library <work>.

Elaborating entity <PROM7_DST> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:634 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_video.vhd" Line 116: Net <ram_parity[0]> does not have a driver.

Elaborating entity <VGA_SCANDBL> (architecture <RTL>) from library <work>.

Elaborating entity <PACMAN_AUDIO> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_audio.vhd" Line 180. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_audio.vhd" Line 193. Case statement is complete. others clause is never selected

Elaborating entity <PROM1_DST> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:89 - "E:\jammaZX1\arcades\pacman\pacman\build\prom1_dst.vhd" Line 122: <ramb16_s9> remains a black-box since it has no binding entity.

Elaborating entity <PACMAN_MUL4> (architecture <RTL>) from library <work>.

Elaborating entity <PACMAN_MUL_PARTIAL> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_mul4.vhd" Line 83. Case statement is complete. others clause is never selected

Elaborating entity <dac> (architecture <rtl>) with generics from library <work>.

Elaborating entity <PACMAN_DEBOUNCE> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:634 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd" Line 104: Net <reset> does not have a driver.
WARNING:HDLCompiler:634 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd" Line 142: Net <program_rom_dinh[7]> does not have a driver.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module keyboard

Elaborating entity <keyboard> (architecture <rtl>) from library <work>.

Elaborating entity <ps2_intf> (architecture <ps2_intf_arch>) with generics from library <work>.
Back to verilog to continue elaboration

Elaborating module <multiboot>.
WARNING:HDLCompiler:872 - "E:\jammaZX1\arcades\pacman\pacman\rtl\multiboot_1x.v" Line 6: Using initial value of spi_addr since it is never assigned
WARNING:HDLCompiler:1016 - "E:\jammaZX1\arcades\pacman\pacman\rtl\multiboot_1x.v" Line 43: Port BUSY is not connected to this instance

Elaborating module <multiboot_spartan6>.

Elaborating module <ICAP_SPARTAN6>.
Going to vhdl side to elaborate module audio_top

Elaborating entity <audio_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <dac_if> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pacman_top>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\modulo_top_lx25.v".
WARNING:Xst:647 - Input <sram_data<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\modulo_top_lx25.v" line 88: Output port <sync> of the instance <synchro_reset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\modulo_top_lx25.v" line 183: Output port <O_BLANKING> of the instance <pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\modulo_top_lx25.v" line 183: Output port <JOYSTICK_A_GND> of the instance <pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\modulo_top_lx25.v" line 183: Output port <JOYSTICK_B_GND> of the instance <pm> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\modulo_top_lx25.v" line 232: Output port <dac_MCLK> of the instance <audio_i2s> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <delay_count>.
    Found 1-bit register for signal <JOY_LOAD>.
    Found 5-bit register for signal <joy_count>.
    Found 1-bit register for signal <joystick1<11>>.
    Found 1-bit register for signal <joy1<9>>.
    Found 1-bit register for signal <joy1<8>>.
    Found 1-bit register for signal <joy1<5>>.
    Found 1-bit register for signal <joy1<4>>.
    Found 1-bit register for signal <joy1<3>>.
    Found 1-bit register for signal <joy1<2>>.
    Found 1-bit register for signal <joy1<1>>.
    Found 1-bit register for signal <joy1<0>>.
    Found 1-bit register for signal <joystick2<11>>.
    Found 1-bit register for signal <joy2<9>>.
    Found 1-bit register for signal <joy2<8>>.
    Found 1-bit register for signal <joy2<5>>.
    Found 1-bit register for signal <joy2<4>>.
    Found 1-bit register for signal <joy2<3>>.
    Found 1-bit register for signal <joy2<2>>.
    Found 1-bit register for signal <joy2<1>>.
    Found 1-bit register for signal <joy2<0>>.
    Found 8-bit adder for signal <delay_count[7]_GND_1_o_add_0_OUT> created at line 102.
    Found 5-bit adder for signal <joy_count[4]_GND_1_o_add_9_OUT> created at line 148.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <pacman_top> synthesized.

Synthesizing Unit <synchro>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\synchro.v".
        INITIALIZE = "LOGIC1"
    Summary:
	no macro.
Unit <synchro> synthesized.

Synthesizing Unit <PACMAN>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd".
        eight_sprites = false
WARNING:Xst:647 - Input <I_TABLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scanSW<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scanSW<10:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <resetKey> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd" line 323: Output port <WR_n> of the instance <u_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd" line 323: Output port <HALT_n> of the instance <u_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman.vhd" line 323: Output port <BUSAK_n> of the instance <u_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <program_rom_dinh> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 9-bit register for signal <vcnt>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vblank>.
    Found 1-bit register for signal <cpu_int_l>.
    Found 4-bit register for signal <watchdog_cnt>.
    Found 1-bit register for signal <watchdog_reset_l>.
    Found 8-bit register for signal <cpu_vec_reg>.
    Found 8-bit register for signal <sync_bus_reg>.
    Found 8-bit register for signal <control_reg>.
    Found 3-bit register for signal <O_VIDEO_R>.
    Found 3-bit register for signal <O_VIDEO_G>.
    Found 3-bit register for signal <O_VIDEO_B>.
    Found 1-bit register for signal <O_HSYNC>.
    Found 1-bit register for signal <O_VSYNC>.
    Found 1-bit register for signal <O_BLANKING>.
    Found 8-bit register for signal <in0_reg>.
    Found 8-bit register for signal <in1_reg>.
    Found 8-bit register for signal <dipsw1_reg>.
    Found 9-bit register for signal <hcnt>.
    Found 9-bit adder for signal <hcnt[8]_GND_14_o_add_3_OUT> created at line 234.
    Found 9-bit adder for signal <vcnt[8]_GND_14_o_add_6_OUT> created at line 242.
    Found 4-bit adder for signal <watchdog_cnt[3]_GND_14_o_add_22_OUT> created at line 311.
    Found 8-bit 4-to-1 multiplexer for signal <rams_data_out[7]_program_rom_dinl[7]_mux_58_OUT> created at line 438.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <PACMAN> synthesized.

Synthesizing Unit <T80sed>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80sed.vhd".
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80sed.vhd" line 110: Output port <IntE> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80sed.vhd" line 110: Output port <Stop> of the instance <u0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <WR_n>.
    Found 1-bit register for signal <IORQ_n>.
    Found 1-bit register for signal <MREQ_n>.
    Found 1-bit register for signal <RD_n>.
    Found 8-bit register for signal <DI_Reg>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <T80sed> synthesized.

Synthesizing Unit <T80>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80.vhd".
        Mode = 0
        IOWait = 1
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 1-bit register for signal <RFSH_n>.
    Found 1-bit register for signal <M1_n>.
    Found 1-bit register for signal <Alternate>.
    Found 1-bit register for signal <Arith16_r>.
    Found 1-bit register for signal <BTR_r>.
    Found 1-bit register for signal <Z16_r>.
    Found 1-bit register for signal <Save_ALU_r>.
    Found 1-bit register for signal <PreserveC_r>.
    Found 1-bit register for signal <XY_Ind>.
    Found 1-bit register for signal <BusReq_s>.
    Found 1-bit register for signal <INT_s>.
    Found 1-bit register for signal <NMI_s>.
    Found 1-bit register for signal <Halt_FF>.
    Found 1-bit register for signal <BusAck>.
    Found 1-bit register for signal <NMICycle>.
    Found 1-bit register for signal <IntCycle>.
    Found 1-bit register for signal <IntE_FF1>.
    Found 1-bit register for signal <IntE_FF2>.
    Found 1-bit register for signal <No_BTR>.
    Found 1-bit register for signal <Auto_Wait_t1>.
    Found 1-bit register for signal <Auto_Wait_t2>.
    Found 16-bit register for signal <SP>.
    Found 8-bit register for signal <F>.
    Found 8-bit register for signal <Ap>.
    Found 8-bit register for signal <Fp>.
    Found 8-bit register for signal <ACC>.
    Found 16-bit register for signal <A>.
    Found 16-bit register for signal <TmpAddr>.
    Found 16-bit register for signal <PC>.
    Found 8-bit register for signal <IR>.
    Found 8-bit register for signal <DO>.
    Found 8-bit register for signal <I>.
    Found 8-bit register for signal <R>.
    Found 2-bit register for signal <ISet>.
    Found 2-bit register for signal <XY_State>.
    Found 2-bit register for signal <IStatus>.
    Found 3-bit register for signal <MCycles>.
    Found 3-bit register for signal <TState>.
    Found 3-bit register for signal <Pre_XY_F_M>.
    Found 5-bit register for signal <Read_To_Reg_r>.
    Found 4-bit register for signal <ALU_Op_r>.
    Found 3-bit register for signal <MCycle>.
    Found 3-bit register for signal <RegAddrA_r>.
    Found 3-bit register for signal <RegAddrB_r>.
    Found 3-bit register for signal <RegAddrC>.
    Found 1-bit register for signal <IncDecZ>.
    Found 16-bit register for signal <RegBusA_r>.
    Found 8-bit register for signal <BusB>.
    Found 8-bit register for signal <BusA>.
    Found 7-bit adder for signal <R[6]_GND_17_o_add_15_OUT> created at line 1241.
    Found 16-bit adder for signal <TmpAddr[15]_GND_17_o_add_46_OUT> created at line 1241.
    Found 16-bit adder for signal <PC[15]_DI_Reg[7]_add_69_OUT> created at line 565.
    Found 16-bit adder for signal <PC[15]_GND_17_o_add_70_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusC[15]_DI_Reg[7]_add_81_OUT> created at line 578.
    Found 16-bit adder for signal <SP[15]_GND_17_o_add_88_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusA[15]_GND_17_o_add_214_OUT> created at line 1253.
    Found 3-bit adder for signal <Pre_XY_F_M[2]_GND_17_o_add_265_OUT> created at line 1241.
    Found 3-bit adder for signal <MCycle[2]_GND_17_o_add_270_OUT> created at line 1241.
    Found 3-bit adder for signal <TState[2]_GND_17_o_add_278_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_17_o_GND_17_o_sub_74_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_17_o_GND_17_o_sub_88_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <RegBusA[15]_GND_17_o_sub_216_OUT<15:0>> created at line 1320.
    Found 16-bit 7-to-1 multiplexer for signal <Set_Addr_To[2]_PC[15]_wide_mux_48_OUT> created at line 485.
    Found 8-bit 3-to-1 multiplexer for signal <Special_LD[1]_ACC[7]_wide_mux_110_OUT> created at line 614.
    Found 8-bit 11-to-1 multiplexer for signal <Set_BusB_To[3]_X_17_o_wide_mux_242_OUT> created at line 857.
    Found 8-bit 3-to-1 multiplexer for signal <_n1654> created at line 614.
    Found 3-bit comparator equal for signal <T_Res> created at line 345
    Found 3-bit comparator equal for signal <MCycles[2]_MCycle[2]_equal_267_o> created at line 1037
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 230 Multiplexer(s).
Unit <T80> synthesized.

Synthesizing Unit <T80_MCode>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_MCode.vhd".
        Mode = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
WARNING:Xst:647 - Input <F<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <F<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x25-bit Read Only RAM for signal <_n2093>
    Found 1-bit 8-to-1 multiplexer for signal <IR[5]_F[7]_Mux_192_o> created at line 176.
    Found 4-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_462_OUT> created at line 253.
    Found 4-bit 3-to-1 multiplexer for signal <Set_BusA_To> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Reg> created at line 253.
    Found 3-bit 3-to-1 multiplexer for signal <MCycles> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_Mux_467_o> created at line 253.
    Found 3-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_468_OUT> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Write> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Acc> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <LDZ> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <LDW> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Inc_WZ> created at line 253.
    Found 3-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_474_OUT> created at line 253.
    Found 4-bit 3-to-1 multiplexer for signal <IncDec_16> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Save_ALU> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <PreserveC> created at line 253.
    Found 4-bit 3-to-1 multiplexer for signal <ALU_Op> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <Jump> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_Mux_490_o> created at line 253.
    Found 1-bit 3-to-1 multiplexer for signal <IORQ> created at line 253.
    Summary:
	inferred   1 RAM(s).
	inferred 383 Multiplexer(s).
Unit <T80_MCode> synthesized.

Synthesizing Unit <T80_ALU>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_ALU.vhd".
        Mode = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 6-bit adder for signal <n0124> created at line 116.
    Found 5-bit adder for signal <n0123> created at line 116.
    Found 3-bit adder for signal <n0122> created at line 116.
    Found 9-bit adder for signal <GND_19_o_GND_19_o_add_21_OUT> created at line 1241.
    Found 9-bit adder for signal <GND_19_o_GND_19_o_add_24_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_19_o_GND_19_o_sub_29_OUT<7:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_32_OUT<8:0>> created at line 1308.
    Found 8-bit 8-to-1 multiplexer for signal <IR[5]_GND_19_o_wide_mux_42_OUT> created at line 309.
    Found 5-bit comparator greater for signal <GND_19_o_GND_19_o_LessThan_24_o> created at line 235
    Found 4-bit comparator greater for signal <PWR_19_o_BusA[3]_LessThan_27_o> created at line 240
    Found 4-bit comparator greater for signal <GND_19_o_BusA[3]_LessThan_28_o> created at line 241
    Found 8-bit comparator greater for signal <PWR_19_o_BusA[7]_LessThan_31_o> created at line 246
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <T80_ALU> synthesized.

Synthesizing Unit <T80_Reg>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd".
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[0].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[0].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[1].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[1].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[2].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[2].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[3].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[3].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[4].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[4].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[5].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[5].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[6].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[6].Reg2L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 144: Output port <SPO> of the instance <bG1[7].Reg2H> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\T80\T80_RegX.vhd" line 159: Output port <SPO> of the instance <bG1[7].Reg2L> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <T80_Reg> synthesized.

Synthesizing Unit <PACMAN_RAMS>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_rams.vhd".
    Summary:
	no macro.
Unit <PACMAN_RAMS> synthesized.

Synthesizing Unit <ROM_PGM_0>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\build\rom0.vhd".
    Set property "INIT_00 = 9797979349294A02942528493FE22AAA6AAAAA712E050080A16135DFDEA3B3FD" for instance <rom0.inst>.
    Set property "INIT_01 = 210130DF1E20023FBA010DB67915D4929A4CC000CE6575AA0AA098CE19679797" for instance <rom0.inst>.
    Set property "INIT_02 = B4E1150552009416A045530284C0AA502861184C1B6A126C39272882019A4C9B" for instance <rom0.inst>.
    Set property "INIT_03 = F336492C92A3A8EDD893242211518A8C7473A39127F6F4ADF0521F62B642CFA8" for instance <rom0.inst>.
    Set property "INIT_04 = 8454F77EE5B7DE7BFDF79EBF79E7BFDE79EBE12ED77000888888888888C44091" for instance <rom0.inst>.
    Set property "INIT_05 = D7780F5FBFC804C965E135DA64D4449A9B06CB0F616C3FDE7D6DBB4959FE610A" for instance <rom0.inst>.
    Set property "INIT_06 = 000000088A288D162202DB9B9412B26B27D8093E3684542D88C102143D94A466" for instance <rom0.inst>.
    Set property "INIT_07 = 51555DD75D15754D35F17499A1F753B9DD4EE6753B9D365994F97F9C9EC09000" for instance <rom0.inst>.
    Set property "INIT_08 = 659EDC202C2305140892CD7111149213D6021414004400057695959594D30D35" for instance <rom0.inst>.
    Set property "INIT_09 = 224898811188A281205D204965B67D892006252311BC8A08A3499514502C565D" for instance <rom0.inst>.
    Set property "INIT_0A = 94964CF5830DB364F649332D880317301810AAAAAAAACB301000189DF5B34000" for instance <rom0.inst>.
    Set property "INIT_0B = 32CEB30C80AF6ED6AB76B4F59BF6B75FB5A7AEDBB5AADDAD3D66FDADD7ED69EB" for instance <rom0.inst>.
    Set property "INIT_0C = A6B624B0A26D437EE1BBDA1088569484961049286FC62632202E41006800FAEA" for instance <rom0.inst>.
    Set property "INIT_0D = DA86FF81B621BF96C377B42120B4A424B0E249437FE18D261B7D4F0DDC98C486" for instance <rom0.inst>.
    Set property "INIT_0E = 118A45809C2288D40031DE781E0781E000C6EEDF33A7B332B332802F5B125844" for instance <rom0.inst>.
    Set property "INIT_0F = 0000000000000000000000000000000000000000000000000B6DB6DA4ECDC897" for instance <rom0.inst>.
    Set property "INIT_10 = A4E8C49286FEA665BCEE8CA380CEEC63CC718BACBA87AE967F6B0924B9CA2E19" for instance <rom0.inst>.
    Set property "INIT_11 = 7B89B50DFDCCC7F4992D18D210DFD449286FEA665F36E8C4DA86FEE663A54D37" for instance <rom0.inst>.
    Set property "INIT_12 = 9373DC3814484F4677755552AA9D4E9D145D504A5454BA70A3DE6DDAD18DB61B" for instance <rom0.inst>.
    Set property "INIT_13 = 27FBB8C0B53249B376D9376D935BA534FB22EE4EEE11E04F8D0F8D0B890B890B" for instance <rom0.inst>.
    Set property "INIT_14 = 9F7E3EFC7DF8FBF1B7E36FC32A282FDF1FBE3F7C7EF8DDF1BBE40714572B88F6" for instance <rom0.inst>.
    Set property "INIT_15 = 000164220408102045D775873B2E31DD61CECB8C1B6C28A6AC312D60A44CD99B" for instance <rom0.inst>.
    Set property "INIT_16 = 8A00005E05A398CC662918C462316AB1CE64722294A3234414A55B6D24888800" for instance <rom0.inst>.
    Set property "INIT_17 = 6E2659DB899776E2659DB899758319491754D7473D673D773D673D7784417C11" for instance <rom0.inst>.
    Set property "INIT_18 = D9303FBA418D6B041A028592A76432C10680A1A724975102A32635464C59A5FF" for instance <rom0.inst>.
    Set property "INIT_19 = DD0F8713107B49524E3A66186227F18F989DFB1761BB9264A2945B640EE8A516" for instance <rom0.inst>.
    Set property "INIT_1A = 9624962494490D53BBBA22227274D34D34B61B9BB92486EDC60588282B5AD04D" for instance <rom0.inst>.
    Set property "INIT_1B = A302C714D55464CAA8C9932AA3264EAA8C993AAA3264E3F363271DD3D8EBC824" for instance <rom0.inst>.
    Set property "INIT_1C = 0DDF7030B191316E0A0AAA32635464C58D5193161B9CB7186EE4921BB260632B" for instance <rom0.inst>.
    Set property "INIT_1D = 2DC61BB92486EE9819CEE8D0B5C535551932AA3264EAA8C9938FCC538C377B49" for instance <rom0.inst>.
    Set property "INIT_1E = BC20444194F3E30DDED24377DC0C2C6444598282AA8C98D51931635464C586E7" for instance <rom0.inst>.
    Set property "INIT_1F = C00000000000000000000000039009E339662013847AEE40278CE598804E11EB" for instance <rom0.inst>.
    Set property "INIT_20 = 90E91A0617742BC23287640ED650CE054AC21D68872FCC2AAA44F9FA7FCCF6C9" for instance <rom0.inst>.
    Set property "INIT_21 = 0AD3D1091E8DD34900103CB6A261427CA794EF24E04C2784BB498DD152E3A8E8" for instance <rom0.inst>.
    Set property "INIT_22 = 48971A4A829D6215A3744A0A0C42B468A8E89C38D68E886BA4DA3A258D146243" for instance <rom0.inst>.
    Set property "INIT_23 = 9921D11CA0645155FA1717F8045A114802381887C327420A8819410440230C4C" for instance <rom0.inst>.
    Set property "INIT_24 = C22E91921061236B5293739E8903CCDAD4A49CE19207997EBE6DF72133327324" for instance <rom0.inst>.
    Set property "INIT_25 = 93C964B2391C8E4BA1D1E8F47A1861861854BBBBBB222222758B7DDD6FB3A36E" for instance <rom0.inst>.
    Set property "INIT_26 = BC90B288E228B17A64AE1C6EA2C99649243D2C33164924924BB6D2486490E190" for instance <rom0.inst>.
    Set property "INIT_27 = A0BD92C9AFE7DE4A64A1BDD2E9F3FA5FA509EC967CC95C940C9E4A8B0B772B2D" for instance <rom0.inst>.
    Set property "INIT_28 = B25970774BA74BA15D92C992C85674BA74BA15D92C992C85674BBE066DFF4B74" for instance <rom0.inst>.
    Set property "INIT_29 = B22C27D3B9E81FF6B8E7EDDFC070C63DBCF8D73E3FF5203CD7B9FCF1325935F7" for instance <rom0.inst>.
    Set property "INIT_2A = CD34D864F2E0B48FBDB556D67EE11EF2BFC79DFF40C1A1081D3CCFB5624F9505" for instance <rom0.inst>.
    Set property "INIT_2B = DA024279E7AAB4401F00C4A1F6D7FF7F032742EA7E01446294D80550004A5451" for instance <rom0.inst>.
    Set property "INIT_2C = 5CE811A67508D33A6CE24DBDD85C77425B3F3E6AFD3F865F7A68AE2E2B7C5638" for instance <rom0.inst>.
    Set property "INIT_2D = A29A483050BDA8F6EE05B6B800007FFB62BA9CCDD33B0C98AAE74533AA99DA23" for instance <rom0.inst>.
    Set property "INIT_2E = 7F8FFBBF0A5D362F9ADD2E3BF686E359E648D6C7BF5971A7FCF5D33B0EA2A2A2" for instance <rom0.inst>.
    Set property "INIT_2F = 400000000000000002B33F5D4FD75375D4FD753EB53FFC850FA58576EEEEEEEB" for instance <rom0.inst>.
    Set property "INIT_30 = 0D31030008032003A6AE45191E25EF5596E1F897BD56E1D59F4251082B089A09" for instance <rom0.inst>.
    Set property "INIT_31 = 9215E0E8022044088150A3008C4208A8A71DD040404E007FCEE8200650214127" for instance <rom0.inst>.
    Set property "INIT_32 = 1DA91D00182051EA0190C1604CC00026535CEF964789DC600CA0C1158085921B" for instance <rom0.inst>.
    Set property "INIT_33 = 41F9FDFFD114662E62C444019F8BF1500C22E7A8001F188B89414787A2FAB333" for instance <rom0.inst>.
    Set property "INIT_34 = 00000101F4516E00000000020000000C0000009001000000001C550467F2AF15" for instance <rom0.inst>.
    Set property "INIT_35 = 33FFFFFF4927D3A76F400000000090080C30030E00007000024803C3EFF00000" for instance <rom0.inst>.
    Set property "INIT_36 = DCF5D4000235F017FDF55DFDBD74FA4927FFFFFE633EE74E9FDF07F7DD3A7DC6" for instance <rom0.inst>.
    Set property "INIT_37 = AE6540B4023E6A177028E9388E90A61F61D4F1F1C000F4E0F8C5C2ABDCD1393D" for instance <rom0.inst>.
    Set property "INIT_38 = 751D4741D0761D07C7FEC1FEB87FAA5FFF2EA97A41E9077D3B49DF6EDDBF705A" for instance <rom0.inst>.
    Set property "INIT_39 = A7569DF6EFDB81CCCE4A77D3B53D1A9C06193D507672AAE4E551D9E029F2F9D4" for instance <rom0.inst>.
    Set property "INIT_3A = A1958850FFF50078F001FEF17C3DDFBF800F00001E3FBFD50FFA87F6A5FBF2EF" for instance <rom0.inst>.
    Set property "INIT_3B = 4DCDE4264B944EB0BA0124C521442424000000000C000C004C4100000AA0A803" for instance <rom0.inst>.
    Set property "INIT_3C = 00000000122AA2D351A6A54D4772AA884128A21031C44411114A522294A44529" for instance <rom0.inst>.
    Set property "INIT_3D = FFF1C01BFFEB8AA70F470D6E26AE349C5B1CD1B8D6BFD76337FAEC64B4023E6A" for instance <rom0.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000077D38027FFC7006FFFAE009" for instance <rom0.inst>.
    Set property "INIT_3F = D000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_00 = ADE5ADE0024FDF5FBE9F7D00802643334CCCCC29F2162C04B3289E7E7E66E3F7" for instance <rom1.inst>.
    Set property "INIT_01 = 63AD7C2502529340016CB26425B200240C999B6D99DA40145145111C8095ADE5" for instance <rom1.inst>.
    Set property "INIT_02 = 4E5FEB53A9CF9FBCDAFDA437D53BFF73FF6577A8043A6E5A8DC36DB0AABF5E23" for instance <rom1.inst>.
    Set property "INIT_03 = 0846C92592DCED326C2CD949E6223113888C449B3774EBD697F7B104473EBFEE" for instance <rom1.inst>.
    Set property "INIT_04 = 6EA49203392920AE165829C5960AF12482980B2480A000808080808080F93D9F" for instance <rom1.inst>.
    Set property "INIT_05 = D2645BEADA82C92C9F4E4D24A9A99D3562F192D45E8B4349861926868464085D" for instance <rom1.inst>.
    Set property "INIT_06 = C8C8C8C401040003497FE431BB7FB36B6C95A769EDBE9F6ED4C2F4CBE1D75ACE" for instance <rom1.inst>.
    Set property "INIT_07 = EBBEF26D36DB4D3EFBCF0E314458A423A2900E9A423E44DE28333FA19F3CB288" for instance <rom1.inst>.
    Set property "INIT_08 = DB289193CF8F25AFA8B24D2ACA414DF8F8000155112708B040228282802BEEBB" for instance <rom1.inst>.
    Set property "INIT_09 = 4981A75B415CB5F51449BB5925B2C955DB7D5ADC4132D3ED0253EDE6DA8BA906" for instance <rom1.inst>.
    Set property "INIT_0A = DB99E55D75D0004AA4928CD979F6419DB5B27FFFFFFFBE767DBDB21D25964000" for instance <rom1.inst>.
    Set property "INIT_0B = 6C799641FF42BD4BF5CA4D596D5ACDEAD66AC9AB52ED5293564B76B3FBB59AB2" for instance <rom1.inst>.
    Set property "INIT_0C = 5949CB063593B090D84027396569293B21C29272020C8CA56D72D36A0EAE40B8" for instance <rom1.inst>.
    Set property "INIT_0D = 6F6120F2DBD84C7B3080DC62CA5B5BD90E34B79010DED2DC80C3B6402371892B" for instance <rom1.inst>.
    Set property "INIT_0E = 8339CDB3E308D11AEFA52F3D2F4BD2F4F62C9320B54846EECAC52A81ADE5830B" for instance <rom1.inst>.
    Set property "INIT_0F = 80000000000000000000000000000000000000000000000006DB6DB6DDBB004E" for instance <rom1.inst>.
    Set property "INIT_10 = C997892520200A0C10B50B42509333302604C2C80CE84B24C886404126296983" for instance <rom1.inst>.
    Set property "INIT_11 = C116DAC24094384B76D2D12DE4060896D20204A0A249B38B2561200A1A71B240" for instance <rom1.inst>.
    Set property "INIT_12 = 780532D22FC380AA0CFFFFFDFF92E1365A81DACA2FD9A4E46725B76D6516DD84" for instance <rom1.inst>.
    Set property "INIT_13 = 0A4ECC7F4F84B2EED9F66CBF2A0EEEC922C91114197F1B3A7878FAFA7878FAFA" for instance <rom1.inst>.
    Set property "INIT_14 = 51ADE1D946B787655ADE9D90F65F696AF274A5ABC9D2B6AF674EA12F8581624B" for instance <rom1.inst>.
    Set property "INIT_15 = 232393C448B322CD5A24D975E6C9AD324D3992E9565AC34CCB664A2DAFA9032E" for instance <rom1.inst>.
    Set property "INIT_16 = 3CC9C8B79E4CE330B8F2E31B84C795617E97D49B0BB5C5B9D85DE4B2F9131323" for instance <rom1.inst>.
    Set property "INIT_17 = 9188D2E4E274B9188D6E4E27582AD2E640D9A493D24BD64BD25BD6593726DE26" for instance <rom1.inst>.
    Set property "INIT_18 = 72D2A0459BDEF724D56D6927CE49F9CB355B5AD7386ABEF81CC8B03991761E3B" for instance <rom1.inst>.
    Set property "INIT_19 = 32934F8C3304FC109956A0D25A49082225C444B8C800248B2724E4C8A809C939" for instance <rom1.inst>.
    Set property "INIT_1A = 2D2B3D2B3E567EF84C4C4C4C04C96CB25B596480024B6111D1AE6D73F0F79F34" for instance <rom1.inst>.
    Set property "INIT_1B = E8B72FB9B803991A073236E81CC8FBA073236E81CC8F940A4A4C4B24B6B15F2B" for instance <rom1.inst>.
    Set property "INIT_1C = 400437449734CBB2DD9D01CC8B0399172C0E644DA4D2488200092D844C6E992E" for instance <rom1.inst>.
    Set property "INIT_1D = 96208006CB61123BA6D99A65C92E5E00E64581CC8B96073226D22B2CC30884B2" for instance <rom1.inst>.
    Set property "INIT_1E = 56BD37BD7B0730C2236C90019DD1EEDD1EEFD77F40732340E646DD03991F2835" for instance <rom1.inst>.
    Set property "INIT_1F = 00000000000000000000000000CDF3BDE3498BEF7BCEB137CE739D622FBCE71A" for instance <rom1.inst>.
    Set property "INIT_20 = 3AB68F4DE59ED47E59F59ED04B3EB1DE1B6FD2D4E800012AAAD50FFAFE602952" for instance <rom1.inst>.
    Set property "INIT_21 = 5326645719126DB6332B8069C83CB4995B7B6A4916E3DB3B6D9232652D411F34" for instance <rom1.inst>.
    Set property "INIT_22 = E365A59161E290E6489915F47E89E4499111023935511196C91544566AAE90B0" for instance <rom1.inst>.
    Set property "INIT_23 = 0809C4E9FE668C11AA8C06A3677772DD906241A3F1030E4EF01DCA0565034106" for instance <rom1.inst>.
    Set property "INIT_24 = 319E3880DE2BFC2100402154B274300840020A4D24E8607D52F43E6580102101" for instance <rom1.inst>.
    Set property "INIT_25 = 6F129905A65161905C651699C5C21821823C4D4D4D4C4C4C0A585B430B607848" for instance <rom1.inst>.
    Set property "INIT_26 = FDC2F57DFDF925FD4F51EF05751429964B02F106E192CB6590CB259799641827" for instance <rom1.inst>.
    Set property "INIT_27 = BAF26D37AA0931B41BBBF225130484A04DDF91689316A1776BB908773F2F575C" for instance <rom1.inst>.
    Set property "INIT_28 = 45A24DD994C994CC766D366D370D89448944C722D162D170C994C89A10019519" for instance <rom1.inst>.
    Set property "INIT_29 = 4C4249A463B34A9B274C12004B0C395261C764CF551A52A72863D78EC5A2F544" for instance <rom1.inst>.
    Set property "INIT_2A = 34D34B2966A4C777E592DA4532C7EFB143EFFFDE36EDF7FDAC03E80A9C9C6252" for instance <rom1.inst>.
    Set property "INIT_2B = 78D7340102FFC6FCBE3D2F3E34D40E5C4CCC36F13CDD2A89CDF8044410232DDB" for instance <rom1.inst>.
    Set property "INIT_2C = 32271B19128D88890825702454E614721978001F15FF96FBC8FEEE66703CCE74" for instance <rom1.inst>.
    Set property "INIT_2D = 4CEAAD4CA76CCCB3E8CE42F00000775C264F660B5C3159A5F5913AC895444736" for instance <rom1.inst>.
    Set property "INIT_2E = B7A2F01F1CF2D27565965455215CBCD2E0540A4EFEB25E0381F35C315ACC44CC" for instance <rom1.inst>.
    Set property "INIT_2F = 400000000000000000A5CD27B149EC527B349ECDEEC002C99636499AFAFAFEFF" for instance <rom1.inst>.
    Set property "INIT_30 = 595803940A5022508D652CA15EC35639CBC47B0D58E7C460BF68DE2D3287EC40" for instance <rom1.inst>.
    Set property "INIT_31 = D59FE55CD44A89532A2547371CCD598AE2AA9040404F2497D70466A9C59A1448" for instance <rom1.inst>.
    Set property "INIT_32 = 40883FA4C82A2BCB26130AF4D1E99268C0ECF99E88F0D4CA5565342F9FFA25AD" for instance <rom1.inst>.
    Set property "INIT_33 = 0A061201E14209D19D5051EA60741441021D185000008274664450781D052121" for instance <rom1.inst>.
    Set property "INIT_34 = 3019CB971FFFFB973C30B394E1859CFFE187DC28609EF830FF1E502A184D5794" for instance <rom1.inst>.
    Set property "INIT_35 = 7200000069A453A000A0CF3C73C427039EFB87BB97DFF5F394D1C86E3119C86E" for instance <rom1.inst>.
    Set property "INIT_36 = 0B82A888828AA26AC15FF7E002748A69A4000000E722074E821000841D3A440E" for instance <rom1.inst>.
    Set property "INIT_37 = EE0986F8074C5F138166A3406F8924D61D6C1D7208FCAD04E035C06BBC944442" for instance <rom1.inst>.
    Set property "INIT_38 = 7ADE77ADC372DCB737FE69F5225FCC97D54F327C09F037B23D916C8B2A38EA94" for instance <rom1.inst>.
    Set property "INIT_39 = 578B56CAB5AB8DCA6E137993AFBB97DC00073C34B270636CE0C2C9C819F189E7" for instance <rom1.inst>.
    Set property "INIT_3A = B722D424910AAF85156A2115C00004043F10F8BE21E23FAB6FDEB5F42D7516F7" for instance <rom1.inst>.
    Set property "INIT_3B = 49F689B493E50E9F920200DC04650D0900444441454D49416D61AAAAA0A0089E" for instance <rom1.inst>.
    Set property "INIT_3C = 00000000034C835BF9B7F76FE69B0B25156AA9453CC51505414A528294A50529" for instance <rom1.inst>.
    Set property "INIT_3D = FFF97FE2C03390D7037516AA15EE591C03956628C73B6100276C2006F8074C5F" for instance <rom1.inst>.
    Set property "INIT_3E = 000000000000000000000000000000000000000007993C057FFF5FFAB00EF011" for instance <rom1.inst>.
    Set property "INIT_3F = 8000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_00 = BFFFF7B9548B1B86372C6E40DFC233C390F0F04252F48950210C2A2E2E77C91E" for instance <rom2.inst>.
    Set property "INIT_01 = 522A5F02E0108302DFB58DBF5984B508A926649265712DE79E79EE5F48CFF7B7" for instance <rom2.inst>.
    Set property "INIT_02 = CB55ED7A230C552694E58C73C307BE1FBE215738E0001CE3F9E36DC802FFFF48" for instance <rom2.inst>.
    Set property "INIT_03 = 48C6D96595CF5C4CD1D13563C3331998ECC766385C0986C329898A28863AEFEF" for instance <rom2.inst>.
    Set property "INIT_04 = A72EB33DCB8AEFFD2EABFF0BAEFF52EBBFD4FB64FDDB333BB33BB33BB3E326DC" for instance <rom2.inst>.
    Set property "INIT_05 = F24CF58FBFA76976B57335CE67B304F67DB4CD39A33462FFFBF5BCC8C4B638F1" for instance <rom2.inst>.
    Set property "INIT_06 = 551155151041154399A49E619DB493D92496DDC3AD36592A44A0EE8B89B7338D" for instance <rom2.inst>.
    Set property "INIT_07 = 9259659659649651441451441007368BFCDA2FE36ABB20DB8D933FB59F728455" for instance <rom2.inst>.
    Set property "INIT_08 = 3ED6DBD787CA08263992DB2CD8E54925B8800001C99681B910A5A5A5A5624925" for instance <rom2.inst>.
    Set property "INIT_09 = 5DC0956DE36504C7B0DF99C96C92494449A598C6E3E4EB2C47CF61865DDE2FFB" for instance <rom2.inst>.
    Set property "INIT_0A = A34DB0E1D6189972525B99C043CCEBDED6DF2AAAAAAAAA3CE6CED7096C964A08" for instance <rom2.inst>.
    Set property "INIT_0B = BA8E23A50C4EC5CF060E6CE59EBEFA74F7672C70F74387BB3961839A0C1CD9CB" for instance <rom2.inst>.
    Set property "INIT_0C = 6474661B4E4CC32B21999BBD918C8E8EC269CD18656637392962694BA72BC2EB" for instance <rom2.inst>.
    Set property "INIT_0D = D1C75513B471D18C63BB377BA26474641B4F68E3AB231DA71D58C98ECCDDEECC" for instance <rom2.inst>.
    Set property "INIT_0E = C5D6B5E7345CE39C6F39CD356D5B56D5E736E482636DD712E3918AF23A3A099E" for instance <rom2.inst>.
    Set property "INIT_0F = 8000000000000000000000000000000000000000000000000FFFFFFFB12DB696" for instance <rom2.inst>.
    Set property "INIT_10 = B4C98CD18645C6A141E55E0781E4E6C2D85B0B0D9675B5B75E63996DB89B1A0D" for instance <rom2.inst>.
    Set property "INIT_11 = 571DA38E8B8D6E269D1D91DA38E8B8ED1C745C6B7134CD8CD18645C6A758DB7B" for instance <rom2.inst>.
    Set property "INIT_12 = ECE3CD132657C366330AAAA82ABCB4D9A2B06281265CB0FA2B8269D1D31DA71D" for instance <rom2.inst>.
    Set property "INIT_13 = 07B9982ECAD26D31741D0765CC71036DEB9DFB8C669A1B90D2D252525050D0D0" for instance <rom2.inst>.
    Set property "INIT_14 = BA76346C6CDDDBBBA76346C9F64CDD9D1B1A3736EEEDD9D1B1A6B3260E0783E6" for instance <rom2.inst>.
    Set property "INIT_15 = 7237C799A266CD1157F67197738CBB9C65CCE3AE5FEDE420600321312FBCEDD3" for instance <rom2.inst>.
    Set property "INIT_16 = BE0C9D899F06B95DAEF8B5CAEC77C7BF9EC26611DCB06ECC8EE5CA6DEECEEE36" for instance <rom2.inst>.
    Set property "INIT_17 = 1C0E1D87038761E0F1D8783C74FB9CB1F359E766387638763C763C74F6722663" for instance <rom2.inst>.
    Set property "INIT_18 = 18A2B9D761084200507060D284344082141C1990187299B633A20E46665C8FA6" for instance <rom2.inst>.
    Set property "INIT_19 = D4C94DBD637376767B346A5D626F61954BEAA17D619D98760F81F164AF43E07C" for instance <rom2.inst>.
    Set property "INIT_1A = C84ECA4ED49D90AC6EE77FF73276924936667919D9B68675975F10F8BCA55D89" for instance <rom2.inst>.
    Set property "INIT_1B = 8AEF997C5EC67441C8CCCB8633A22E1C8CCC38633A20C323731CC18C58C72C4E" for instance <rom2.inst>.
    Set property "INIT_1C = 8ECF233A398577CDBE6F723336C674499B9199B6191C62186766DA19DE466473" for instance <rom2.inst>.
    Set property "INIT_1D = 18C71D99A4C767919D9CC2BBF6DFA7319D13723334CD8CE89B0CCE310C33B369" for instance <rom2.inst>.
    Set property "INIT_1E = 171E3BDEE747638ECCD3433B48CCCE6179FA6FD39C8CCDB19D1266E46669C767" for instance <rom2.inst>.
    Set property "INIT_1F = 4000000000000000000000000110CDE62D722193CC52C4632798A588C66F314B" for instance <rom2.inst>.
    Set property "INIT_20 = DEEC93D76622C8D270C622C80E18C45D13CB1846648C019154DDEF56D56CADDB" for instance <rom2.inst>.
    Set property "INIT_21 = 1B8ED239099F9245545551239C79C6C0E05C0F36FB4AE01C56DB77D331040E64" for instance <rom2.inst>.
    Set property "INIT_22 = 6B82324B90F8CC7719F48E2AAE3DA0C099DDF23181999DC56D9777630334CA64" for instance <rom2.inst>.
    Set property "INIT_23 = 584C4EB3000E6914AEBBADD44FEB80DE481A38A3F903042A39BD466D4317438E" for instance <rom2.inst>.
    Set property "INIT_24 = 70963DA89A3FFC4290E55ACCB3777410A42B14A936EEE8C532F8E07960B8AB41" for instance <rom2.inst>.
    Set property "INIT_25 = D068361A2914C36124D36CA6D268B2CA28B4E77EE7F66EE72D917FCE2FF9D97E" for instance <rom2.inst>.
    Set property "INIT_26 = 7DA77631FD9835FC6F1599253145DB692409245AB36D269361B49369369120D1" for instance <rom2.inst>.
    Set property "INIT_27 = 1C28D1ECBB34CB46361D28D1EC1A5A35B0ED46CF4C6CD6838E944A4713AF674C" for instance <rom2.inst>.
    Set property "INIT_28 = 1B3DB17367A367A61CD1ECD1ED87347B347B65CD9E8D9E997367A6060CCB6634" for instance <rom2.inst>.
    Set property "INIT_29 = 72606D36ABC1F966D4F14CCFCB70AE76AED99395E2A362B5DAABE2739B3D177B" for instance <rom2.inst>.
    Set property "INIT_2A = 326A2B3D34A6C19F814A41110A24C0CF01EBCE2A30080C211809F0E048DC1323" for instance <rom2.inst>.
    Set property "INIT_2B = 719C3144615540F93E3BB9BC2DB58A576E13321B469D63DD69000504403321D8" for instance <rom2.inst>.
    Set property "INIT_2C = F7465DF3AA2EFDD0314670B49F68A67208599B3791FF16F580F443CFDA4793D9" for instance <rom2.inst>.
    Set property "INIT_2D = E6BAF4E8F7F8CDE3EA8B74FAAAAAD7FFA7F7FDECC6085EB4CFBA379D13EE843B" for instance <rom2.inst>.
    Set property "INIT_2E = DFDBFB9F16FFF45DB7FFFB6EFFDBFF9B8659DECBFEFFFF2035F4C6085A6666EE" for instance <rom2.inst>.
    Set property "INIT_2F = 8000000000000000033767FBF9FEFEFFBF9FEFEF7FE002F4E7B771DFAAFFABBA" for instance <rom2.inst>.
    Set property "INIT_30 = 92E8B78EDA314A388D4949654035D65F518000D7597D80693F4E03A1AAA1BC00" for instance <rom2.inst>.
    Set property "INIT_31 = AE8BE3F4664CD9B9332667199C04C88636A29AE8CAE1202FD7042154031626FE" for instance <rom2.inst>.
    Set property "INIT_32 = 083001203B6E022301C0C6840D089006C81070038045D0423F63AA6B81082FF7" for instance <rom2.inst>.
    Set property "INIT_33 = B5FBEFFFFD69362EEA8F5A159F8BFC623162E7A800004D8B98C44007E2FAA121" for instance <rom2.inst>.
    Set property "INIT_34 = 2011366C1041226C13CF6E6F9E7B73249E7913F79E6083CF005F96D16FBAAFE5" for instance <rom2.inst>.
    Set property "INIT_35 = DC000000B6D82C5890010413C103FCEF659679626CB28B2E6FBF365820973648" for instance <rom2.inst>.
    Set property "INIT_36 = 8B8080A0A81778DDF57D5542408B05B6D8000001BDC118B16020800822C5823B" for instance <rom2.inst>.
    Set property "INIT_37 = 0A0E08FC035239164820E7240FF24254A15CD1F92400FC92E4D1C583D08DDDD8" for instance <rom2.inst>.
    Set property "INIT_38 = 5C1745E1585415058500C14A08504254212BC17E51F815862C9161AB42BE8860" for instance <rom2.inst>.
    Set property "INIT_39 = D7B75E38FAA381E8AE657A4B9C3F8E1C011A3AC0A0758140EB0281E045D0F578" for instance <rom2.inst>.
    Set property "INIT_3A = 2D061C61000054020AB4010E45862040E1E00F43C00038002E2B970941CB40F1" for instance <rom2.inst>.
    Set property "INIT_3B = 4B070000060FE120760408FC414F4A4C020005414745454D4848FFFFF0FAAE23" for instance <rom2.inst>.
    Set property "INIT_3C = 0000000033093455FAABF157EC180BA51128894460055455544A52A894A55129" for instance <rom2.inst>.
    Set property "INIT_3D = 4001602A800B9D570517128E700A491438152AA8E0AEF1A055DE3408FC035039" for instance <rom2.inst>.
    Set property "INIT_3E = 000000000000000000000000000000000000000007A0BC0577F97FF8EFF0BFF1" for instance <rom2.inst>.
    Set property "INIT_3F = 5000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_00 = 72323239548B9DD73B8E7740CA0203FC00FF005A44EB8955010448C8C9D6584E" for instance <rom3.inst>.
    Set property "INIT_01 = 3A0674104A121D42DFB1AD965AACB508A937679EECA924C71C71DDCACCDA7A7A" for instance <rom3.inst>.
    Set property "INIT_02 = DF306E1BF586C57610FAF65A7595255D25450FDEE2220909C15434F8A941A360" for instance <rom3.inst>.
    Set property "INIT_03 = 6042CB24955445C8919125BCB111888C4462232A0A03577961A5A2A22E1ED7EA" for instance <rom3.inst>.
    Set property "INIT_04 = 262492E50B0CB3B54F2CED53CB3B44F2CED13B24A82A2A2AAA22AAA2A2AD24EF" for instance <rom3.inst>.
    Set property "INIT_05 = B26A88B525412512653366B606AD08D5B4D55148290526FBCDF4940E499230C1" for instance <rom3.inst>.
    Set property "INIT_06 = DDDD999DDE799F7D6924F4A0393CB6D9249ED94B927AAF2D4672FF13EDFF628F" for instance <rom3.inst>.
    Set property "INIT_07 = 040000000000000000000000003E17C93C5F24F17E93F8438ED1083C807C66DD" for instance <rom3.inst>.
    Set property "INIT_08 = B6D64E83E699303A80324B399B456DABDC008888E5CF01951AA5252525441040" for instance <rom3.inst>.
    Set property "INIT_09 = 68C011ED40C60750741B5AD9249249C469273CFB40765155A0CD3ABACA863FFD" for instance <rom3.inst>.
    Set property "INIT_0A = 779FF0BEB318D92E5259DDA6E5F447C6DED27F9F9F9FBEE56ECEDA0124925D77" for instance <rom3.inst>.
    Set property "INIT_0B = 5CF735E48DA562BD8B15E8BEE3856E1C2B45F71C2B70E15A2FB8C15B060AD17D" for instance <rom3.inst>.
    Set property "INIT_0C = 6C76641B66ECC323A199DFBFB1ED8ECE8368DD986462A2968945044A068EDB73" for instance <rom3.inst>.
    Set property "INIT_0D = D9864713766191CDC333BF7F636C76661B46ECC323231BB6195CD90CCEF5BDCD" for instance <rom3.inst>.
    Set property "INIT_0E = 1296B02B740C7D8EF794B2DAB2ADAB2AF3755C82722F93156971A3A63B33098D" for instance <rom3.inst>.
    Set property "INIT_0F = 4000000000000000000000000000000000000000000000000924924926D24922" for instance <rom3.inst>.
    Set property "INIT_10 = 34CD8DD98646C42F55755755C17EEEEBDD7BADEDB26FBED2B72D4B6494DF7E09" for instance <rom3.inst>.
    Set property "INIT_11 = 5B1BB30C8D885E369D9991BB30C8D8DD98646C42D1B4CD8DD98646C42FB8493B" for instance <rom3.inst>.
    Set property "INIT_12 = 5D428BB2BAC2C624A2822222802B749D7650B31ABE8516562AA369D9931BB619" for instance <rom3.inst>.
    Set property "INIT_13 = 0571703FDFD34DB83E4F83C0F63BD925CD68510945D85982C2C2C2C2C0C04040" for instance <rom3.inst>.
    Set property "INIT_14 = 6AD6D7AFAB5A54B4A96952D91C7555B56BEBD6D52D2A5A54B4A9F2BACACCB12C" for instance <rom3.inst>.
    Set property "INIT_15 = 8ECF7979F3C58B15A59A3CE391E71C8F38E479476925A6D656F3521DD01520A9" for instance <rom3.inst>.
    Set property "INIT_16 = 53ECBAEFE9EBD5EAF54FDEAF56AA7E9EBF5B2EDA975E3E47D4BABB4936A8888B" for instance <rom3.inst>.
    Set property "INIT_17 = CDA68E3369A38CDA68E3369A3E8D4BF7126CCA48AB38AB38AB38AB3F9EEBAFB5" for instance <rom3.inst>.
    Set property "INIT_18 = FB103D927FF7BF38AE6F6CD2E3344ECC2B9BDB9C2E3AFBBB2777C66FEFEB5F80" for instance <rom3.inst>.
    Set property "INIT_19 = CECF871D2B3F6E02693A43ABA82F73C8B53336A6E9DD9EB594F29EEC0F653CA7" for instance <rom3.inst>.
    Set property "INIT_1A = C984C984D70993FCA223B3333364926DA4773E1DD9F58664B5C9F74FDDDEBFBF" for instance <rom3.inst>.
    Set property "INIT_1B = 7AC4B2A5EC64EEFC89D9B57237E6D5CCDFDFD7237E6F77A93D6D4AB4AA5B5584" for instance <rom3.inst>.
    Set property "INIT_1C = 8ECD6F3E3AFD725DD2D622766E64EEFEF99BFBFBBD4E6E3866779F1DDEDE7E7D" for instance <rom3.inst>.
    Set property "INIT_1D = 9B8E19DDF5C767B79F1F7EB12CA97B91BF3622766D78C9DDF5DEA7371C333BCB" for instance <rom3.inst>.
    Set property "INIT_1E = 6B2F1ADEA7E2C70CEEFAC3335BCDCEBF5C9774B5CCDFDF91BF37BE44ECDEEF53" for instance <rom3.inst>.
    Set property "INIT_1F = 40000000000000000000000003B8D967A9AF71B2CF535EC3659EA6BD86EB3D4D" for instance <rom3.inst>.
    Set property "INIT_20 = E258DC42EAE3DDD27B52E3DC8F2A5C7F81ED4B64E70644AAAA0C95FE7FA4C5CB" for instance <rom3.inst>.
    Set property "INIT_21 = 35B4922FA08900054551410368117B50AA15413E3B68AA17DB6DA1931C4515C6" for instance <rom3.inst>.
    Set property "INIT_22 = 5EA25656BB78CC6F6C6483A2A3C9210308CC9160ACCCCD5DB6E2222551115660" for instance <rom3.inst>.
    Set property "INIT_23 = D808340BFE9091FB145551144CCDB0CE48181883E9C3022278AC402900158503" for instance <rom3.inst>.
    Set property "INIT_24 = 419C1D80BBE3B95214C01A9D3BE06454852244A0B7C0C84926280B2E81B03B01" for instance <rom3.inst>.
    Set property "INIT_25 = D86C261329948341A6934CA6D36C228A2812BAA223BAA22334B3368866D133B4" for instance <rom3.inst>.
    Set property "INIT_26 = 3FA33E99EC81937D2546112731C68E49341D269B3A6926DA4124936D249060D1" for instance <rom3.inst>.
    Set property "INIT_27 = 1B1BD2FF19FFFF4A3F1A9BD2FFFFFA5DF8D4DED7FFED57E3654D58C23284C2C2" for instance <rom3.inst>.
    Set property "INIT_28 = FA5FF7AF4FEF4BEEAFD3FFD2FFBBF4FFF4BFEEFDBFFDAFFABF4BFED43CEF4B3D" for instance <rom3.inst>.
    Set property "INIT_29 = 6A3C2F97A97D51759AAD7CCAA130DF26ACD9D3B0F2F9783BFBA93173BA5F633F" for instance <rom3.inst>.
    Set property "INIT_2A = A0EA0D3CD555A7FFD243E051BCCE61EF7E2A61FCB70E56B5D01D57BF7B9B51E1" for instance <rom3.inst>.
    Set property "INIT_2B = 2DBDB6640244505C1F9F983F0B2441407467B5FE7ECEA888E4D0000100653A8A" for instance <rom3.inst>.
    Set property "INIT_2C = 6764AEB3BA575DDCA2C3FD998EA963FC287B8E26242FCC4C7C4570EC7F41D87C" for instance <rom3.inst>.
    Set property "INIT_2D = A330E72A73D6BB501AB7F59AAAAAFD499494B97887B16D3CEF3B279D93EECEDD" for instance <rom3.inst>.
    Set property "INIT_2E = CFC9F9AFC669F4BADF496EBB95B76789EABD5695BDEBB3281888C7B16E2222AA" for instance <rom3.inst>.
    Set property "INIT_2F = 800000000000000002137A4A5E929724A5C92973197FFD2E5DE72FFEAAFFFBE9" for instance <rom3.inst>.
    Set property "INIT_30 = 08E515805200280985280C203E00C11705A27A13055C22411F040B8181899A00" for instance <rom3.inst>.
    Set property "INIT_31 = 2F49E780E59CA394768E533944C4C880348010404264840FCA804444A59EB6E0" for instance <rom3.inst>.
    Set property "INIT_32 = 019C098451481B432182C0A0CE4142274A5E31C1812540587A07CA21952D0F79" for instance <rom3.inst>.
    Set property "INIT_33 = A00DFDFFF680C1D33505A000607402DCC095185000003054650D280015052121" for instance <rom3.inst>.
    Set property "INIT_34 = CFE673E5E4104CE5D7DF26E4BEF937493EFA672FBFC103DE005F6A80B7F557DA" for instance <rom3.inst>.
    Set property "INIT_35 = 1000000010402040100175D7DD7F25E2E8A2FA2CE5148946E4D3718BCE637193" for instance <rom3.inst>.
    Set property "INIT_36 = D5DFFD77D8155FD53422A0004008041040000000210100810020780802040202" for instance <rom3.inst>.
    Set property "INIT_37 = 0ACFEAFC025818122820AF140B80085F01444160A4FCAC52F405C20B91655557" for instance <rom3.inst>.
    Set property "INIT_38 = 5F1785C14050140505FEC570C95FF017D70BFD7E05F8056CABC5590A883ADA01" for instance <rom3.inst>.
    Set property "INIT_39 = 95085592A48B85D42E217B0B8CBB865C0500B900E17201C2E40385E001F2D17C" for instance <rom3.inst>.
    Set property "INIT_3A = 53061C600008040010200000024200000000000000002FC42BDA95F3857072AD" for instance <rom3.inst>.
    Set property "INIT_3B = 0107E492420FBA6AA40848F4404E40464044480E0A080A08446855555F00585A" for instance <rom3.inst>.
    Set property "INIT_3C = 000000003067B78000000600041BB00C5062831420C00154550000AA00015400" for instance <rom3.inst>.
    Set property "INIT_3D = 60154002C02283150B550F2A48AA3C544154F8284A2A146655428CCAFC025818" for instance <rom3.inst>.
    Set property "INIT_3E = 000000000000000000000000000000000000000007B0ABF958055002B00AA005" for instance <rom3.inst>.
    Set property "INIT_3F = 1000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_00 = 363636319115846919D611970AB57C001F00000EC3E200A15A53C02C2D440D07" for instance <rom4.inst>.
    Set property "INIT_01 = 42D5461A8751505280C9280D9420285506181201810FEDBEF965B0D88CB63636" for instance <rom4.inst>.
    Set property "INIT_02 = 017603608C59E83550C82824921249124917BC9102856088896C061400C16286" for instance <rom4.inst>.
    Set property "INIT_03 = 0C808240011451332526CE052333199AEED7764690001112052122B760A53063" for instance <rom4.inst>.
    Set property "INIT_04 = D9A30542161140241050090414024105009002002088088088808800888A0902" for instance <rom4.inst>.
    Set property "INIT_05 = 20002A2A8ACED96D8718D860221A0443201330C0180303498203609607FE31F4" for instance <rom4.inst>.
    Set property "INIT_06 = 000000040504001450490A41A6CB2490400336805209C2C0348A94024126DB09" for instance <rom4.inst>.
    Set property "INIT_07 = 000000000000000000000000000113AB344E2CD138B350C36D63003D81604040" for instance <rom4.inst>.
    Set property "INIT_08 = 080DB1064908AA8999A402429288301000A8A0A073F2899A0D08080809100000" for instance <rom4.inst>.
    Set property "INIT_09 = 108080328315513324D2129200240016964852108342384346840C31C701A002" for instance <rom4.inst>.
    Set property "INIT_0A = 4B0D87042699110956DB5110038A8003232C00202020200DDB2B240E01203F75" for instance <rom4.inst>.
    Set property "INIT_0B = 05A16844098CD18D56AC7B04268C6AB563D8213063458B1EC109A31AAD58F608" for instance <rom4.inst>.
    Set property "INIT_0C = 4949420024928032801126332149292A400492500650D984E9D1974E24AB0616" for instance <rom4.inst>.
    Set property "INIT_0D = 250064524940190900224E764249494200249280328A924801D494008939D90A" for instance <rom4.inst>.
    Set property "INIT_0E = 41718C6ED2501602448C28A2ECBB2E8A90081240E46F160048442AC0A4A10409" for instance <rom4.inst>.
    Set property "INIT_0F = 8000000000000000000000000000000000000000000000000492492490092490" for instance <rom4.inst>.
    Set property "INIT_10 = 4920092500650846F81AC1B078119192324648400C4E9340CCD874DA07127106" for instance <rom4.inst>.
    Set property "INIT_11 = D4124A00CA108D0922542324A00CA0925006508448492009250065084440DB62" for instance <rom4.inst>.
    Set property "INIT_12 = C484006A099E80A8C077D7D77F8283224AA84BB409830EC46670922548324801" for instance <rom4.inst>.
    Set property "INIT_13 = 08C88849480C924609C270982860336D8850AA91803E7AB3F1F3F1F3F3F1F3F1" for instance <rom4.inst>.
    Set property "INIT_14 = 79F1F1E1E3C3C7878F0F1E114413DC7CF878F0F1E1E3C3C7878A220990A2288A" for instance <rom4.inst>.
    Set property "INIT_15 = EBEA1A464C9932643A460820B0410582082C10411B6DC1486342E6241FE36C30" for instance <rom4.inst>.
    Set property "INIT_16 = 50BAEA9CA856351A8D4231A8D56A15BD901B64D99B8576EECCDC26DBEDDDDEEA" for instance <rom4.inst>.
    Set property "INIT_17 = D96CC2B65B30AD96CC2B65B308804292288D809A440A440A440A440B0BAA72AB" for instance <rom4.inst>.
    Set property "INIT_18 = A78205102D4350B28FCE4E4DB593662CA3F392D8EB2826CC400048800082EEA2" for instance <rom4.inst>.
    Set property "INIT_19 = 6CC4A4316709F238220A8C06186D5208B1311E2798156F10C438879881610C21" for instance <rom4.inst>.
    Set property "INIT_1A = 6C806C806D00D881777777762C9B6D9249422E0156D0414539C87643140022A4" for instance <rom4.inst>.
    Set property "INIT_1B = 7CE43B218AAA122D542450F5401143D542450745080434920850AC2A82156380" for instance <rom4.inst>.
    Set property "INIT_1C = 008C0743083E621910C544000488000C32200031A4824920054948015C0E8610" for instance <rom4.inst>.
    Set property "INIT_1D = 9248015250004603A1061F310C8872AA008A55091619542458D241249002A4A0" for instance <rom4.inst>.
    Set property "INIT_1E = D3EF9B9EE7002400A92820A381D2C30F9C876439554245A284020E8800086920" for instance <rom4.inst>.
    Set property "INIT_1F = 40000000000000000000000000689110E618D12221CC31A24443986344A88730" for instance <rom4.inst>.
    Set property "INIT_20 = 6E36EDD1808BB46C58308BB41B0611728168C204E92100440019A5545520058B" for instance <rom4.inst>.
    Set property "INIT_21 = B328669689986DB40011100A5025B902D84B02DA0CB2D85B0DA440662C501137" for instance <rom4.inst>.
    Set property "INIT_22 = 9B69A59978E69D665019A5AA20B048D09999E11939999990D266667673359500" for instance <rom4.inst>.
    Set property "INIT_23 = 4008A851040140414141140006651A8C0141451020106F74F696A9A5B41A2204" for instance <rom4.inst>.
    Set property "INIT_24 = 43980C019B86B410043010CCFB2754061185063AB64EA844CC29616460800801" for instance <rom4.inst>.
    Set property "INIT_25 = 000002012090412092482110080006182002666667666666227FED89FDB13FEC" for instance <rom4.inst>.
    Set property "INIT_26 = 02630904B085380370D42608451478000204B04C20200249209248018001106D" for instance <rom4.inst>.
    Set property "INIT_27 = 9282201055930080489202201089840E44901140B014191263414B30AA00B0B8" for instance <rom4.inst>.
    Set property "INIT_28 = 8C06490884508051422110201040884408041422910281050880591842A8814A" for instance <rom4.inst>.
    Set property "INIT_29 = 65372D13EB3161592301408A89000B42E8CC6494D29922056BEB50188C068AA0" for instance <rom4.inst>.
    Set property "INIT_2A = 0848800824501C404040A860434E0E1EC18B290A256AAD6BA02154C12C482999" for instance <rom4.inst>.
    Set property "INIT_2B = 0A5B256684414705C04508326FB71B765208271580A88954204D100402800E46" for instance <rom4.inst>.
    Set property "INIT_2C = 1473860AB1C10119C6C637B79CAB66342A5FAE3706802804081DD0C054898C44" for instance <rom4.inst>.
    Set property "INIT_2D = 6630C02930BE0AF816032C80000022201DB494D986E1423330AB18518C0AE384" for instance <rom4.inst>.
    Set property "INIT_2E = D85B0BC026196C1996D96208B1D2E619471CCD8300DB7343D009C6E140666666" for instance <rom4.inst>.
    Set property "INIT_2F = 0000000000000000013266DA49B6926DA49B69273920010A13830ACD55000100" for instance <rom4.inst>.
    Set property "INIT_30 = 6E43D2D34B41A3412438963AFFACA1C4B5357CA28612B55F10B52B13D9551360" for instance <rom4.inst>.
    Set property "INIT_31 = 64081502B43786D0DA1B40AD02E9952B52C284040401568028A354CF3963C640" for instance <rom4.inst>.
    Set property "INIT_32 = 7EB0A356ED282F1AB64B288AF005AB781FDF75EBAD2CA6A550150670531F3423" for instance <rom4.inst>.
    Set property "INIT_33 = 8A161201E8A40E2DDAF2280B9F8BFDAA844AE7A80001032B93F208004AFAA121" for instance <rom4.inst>.
    Set property "INIT_34 = 281473E4038E00E437DF26E4BEF937003EF8072FBEFFFFDFFFDE222C584AAF88" for instance <rom4.inst>.
    Set property "INIT_35 = 000000000000000000010C37830725F2E082F820E4107106E493724829937250" for instance <rom4.inst>.
    Set property "INIT_36 = FD5D75D7581FFF5575F777600000000000000000000000000000500000000000" for instance <rom4.inst>.
    Set property "INIT_37 = 01E00A1DC4036101A54A0852A07367231428041A93FF014812240448240FFD55" for instance <rom4.inst>.
    Set property "INIT_38 = 806018060180601810FF2036000F8603C000012ED4BB504002201000000002A4" for instance <rom4.inst>.
    Set property "INIT_39 = 003C01200300702380040060300018000484062404044A080890100800030201" for instance <rom4.inst>.
    Set property "INIT_3A = 9E8E38E000000000000001044240000000000000000007C601C100FCE0360008" for instance <rom4.inst>.
    Set property "INIT_3B = B2AC1249255FFF4CC61001B400050006010E0001030301010541AAAAF0AAF7DC" for instance <rom4.inst>.
    Set property "INIT_3C = 000000003C000820044008800AB44452AA9554AA55F2AAA9AAB5AD556B5AAAD6" for instance <rom4.inst>.
    Set property "INIT_3D = 201000004020020008C0080024802200470080008600050F5000A1EA1DC40961" for instance <rom4.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000001200000804000010080000" for instance <rom4.inst>.
    Set property "INIT_3F = C800000000000000000000000000000000000000000000000000000000000000" for instance <rom4.inst>.
    Set property "INIT_00 = 24242426C225AECB4C9299C03D266000000000D94A0C2BE5130035D151660B8F" for instance <rom5.inst>.
    Set property "INIT_01 = 6760EE079650964DC8DB292003210C2784D55B6D555A4934D34D2B01B6942424" for instance <rom5.inst>.
    Set property "INIT_02 = 20D5372D9CC38C3050996B0D32C0D300D3042588EFE82265EFFC7C1354C1E399" for instance <rom5.inst>.
    Set property "INIT_03 = 899249249095491225244C0823331112CCD4441614828192412126466A8D9057" for instance <rom5.inst>.
    Set property "INIT_04 = 5CA4934001104024841009200002480000920124AA00800088880000884A49B7" for instance <rom5.inst>.
    Set property "INIT_05 = 9272232FBF87F87F9B9ADD60201A4403241114E69CD39904900800A7342442D6" for instance <rom5.inst>.
    Set property "INIT_06 = 00000004400400065249E948925992492491339CE45DB6E83592B822F096CB24" for instance <rom5.inst>.
    Set property "INIT_07 = 0000000000000000000000000018B6B826DAE09B698242026828002000A5D144" for instance <rom5.inst>.
    Set property "INIT_08 = 0900012E452220C988924922B29D225C12A8AA007CA80903098D8D8D8C000000" for instance <rom5.inst>.
    Set property "INIT_09 = 13888037911419316449524924924914964C52949139965B42400B2DB330A480" for instance <rom5.inst>.
    Set property "INIT_0A = CB299ACB6618325AE4C8728019999821313CAACACACACB35492B7489249262AA" for instance <rom5.inst>.
    Set property "INIT_0B = 2D2B4AC8590C812904094ECB640948204A765B244A512253B2D9225289129D96" for instance <rom5.inst>.
    Set property "INIT_0C = 5B5B5927ACB698748C366D2B214B6B6924F196D30E8588ACEB58975AD4AB24B4" for instance <rom5.inst>.
    Set property "INIT_0D = 6D30E8D25B4C3A4B186CDA56425B5B59278CB698741A12DCC3E0B061B3611948" for instance <rom5.inst>.
    Set property "INIT_0E = 0139C82A59329252D4A569A6E9BA6ADB999DB364E30020644AC52AC9ADAC93D9" for instance <rom5.inst>.
    Set property "INIT_0F = 8000000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_10 = DBB3C96D30E9668840B10B42C0B3B3B676CEDADA644A4105804AD2012C2A4893" for instance <rom5.inst>.
    Set property "INIT_11 = E592DA61D2CD101B76D6792DA61D2C96D30E966880DBB3C96D30E9668A4C924C" for instance <rom5.inst>.
    Set property "INIT_12 = E6B3326AC99789A68C82A8022A969976CBA44AF4C991E40CA321B76D67B2DCC3" for instance <rom5.inst>.
    Set property "INIT_13 = 262644A92A64B26C5B56D5B56966424932D3A64D19381EC2C2C0C0C2C2C2C0C0" for instance <rom5.inst>.
    Set property "INIT_14 = D0A4A149429285250A4A1492009349285250A4A14942928525080449A5BB6CD9" for instance <rom5.inst>.
    Set property "INIT_15 = 0A0A90464C99326461241B6DA0DB6D06DB6836DB924889D946CAC6C4F44B9562" for instance <rom5.inst>.
    Set property "INIT_16 = 54D6D2952A54A552A952A52A954A912D00934099332544A8C99924922911100A" for instance <rom5.inst>.
    Set property "INIT_17 = 4160B650582D94160B650582D902D61C25D835B936D936D936D936DA954A54AA" for instance <rom5.inst>.
    Set property "INIT_18 = 0608C76194200020B848482FC00B68082E1212D4AAAD264C8E4C891C99568E51" for instance <rom5.inst>.
    Set property "INIT_19 = 24C424A22B4CE310000160F3CA499C310162282D1C326C0B0520A51E30814829" for instance <rom5.inst>.
    Set property "INIT_1A = 6D436D437E86DAA64444444444DB6DB6DB4B244326CB30D8A10A4252B20022D0" for instance <rom5.inst>.
    Set property "INIT_1B = D0A529295991C991239322C48E4CAB1239322C58E5DA981C5AD2956956B48943" for instance <rom5.inst>.
    Set property "INIT_1C = 61B22B8515684290148CD9EDDAB3DBB16ACF6ED4C0D659C30C9B24C324570822" for instance <rom5.inst>.
    Set property "INIT_1D = 9670C326CB30D815C20AB4294A4A466CF6EC59EDDAB167B762606B2CE1864D96" for instance <rom5.inst>.
    Set property "INIT_1E = D52A495AD31038619365986C8AE1045A14A5252B367B7624F6645891C9953035" for instance <rom5.inst>.
    Set property "INIT_1F = 80000000000000000000000000E59635F759CB2C6BEEB39658D7DD672C91AFBA" for instance <rom5.inst>.
    Set property "INIT_20 = 66B68CF5959A9626CC959A9789D2B352E13A564570090111546EA957556A21C3" for instance <rom5.inst>.
    Set property "INIT_21 = B7296FA60DD86C96232ABCA6522530369ED3C2D94DD61EC32480486ECEF2A934" for instance <rom5.inst>.
    Set property "INIT_22 = EC78849660A69F6E521BE9FC7CB27870BBDDE41427FDDF12405FF76C4BBD189B" for instance <rom5.inst>.
    Set property "INIT_23 = 610DE9FEFBFAECEFFFABABE95EF7328C9270610422064E666DF4C97D24370A44" for instance <rom5.inst>.
    Set property "INIT_24 = 84988E02AB0232CE77A7AD85B103C8B18D69EB6A1407918DB29AF21D62C22C05" for instance <rom5.inst>.
    Set property "INIT_25 = 6CB6592CB65B2492CF67B3D9ECF24F2CB2E644444555555442D8493109221849" for instance <rom5.inst>.
    Set property "INIT_26 = 42EB4BAC3711688352D99844653428924926592C2D96D92492DB6492C924896D" for instance <rom5.inst>.
    Set property "INIT_27 = 53026F33994A89BD1953026F33654DE8CA981339A933A32A5B815C362DCCB6B7" for instance <rom5.inst>.
    Set property "INIT_28 = CDE62759B8C9BCCE966E326F33B59B8C9BCCED666326733A59BCD4C631B1BD19" for instance <rom5.inst>.
    Set property "INIT_29 = 581C29247039669918CEF19763464B4BF1ED62F5DD1A48C96E705B9ACDE67322" for instance <rom5.inst>.
    Set property "INIT_2A = C0CC007065C152201B608C30229411B6FECDBD95270E46311903BB0A121440C1" for instance <rom5.inst>.
    Set property "INIT_2B = 899925D5ABEAA72DC0EE1076BDF0AE1D410426F539AB853210314000000A4C76" for instance <rom5.inst>.
    Set property "INIT_2C = 0DA9B28654D9432A6C24F42457F614FC3CD89049D5207A2C4A056EE67535C260" for instance <rom5.inst>.
    Set property "INIT_2D = 44AEB60AA527569D142A0958000057D7FD2D288134A706A19C6D4E36A71971AD" for instance <rom5.inst>.
    Set property "INIT_2E = 985B0BA074D04951049041802530B592D4D2892A40925AE0240974A702666644" for instance <rom5.inst>.
    Set property "INIT_2F = 0000000000000000032544969125A44969125A45AA40024C9292488AAAAAABFE" for instance <rom5.inst>.
    Set property "INIT_30 = 6E90BE92FA437A4221789E2C3F9DA1CEB764FC66863AE4D7003F23B397B19241" for instance <rom5.inst>.
    Set property "INIT_31 = 492A0624BD76AED5DAB95D2574C999207E9004040409A488399645CFBD7AF794" for instance <rom5.inst>.
    Set property "INIT_32 = 7EFD3224EBE8732F27738844D899D26C118EFDDF8A3FCCE2624646F213BB8948" for instance <rom5.inst>.
    Set property "INIT_33 = 35F9EFFFE28B31D66520A3F4607408220B2518500000CC946828807FA5052121" for instance <rom5.inst>.
    Set property "INIT_34 = EFF72449F4516E49E38E4C491C72626D9C7372471C40038E005EA0D367BD57A8" for instance <rom5.inst>.
    Set property "INIT_35 = 0000000000000000002079E39E7E48F44D34734E49A68A6C492627D3EFF627DB" for instance <rom5.inst>.
    Set property "INIT_36 = F557D5FD581F5D57FDD7D7C00000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_37 = 0BEFE2A1C0000012010AA000AA000054014001400000A000A005400A8007D57D" for instance <rom5.inst>.
    Set property "INIT_38 = 505415054150541505FE0170005F8017C00BFC50C54315822C11608B02A80200" for instance <rom5.inst>.
    Set property "INIT_39 = 45815608B02AF1400A005002802800140000280404500808A010114001400141" for instance <rom5.inst>.
    Set property "INIT_3A = 263618600000000000000100000200000000000000002F800BC005F0017000B0" for instance <rom5.inst>.
    Set property "INIT_3B = AAAC36DB655AAE70F820019608040004010601010303030307035555055500BA" for instance <rom5.inst>.
    Set property "INIT_3C = 000000002D7FBFE3FDC7FB8FEAB8007003801C0055F7C00300AD6A015AD402B5" for instance <rom5.inst>.
    Set property "INIT_3D = 6011602AC0229055004510AA008A4154011502A8022C800F159001E2A1C00800" for instance <rom5.inst>.
    Set property "INIT_3E = 000000000000000000000000000000000000000005102C055804580AB008B015" for instance <rom5.inst>.
    Set property "INIT_3F = C800000000000000000000000000000000000000000000000000000000000000" for instance <rom5.inst>.
    Set property "INIT_00 = 36363639449A19B4336866469FF1A000000000384E0190B0C8642BEDEDE23939" for instance <rom6.inst>.
    Set property "INIT_01 = 20682C004F02E13FB3208CB2488CB4688D2EE492EDA36DC71C71DC4A48E63636" for instance <rom6.inst>.
    Set property "INIT_02 = DE466D9B75AEA1B706F6D6B9658B965B9672874E1888206AB8C0C4C8518142C8" for instance <rom6.inst>.
    Set property "INIT_03 = 6442492491C15CE89191A4259999CCCC6663332C5ECBDE4B6D8D9BB3243A6846" for instance <rom6.inst>.
    Set property "INIT_04 = 3204926421249212492484924921249248492124AAA088880000000088E5240C" for instance <rom6.inst>.
    Set property "INIT_05 = 9248239AEA800000656322926CB50D969256E308610C25B2CB2492084CB7A089" for instance <rom6.inst>.
    Set property "INIT_06 = 0000000445044107292434A199341249249ECC4389330D9DE0CCE6038C9FB084" for instance <rom6.inst>.
    Set property "INIT_07 = 000000000000000000000000002E36A938DAA4E36A93244B8C81093484704040" for instance <rom6.inst>.
    Set property "INIT_08 = 64B64C87248F862719924938094449338828AAAB2A0000251287070704600000" for instance <rom6.inst>.
    Set property "INIT_09 = 28C1B0C843C0C4E310C91849249249C24D2308C343244186A65960C3088612CB" for instance <rom6.inst>.
    Set property "INIT_0A = 2084E1B082C8D9A656DB9919C5C44786CEC22A8A8A8A8A3066C48A1924926AAA" for instance <rom6.inst>.
    Set property "INIT_0B = 51B46D246C24588462C421B082442112210D84162118B1086C20910844884361" for instance <rom6.inst>.
    Set property "INIT_0C = 642424103E484322E19990A78D6C84848203C908644A6253A0264D018610D746" for instance <rom6.inst>.
    Set property "INIT_0D = 9086470B2421916CC333235F1B642424101E4843226059221956C30CCC8D7C29" for instance <rom6.inst>.
    Set property "INIT_0E = 11D4A483160941294E5A9EFA7E8FA7E9CA604C831E6D93997539C4361212083C" for instance <rom6.inst>.
    Set property "INIT_0F = 4000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_10 = 24482C9086469CA354C14C0314CC4C4188310524B7632C9A13250925D0CD0F0C" for instance <rom6.inst>.
    Set property "INIT_11 = 5A59210C8D3946648909059210C8D2C9086469CA1324482C9086469CA1B24933" for instance <rom6.inst>.
    Set property "INIT_12 = 394ECD342740C61CB32800028019E6892058E03E2746185201C6489090792219" for instance <rom6.inst>.
    Set property "INIT_13 = 1D713034959B4D91A4290A4284B98925CD28D138668341181818181A1A1A1A1A" for instance <rom6.inst>.
    Set property "INIT_14 = 1B33346468C8D191A3234649034E6CCD991A32346468C8D191A013A75A6699A4" for instance <rom6.inst>.
    Set property "INIT_15 = 0202CB3122448912ACB6208231041188208C41041B6C744C5A631A32150C828D" for instance <rom6.inst>.
    Set property "INIT_16 = 1644C0DE0B231188C459188C4622C8B180CB63588CD23446C46696DB05999802" for instance <rom6.inst>.
    Set property "INIT_17 = 8C060863018218C060863018248529E35A28CA49E821E821E821E82591037831" for instance <rom6.inst>.
    Set property "INIT_18 = 2857999247BDEF8F096163909EE401E1C258590208329D2377B336EF66291519" for instance <rom6.inst>.
    Set property "INIT_19 = 869B3299A3725C32C870C20C342E618225644CADA19991A4758EB0A1E65D63AC" for instance <rom6.inst>.
    Set property "INIT_1A = 8064806484C90178222222233B2492492434B099992486648C6B195859DB8919" for instance <rom6.inst>.
    Set property "INIT_1B = 061585AC6C6EF666DDECCD1B77B3146DDECC51B77B334723A5294294294A1464" for instance <rom6.inst>.
    Set property "INIT_1C = 0CC9237196830AC2D636377B316EF66285BBD99A39296618666492199646E125" for instance <rom6.inst>.
    Set property "INIT_1D = 5986199924866591B8C9418D632B0B1BBD98B77B3342DDECCD1C94B30C333249" for instance <rom6.inst>.
    Set property "INIT_1E = 298B0C6B1B42C30CCC924332C8DC24A0C2B0B58D8DDECCD3BD11A34CE4428E4A" for instance <rom6.inst>.
    Set property "INIT_1F = C000000000000000000000000332C9C628A665938C514CCB2718A299964E3145" for instance <rom6.inst>.
    Set property "INIT_20 = 9548529A4A614991634A61486C294C290D8D29206E0FB0AAAA5DFAAEABACE5CB" for instance <rom6.inst>.
    Set property "INIT_21 = 739490581CC9DB600114147B2872C249612C27243219612C9249A19030514CC2" for instance <rom6.inst>.
    Set property "INIT_22 = 2187334991B840E72864162A06490CD9CCCC903984CCCDC9249333272993CB60" for instance <rom6.inst>.
    Set property "INIT_23 = CC10F41155511004440045C48545986A4D998EDBC911B710DC9231269892250E" for instance <rom6.inst>.
    Set property "INIT_24 = 405F448C03E129631CCD189833006658C73A46203600CC2DEA1AE0260998191A" for instance <rom6.inst>.
    Set property "INIT_25 = 9048241229148241209048241208A68A288A22222222222339896DC92DBD096E" for instance <rom6.inst>.
    Set property "INIT_26 = 43824E396CDCB6866BA6712310C2964926190412124924924124924824907090" for instance <rom6.inst>.
    Set property "INIT_27 = 187D91C99925DE46A418FD91C912F23120C3EC8E5CC8C483047E58E4DA28E4E8" for instance <rom6.inst>.
    Set property "INIT_28 = 323971A6432647206990C991C80A6432647206990C991C81A6472E1C9CCE46A4" for instance <rom6.inst>.
    Set property "INIT_29 = 72766EB6A9421966F7B7DEEF9F78B434AED19F0D62E3679692A9626332393337" for instance <rom6.inst>.
    Set property "INIT_2A = A03A090CA840719830C218110E08404983832938B09135AD76DDB0F4844E9393" for instance <rom6.inst>.
    Set property "INIT_2B = 1054B31CE35578BA20798C3DE491FA17AC13B21D02089289CFB400000265200D" for instance <rom6.inst>.
    Set property "INIT_2C = E7548D73AA46B9D524523CBC9CBA26302C799B3624503CB64050628A1D05120A" for instance <rom6.inst>.
    Set property "INIT_2D = 2330DB20B1B846E1160B6C60000002B68DB5B64987910B3C4732239951CC8CDA" for instance <rom6.inst>.
    Set property "INIT_2E = D85B0B9036596C5D96D9665DBD96F6D9421C458B42DB7BA0748987910C222222" for instance <rom6.inst>.
    Set property "INIT_2F = 800000000000000001B276DADDB6B76DADDB6B773B7FFE64CB5B60ED55555402" for instance <rom6.inst>.
    Set property "INIT_30 = 1B6192624D892189C5647DF960C6D16D49BB831B45B5BBC8909CCB05C185BB80" for instance <rom6.inst>.
    Set property "INIT_31 = 160A11D640580B01602C0ED03A6446CB124FF62626233B5C3DC5B3650B162F67" for instance <rom6.inst>.
    Set property "INIT_32 = 0190CDBB39310B6B99C8F0374C7E9DA66B62464A7714A60B9D59902A4D491633" for instance <rom6.inst>.
    Set property "INIT_33 = 8007FDFFE8A0C7799F8228019FDFE088B09AE7A80000306B862888001AFAA121" for instance <rom6.inst>.
    Set property "INIT_34 = EFF776EDF7DF6EEDF7DF6EEDBEFB776DBEFB776FBEFFFFDFFFFE82009FF7FFA0" for instance <rom6.inst>.
    Set property "INIT_35 = 000000000000000000217DF7DF7F6DF6EDB6FB6EEDB6FB6EEDB777DBEFF777DB" for instance <rom6.inst>.
    Set property "INIT_36 = 00A880AAA00AA282A002A8000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_37 = A010181E3FFFFC01FEF01FFF01FFFF43F43FF03FF0001FF81FF03FE07FE80282" for instance <rom6.inst>.
    Set property "INIT_38 = 00000010240902400001F40FFD007F403FA0010F243C907C83E41F20FC87FDFF" for instance <rom6.inst>.
    Set property "INIT_39 = 907E41F20FC8003F81FC0FE07E07FF03FFFE07FBF80FF7F01FEFE03FF03FF000" for instance <rom6.inst>.
    Set property "INIT_3A = 4140C308000000000000010000020000000000000000007FA03FD00FF40FFA0F" for instance <rom6.inst>.
    Set property "INIT_3B = 5AAC36DB65551580FE400195000501050107000200000000050100000000008E" for instance <rom6.inst>.
    Set property "INIT_3C = 000000000CCD655D54BAA9754ABFFFFFFFFFFFFF557D5555555AD6AAB5AD556B" for instance <rom6.inst>.
    Set property "INIT_3D = 1FE41FC83FC86F90FF90EF21FF21BE43FE42FC87FC837FF0C06FFE181E3FF7FC" for instance <rom6.inst>.
    Set property "INIT_3E = 000000000000000000000000000000000000000000EE03F907F907F20FF20FE4" for instance <rom6.inst>.
    Set property "INIT_3F = C000000000000000000000000000000000000000000000000000000000000000" for instance <rom6.inst>.
    Set property "INIT_00 = 12121211C0010A8215042AC05FE2A000000000380E055008812221C7C6913829" for instance <rom7.inst>.
    Set property "INIT_01 = 226868002E02823FB2900D92D90CBC018404400044D124820820884508A21212" for instance <rom7.inst>.
    Set property "INIT_02 = 5D2680C0402805A6068310A1041A105A10420C6E1A800AE03084C825053E1C28" for instance <rom7.inst>.
    Set property "INIT_03 = E0024924918558A1020280051111888C44622370CA594A8925050AA002212004" for instance <rom7.inst>.
    Set property "INIT_04 = 0404922C6165963059658C165963059658C16124800088888888888800440090" for instance <rom7.inst>.
    Set property "INIT_05 = 925A0310300490494502175624440488B2DA220440881492DB2496102C922080" for instance <rom7.inst>.
    Set property "INIT_06 = 00000004451001122000908090009249249A45061B041034804082021C9E1004" for instance <rom7.inst>.
    Set property "INIT_07 = 000000000000000000000000002D1288944A2251288920314480F69479409100" for instance <rom7.inst>.
    Set property "INIT_08 = 64964C06240D0C4008924D30010C000390A82222800000070B8D8D8D8C000000" for instance <rom7.inst>.
    Set property "INIT_09 = 204090A501818801004910492492498000060087012C8208A2484104100C164B" for instance <rom7.inst>.
    Set property "INIT_0A = 818CD0D142D851D65249111B850007025A500020202020104242580924926AAA" for instance <rom7.inst>.
    Set property "INIT_0B = 68BA2E846824588C62C460D142C4631623068A1223089118345091184488C1A2" for instance <rom7.inst>.
    Set property "INIT_0C = 5200000034000222C11100E50D6A400000068000445D516A01052008041853A2" for instance <rom7.inst>.
    Set property "INIT_0D = 0004468E0001116A822201CA1B5200000034000222D0F0041152A6088807282B" for instance <rom7.inst>.
    Set property "INIT_0E = 1340070212C18031C46B575C371DC7718954AA411B25508B56A9461500000028" for instance <rom7.inst>.
    Set property "INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_10 = 928038000446570354A40A0294AA2A21442886AD9343249D33269B6CE9EC2D05" for instance <rom7.inst>.
    Set property "INIT_11 = 597000088CAE0252500007000088CB8000446570329280380004465703EADB6A" for instance <rom7.inst>.
    Set property "INIT_12 = 352B440C4010451611000002AA95D2548048401E402228280145250000500411" for instance <rom7.inst>.
    Set property "INIT_13 = 16A8A8385F4924A9D2749D2740C89B6CAEA0402D220300981818181A1A1A1A1A" for instance <rom7.inst>.
    Set property "INIT_14 = 8D191830306060C0C1818301018066468C0C181830306060C0C002C05D6F5BD2" for instance <rom7.inst>.
    Set property "INIT_15 = 02028A2204081022C4B3C1451E0A28F05147828A092610844C220C4225588746" for instance <rom7.inst>.
    Set property "INIT_16 = 1444C0CE0A231188C451188C46228890C08A3150886234468443124904888802" for instance <rom7.inst>.
    Set property "INIT_17 = D82C14360B050D82C14360B05086B5D109702D20B050B050B050B05091033831" for instance <rom7.inst>.
    Set property "INIT_18 = 2047911006B5AD0C114141028A40034304505086410100804200108400351C88" for instance <rom7.inst>.
    Set property "INIT_19 = 568A0291A2215A1244207814562541066D4CC5A8811100803506A081E44D41A8" for instance <rom7.inst>.
    Set property "INIT_1A = 0060006014C001F422222222295249249212A991100004448C2A095061FF8089" for instance <rom7.inst>.
    Set property "INIT_1B = 861505A87008400610800E9842003A610800E9842001A283D6A1035035A91860" for instance <rom7.inst>.
    Set property "INIT_1C = 0889222197430A82D4380420030840074C21000D143554104440001116444126" for instance <rom7.inst>.
    Set property "INIT_1D = 550411100004449110CBA18D436A1C021001842001A61080068A1AAA08222000" for instance <rom7.inst>.
    Set property "INIT_1E = ADC38C6B1A01820888000222488865D0C6A195060108004A1088D12A5223450D" for instance <rom7.inst>.
    Set property "INIT_1F = 8000000000000000000000000202810425D40502084BA80A041097501408212E" for instance <rom7.inst>.
    Set property "INIT_20 = 4DA4699D0D518543538D5184EA71AA309D4635604607802AAA1172A8AAC4CC99" for instance <rom7.inst>.
    Set property "INIT_21 = 51104850088949211000146A20228249412822006949412892498148210008A3" for instance <rom7.inst>.
    Set property "INIT_22 = 6905210910B400E62052142A2C402C588888821B10888C8924C2222221128804" for instance <rom7.inst>.
    Set property "INIT_23 = C800D04441551450504405D2844E504924988A83E1029202CC80512008110404" for instance <rom7.inst>.
    Set property "INIT_24 = 405504C0026121D6B181189821014475AC60462012028829B856C00701903980" for instance <rom7.inst>.
    Set property "INIT_25 = 00000000201000000000000000018010410C2222222222223089248924910925" for instance <rom7.inst>.
    Set property "INIT_26 = 400240A120D296802A06D80620A2440002100042000000000000000000015000" for instance <rom7.inst>.
    Set property "INIT_27 = 1055008166008C020010D500810060100086A804088040020A2A088402080408" for instance <rom7.inst>.
    Set property "INIT_28 = 201021D40204020075008100801D40204020035008100800D4020416188C0200" for instance <rom7.inst>.
    Set property "INIT_29 = 33272692A887094216C7D88F9E20B810A8C1020902C1279302A8824220102CC2" for instance <rom7.inst>.
    Set property "INIT_2A = 906908A480807198114008308E0C20CC02204238A08114A55A14201484029919" for instance <rom7.inst>.
    Set property "INIT_2B = 0050A31C630030A020608431C001F0032003A20D06090001AE80000000568450" for instance <rom7.inst>.
    Set property "INIT_2C = 5552142AA90A155564422C9C89DA22220C399A22AC6030A64010619D0D033118" for instance <rom7.inst>.
    Set property "INIT_2D = 23925B60909A446902092448000028160C9096489392839AA6AA935509AA8A68" for instance <rom7.inst>.
    Set property "INIT_2E = 48090180120B2448B24B3659948652CB02484489404929E07400939286222222" for instance <rom7.inst>.
    Set property "INIT_2F = 4000000000000000019632484C92132484C92132113FFE54A959506400000002" for instance <rom7.inst>.
    Set property "INIT_30 = 9121902240812081414C38BC40431E285E49810C78A149C180184A0502852480" for instance <rom7.inst>.
    Set property "INIT_31 = 120A089520640C819032040830400A4A30000404040321283146000001020526" for instance <rom7.inst>.
    Set property "INIT_32 = 01A045A139001A6B09D0D0144C2890A62B2202405714445A0940802A20011212" for instance <rom7.inst>.
    Set property "INIT_33 = 8A1A1201EA8C0CAEEAAAA20A212A002804600800000103803800000060002121" for instance <rom7.inst>.
    Set property "INIT_34 = EFF776EDF7DF6EEDF7DF6EEDBEFB776DBEFB776FBEFFFFDFFFDEA22C684AAFA8" for instance <rom7.inst>.
    Set property "INIT_35 = 000000000000000000017DF7DF7F6DF6EDB6FB6EEDB6FB6EEDB777DBEFF777DB" for instance <rom7.inst>.
    Set property "INIT_36 = AA0000AAA808800A20A800000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_37 = 340003400000014400034000340000680280068004004003400A80150018888A" for instance <rom7.inst>.
    Set property "INIT_38 = AF2BCAE298A6298ACA00068001A00068003400A002800A005002801400500000" for instance <rom7.inst>.
    Set property "INIT_39 = 0A002801400502801400A005005000280000500000A0000140000280028002BC" for instance <rom7.inst>.
    Set property "INIT_3A = 60204000000000000000000000000000000000000000500034001A0006800340" for instance <rom7.inst>.
    Set property "INIT_3B = 02AFC924955545FF0080009C000C000400040008080808080C0055555555558D" for instance <rom7.inst>.
    Set property "INIT_3C = 000000001A000000020004000AB0000000000000556000000000000000000000" for instance <rom7.inst>.
    Set property "INIT_3D = 80068005000D000A001A0014003400280068005000D000000A00000140000001" for instance <rom7.inst>.
    Set property "INIT_3E = 00000000000000000000000000000000000000000A005000A001A00140034002" for instance <rom7.inst>.
    Set property "INIT_3F = 1000000000000000000000000000000000000000000000000000000000000000" for instance <rom7.inst>.
    Summary:
	no macro.
Unit <ROM_PGM_0> synthesized.

Synthesizing Unit <PACMAN_VIDEO>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_video.vhd".
        alt_transp = false
WARNING:Xst:647 - Input <I_HCNT<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_VCNT<8:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <ram_parity> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <char_match_reg>.
    Found 1-bit register for signal <char_hblank_reg>.
    Found 8-bit register for signal <sprite_data>.
    Found 4-bit register for signal <shift_regu>.
    Found 4-bit register for signal <shift_regl>.
    Found 1-bit register for signal <vout_obj_on>.
    Found 1-bit register for signal <vout_yflip>.
    Found 1-bit register for signal <vout_hblank>.
    Found 5-bit register for signal <vout_db>.
    Found 8-bit register for signal <sprite_addr>.
    Found 8-bit register for signal <sprite_addr_t1>.
    Found 1-bit register for signal <vout_obj_on_t1>.
    Found 1-bit register for signal <vout_hblank_t1>.
    Found 8-bit register for signal <lut_4a_t1>.
    Found 2-bit register for signal <shift_op_t1>.
    Found 4-bit register for signal <char_sum_reg>.
    Found 9-bit adder for signal <n0111> created at line 145.
    Found 8-bit adder for signal <sprite_addr[7]_GND_115_o_add_19_OUT> created at line 227.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <PACMAN_VIDEO> synthesized.

Synthesizing Unit <GFX1>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\build\gfx1.vhd".
    Set property "INIT_00 = 281E03C01E002D5E3D542D5E07BC003C00782D5E281F3F5502F005F51C2D0B58" for instance <rom0.inst>.
    Set property "INIT_01 = 3C003C000F000F553C2D3D781E0A0B5E3C0F3D5E1E2D3C0F3C0F05783D0C255E" for instance <rom0.inst>.
    Set property "INIT_02 = 0000000000000000FFFF2FF8FFFF2FF807D0000007D000000140000001400000" for instance <rom0.inst>.
    Set property "INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_04 = 0618000006180000000028000000000002FF0000FE000000007F0002F400BFC0" for instance <rom0.inst>.
    Set property "INIT_05 = 00000000F000E0000F000BFFF000BFFFF0F0F0F0F0F0F0F005550FFFF00FF00F" for instance <rom0.inst>.
    Set property "INIT_06 = 007802803D540AA82AAD0AA81E3C002801F40AA8017E2AAA00F00AAA3C0F02A0" for instance <rom0.inst>.
    Set property "INIT_07 = C000D555C000C000000355570003000301500000006020002D5F0AA02F580AA8" for instance <rom0.inst>.
    Set property "INIT_08 = 3C1502AA3D5428000F540AAA3C0F2AA03C0002A83D5E2AA83C0F280A00000000" for instance <rom0.inst>.
    Set property "INIT_09 = 3C0F0AA83FDF280A3FFF280A0F000AAA3DE0282A000F0AA800F00AAA3D5F280A" for instance <rom0.inst>.
    Set property "INIT_0A = 3DDF280A3D1F00803C0F0AA800F000A02D540AA83C1F282A3C0F0AA23C0F2800" for instance <rom0.inst>.
    Set property "INIT_0B = 80000000E86A80AAEA4A8000C683255803E0080001F82AAA0B5E00A00BF8280A" for instance <rom0.inst>.
    Set property "INIT_0C = 002A0000003F003FAAAA0000F400FFFF2AAA00003FC03FFF0002000000000001" for instance <rom0.inst>.
    Set property "INIT_0D = 00000000000000002AAA00000000000702AA000003FD03FFAAAA00000000FFFF" for instance <rom0.inst>.
    Set property "INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_10 = 0008000A30C3A828330C80A0030C0802AA4C2A02090C2A02030C0A8200000000" for instance <rom0.inst>.
    Set property "INIT_11 = 000000003000800030CC0A02A4C3A028000A000290C3A0280000000218C3A828" for instance <rom0.inst>.
    Set property "INIT_12 = 02FF0000FA00000000030FFF0000FFC00BF30000FFC00000000007E500000000" for instance <rom0.inst>.
    Set property "INIT_13 = 0F3F0000FFF0A000001601CF9400FF400BFF0000FFE00000000107FF0000FFD0" for instance <rom0.inst>.
    Set property "INIT_14 = 00A5000074002000000A002EE800160003FF0000FFC0000001500FFF1500FFF0" for instance <rom0.inst>.
    Set property "INIT_15 = 000C000240000000000000040000400000B300003800000000000F5C0000D7C0" for instance <rom0.inst>.
    Set property "INIT_16 = 00000000000000000000000000000000FF5CFFFC3FF53FFF0000FFD0000007FF" for instance <rom0.inst>.
    Set property "INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1A = C240C00001830003C2400A55018355A0C300C30000C300C33015C300540C00C3" for instance <rom0.inst>.
    Set property "INIT_1B = 000000000000000000005555000055555555000055550000C015C300540300C3" for instance <rom0.inst>.
    Set property "INIT_1C = 000000C0000003005555000055550000000030000000000C0A55000055A00000" for instance <rom0.inst>.
    Set property "INIT_1D = 00D5000057000000000000C100004300002500005800000000C000C003000300" for instance <rom0.inst>.
    Set property "INIT_1E = 000000C0000003000180000002400000540000C000150300000055570000D555" for instance <rom0.inst>.
    Set property "INIT_1F = 00000000000000000000000000000000540000C0001503000025000058000000" for instance <rom0.inst>.
    Set property "INIT_20 = 02FF0FFF00030000FA00FFC0000000000BF307E500000000FFC0000000000000" for instance <rom0.inst>.
    Set property "INIT_21 = 0F3F01CF00160000FFF0FF409400A0000BFF07FF00010000FFE0FFD000000000" for instance <rom0.inst>.
    Set property "INIT_22 = 00A5002E000A000074001600E800200003FF0FFF01500000FFC0FFF015000000" for instance <rom0.inst>.
    Set property "INIT_23 = 000C000400000002400040000000000000B30F5C000000003800D7C000000000" for instance <rom0.inst>.
    Set property "INIT_24 = 3FFF10FF01FF0A02FFFC0FF4FF4080A03FFF10FF01FF2028FFFC0FF4FF402808" for instance <rom0.inst>.
    Set property "INIT_25 = 003F0001000002A0FFC0F5D0000000A803FF000100000A80FE00F5D000000A80" for instance <rom0.inst>.
    Set property "INIT_26 = 000000000000AAAA000000000000AAA0000000000000AAAA150000000000AA80" for instance <rom0.inst>.
    Set property "INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_28 = 8000FF80FFFF000000000000000000003FFF07FF0007FFFFFFFFFFFFFFFFFF80" for instance <rom0.inst>.
    Set property "INIT_29 = FFF4F4000000FFA8000000000000000000BF2FFFFFFF0000FFFFFFFFFFF42AFF" for instance <rom0.inst>.
    Set property "INIT_2A = FFFFFFFFFFFF0000A000FFD0D00000003FFF07FF0007FFFFFFFFFFFFFFFFFFFA" for instance <rom0.inst>.
    Set property "INIT_2B = FFFFFFFFF540FFA8FE00FF500000000000BF2FFFFFFF0000FFFFFFFFFFFF2AFF" for instance <rom0.inst>.
    Set property "INIT_2C = FFFFFFFFFFFFFFFFFFFCFFD0D000FFFF3FFF07FF0007FFFFFFFFFFFFFFFFFFFF" for instance <rom0.inst>.
    Set property "INIT_2D = FFFFFFFFFFFFFFA8FE00FFF8FFFF000000BF2FFFFFFF0000FFFFFFFFFFFF2AFF" for instance <rom0.inst>.
    Set property "INIT_2E = 0696003C0000000096903C00000000000696003C0000000096903C0000000000" for instance <rom0.inst>.
    Set property "INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_30 = 3FFF1FF001FF0A02FFFCFF04FF4080A03FFF1FF001FF2028FFFCFF04FF402808" for instance <rom0.inst>.
    Set property "INIT_31 = 3FFF1FFF01FF0A02FFFCFFF4FF4080A03FFF1FFF01FF2028FFFCFFF4FF402808" for instance <rom0.inst>.
    Set property "INIT_32 = 3FFF10FF01FF0A02FFFC0FF4FF4080A03FFF10FF01FF2028FFFC0FF4FF402808" for instance <rom0.inst>.
    Set property "INIT_33 = 3FFF1FFF010F0A02FFFCFFF4F04080A03FFF1FFF010F2028FFFCFFF4F0402808" for instance <rom0.inst>.
    Set property "INIT_34 = 0202630C0000000080A0330C00000000AA82818C0000000080A0330C00000000" for instance <rom0.inst>.
    Set property "INIT_35 = 8280CD5300000000A0280CC3000000002A02958C0000000080A0330C00000000" for instance <rom0.inst>.
    Set property "INIT_36 = 00003FE007FF000000002FF0FF4000000FFF3FE007FF000040000000E0000000" for instance <rom0.inst>.
    Set property "INIT_37 = 0FE03FFC07FF00002FC0FFF0FF4000000FFF3FEA07FF0000FFC00000FF400000" for instance <rom0.inst>.
    Set property "INIT_38 = 0B0A032603546000B9C0E630350100090FFF3FFF07FF0000FFC0FFF0FF400000" for instance <rom0.inst>.
    Set property "INIT_39 = 3FFF1FC701FF2028FD00FC74FF4000003FFF1FFF010F2028FD00FFF4F0400000" for instance <rom0.inst>.
    Set property "INIT_3A = 0AFEFFD400000000FE805FFC0000000002BF3FF414000000FA007FF000500000" for instance <rom0.inst>.
    Set property "INIT_3B = 2BFE550000000000FFA00154000000000AFEFD5000000000FE8015FC00000000" for instance <rom0.inst>.
    Set property "INIT_3C = 7FFF000000000000FFF4000000000000BFFF000000000000FFF8000000000000" for instance <rom0.inst>.
    Set property "INIT_3D = 003F0000000000A8F00000000000A80001FF000000000AA0FD00000000002A80" for instance <rom0.inst>.
    Set property "INIT_3E = 00030000000000000000000000000000000F000000000008C000000000008000" for instance <rom0.inst>.
    Set property "INIT_3F = 000000000000000000000000000000000A000124000000180140600000009200" for instance <rom0.inst>.
    Set property "INIT_00 = 155501E001543EAD1554000F00543D7D055502AD055407F8005000F001503C0F" for instance <rom1.inst>.
    Set property "INIT_01 = 15553EA805550FA815503C0F01543C0015543EAD01503D5F05540AAF05501AF5" for instance <rom1.inst>.
    Set property "INIT_02 = 00000000000000001FF4FFFF1FF4FFFF00000BE000000BE00000028000000280" for instance <rom1.inst>.
    Set property "INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_04 = 0F3C00000F3C000000001400000000000017002AFFC0A000000002BF0000FF40" for instance <rom1.inst>.
    Set property "INIT_05 = 00000000D000F00007FF0F007FFFF000FFD0F0F0D0FFF0F003FF0FAAFFFDF00F" for instance <rom1.inst>.
    Set property "INIT_06 = 3EAF03C007A83C0F3EA8140F01FC2ABE0ABE140F1EAD1FA001F000F006B42D0E" for instance <rom1.inst>.
    Set property "INIT_07 = C000C000EAAAC00000030003AAAB000300000000000606001EAD001E1EA430AF" for instance <rom1.inst>.
    Set property "INIT_08 = 07AA2D0F3EAA3C000FAA0F003EB43C1E07AD2D053EAD3C0F07B43EAF00000000" for instance <rom1.inst>.
    Set property "INIT_09 = 1EAD3C0F3D0F3CBF3D1F3C8F0F000F003C1E3EF4000F140F0AFA00F03C0F3C0F" for instance <rom1.inst>.
    Set property "INIT_0A = 3C0F3FBF3C0F0BF83C0F3C0F0AFA00F01EB4140F3EAD3EF41EAD3CBE3EAD3EA8" for instance <rom1.inst>.
    Set property "INIT_0B = 000040000000C02A0000EA001AA4C94300FC02002ABF1F800F0F00F03D1F1FBD" for instance <rom1.inst>.
    Set property "INIT_0C = 003F00000000003FFFFF00000000FF503FFF000000003FF40003000000000000" for instance <rom1.inst>.
    Set property "INIT_0D = 000000000000000001FF00000000000003FF0000000003FFFFFF00000000D400" for instance <rom1.inst>.
    Set property "INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_10 = 00060001706930C391A4330CEAC60C0CEA8640CCAB8640CC0706030C00000000" for instance <rom1.inst>.
    Set property "INIT_11 = 00000000900030001A4630CCA8690CC3000E0004B8690CC3000A0004A46980C3" for instance <rom1.inst>.
    Set property "INIT_12 = 0BFF002BFF80A000000007D400005F400FF90002CF40FF800000000000000000" for instance <rom1.inst>.
    Set property "INIT_13 = 03DF0EAAFFC0FAB0000000FB0000FF000FFF02BFFFF0FE800000005700005500" for instance <rom1.inst>.
    Set property "INIT_14 = 00E1000663400600001000000000C0000FFF00BEFFF0FE0000000FFD0000FFD0" for instance <rom1.inst>.
    Set property "INIT_15 = 000C000CE000E00000000000000000000BFB0003BF80000000000C00000000C0" for instance <rom1.inst>.
    Set property "INIT_16 = 00000000000000003E2C000038BC0000FFA0FFFC0FFA3FFF0000F5000000005F" for instance <rom1.inst>.
    Set property "INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_1A = C300C02A00C3A803C300302A00C3A80CC300C30000C300C305AAC180AA500243" for instance <rom1.inst>.
    Set property "INIT_1B = 0000AAAA0000AAAA0000AAAA0000AAAAAAAA0000AAAA0000C000C18000030243" for instance <rom1.inst>.
    Set property "INIT_1C = 0000001A0000A4000000000000000000000005AA0000AA5030000000000C0000" for instance <rom1.inst>.
    Set property "INIT_1D = 00C2000083000000000000EA0000AB0000C000000300000000C000C003000300" for instance <rom1.inst>.
    Set property "INIT_1E = 0000001A0000A40000C0A8000300002A00000240000001800000AAAB0000EAAA" for instance <rom1.inst>.
    Set property "INIT_1F = 00000000000000000000000000000000AAAA0240AAAA018000C0000003000000" for instance <rom1.inst>.
    Set property "INIT_20 = 0BFF07D40000002BFF805F400000A0000FF9000000000002CF4000000000FF80" for instance <rom1.inst>.
    Set property "INIT_21 = 03DF00FB00000EAAFFC0FF000000FAB00FFF0057000002BFFFF055000000FE80" for instance <rom1.inst>.
    Set property "INIT_22 = 00E10000001000066340C000000006000FFF0FFD000000BEFFF0FFD00000FE00" for instance <rom1.inst>.
    Set property "INIT_23 = 000C00000000000CE00000000000E0000BFB0C0000000003BF8000C000000000" for instance <rom1.inst>.
    Set property "INIT_24 = 3FFF0FFF00053FEFFFFCFFF05000FBFC3FFF0FFF00053EFEFFFCFFF05000BFBC" for instance <rom1.inst>.
    Set property "INIT_25 = 00070000000003FFFFC078E00000FFFC007F000000000FFFFF8078E00000FFC0" for instance <rom1.inst>.
    Set property "INIT_26 = 0000000000001F550000000000005FF40000000000001FD7000000000000FFD0" for instance <rom1.inst>.
    Set property "INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_28 = F800FFF8FF54000000000000000000001FFF007F0000FFFFFFFFFFFF15FFFFF8" for instance <rom1.inst>.
    Set property "INIT_29 = FF4040000000FFFF00000000000000000BFF3FFFFFFF000BFFFFFFFFFF40FFFF" for instance <rom1.inst>.
    Set property "INIT_2A = FFFFFFFFFF54FA80FFA0FD00000000001FFF007F0000FFFFFFFFFFFF15FFFFFF" for instance <rom1.inst>.
    Set property "INIT_2B = FFFFFFFF0000FFFFFFE050000000E0000BFF3FFFFFFF000BFFFFFFFFFFF5FFFF" for instance <rom1.inst>.
    Set property "INIT_2C = FFFFFFFFFF54FFFFFFF4FD000000FFFF1FFF007F0000FFFFFFFFFFFF15FFFFFF" for instance <rom1.inst>.
    Set property "INIT_2D = FFFFFFFFFFFFFFFFFFE0FFFCFFFFE0000BFF3FFFFFFF000BFFFFFFFFFFFFFFFF" for instance <rom1.inst>.
    Set property "INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom1.inst>.
    Set property "INIT_30 = 3FFF0FFF00053FEFFFFCFFF05000FBFC3FFF0FFF00053EFEFFFCFFF05000BFBC" for instance <rom1.inst>.
    Set property "INIT_31 = 3F0F0FFF00053FEFF0FCFFF05000FBFC3F0F0FFF00053EFEF0FCFFF05000BFBC" for instance <rom1.inst>.
    Set property "INIT_32 = 3FFF0FFF00053FEFFFFCFFF05000FBFC3FFF0FFF00053EFEFFFCFFF05000BFBC" for instance <rom1.inst>.
    Set property "INIT_33 = 3FFF0FFF00053FEFFFFCFFF05000FBFC3FFF0FFF00053EFEFFFCFFF05000BFBC" for instance <rom1.inst>.
    Set property "INIT_34 = AB8C070600000000330C91A400000000180C6A4600000000330C91A400000000" for instance <rom1.inst>.
    Set property "INIT_35 = CC33C6A1000000000CC3A46900000000C0CC6A4600000000330C91A400000000" for instance <rom1.inst>.
    Set property "INIT_36 = 3E001FFE0015000002F0FFD0500000003FF41FFE001502BF000000005000F000" for instance <rom1.inst>.
    Set property "INIT_37 = 3FF01FFF001502803FF0FFD050000A003FFF1FFF001502BF5400FE805000FA00" for instance <rom1.inst>.
    Set property "INIT_38 = 0CF401CD240007961980A698060096D03FFF1FFF001502BFFFF0FFD05000FA00" for instance <rom1.inst>.
    Set property "INIT_39 = 3FFF0FFF00053EFEFF80FFF05000B8003FFF0FFF00053EFEFF80FFF05000B800" for instance <rom1.inst>.
    Set property "INIT_3A = 3FFF750000000000FFF00174000000000FFF3F4000000000FFC007F000000000" for instance <rom1.inst>.
    Set property "INIT_3B = FFFF000000000000FFFC000000000000BFFF000000000000FFF8000000000000" for instance <rom1.inst>.
    Set property "INIT_3C = 005F000000002BF8D40000000000BFA055FF0000000002A8FD5400000000AA00" for instance <rom1.inst>.
    Set property "INIT_3D = 00070000000001FF400000000000FD000007000000003FFE400000000000FFF0" for instance <rom1.inst>.
    Set property "INIT_3E = 00030000000000030000000000000000000300000000001F000000000000D000" for instance <rom1.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000800000000001800600000000000400" for instance <rom1.inst>.
    Set property "INIT_00 = 281E03C01E002D5E3D542D5E07BC003C00782D5E281F3F5502F005F51C2D0B58" for instance <rom2.inst>.
    Set property "INIT_01 = 3C003C000F000F553C2D3D781E0A0B5E3C0F3D5E1E2D3C0F3C0F05783D0C255E" for instance <rom2.inst>.
    Set property "INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_04 = 0618000006180000000028000000000002FF0000FE000000007F0002F400BFC0" for instance <rom2.inst>.
    Set property "INIT_05 = 00000000F000E0000F000BFFF000BFFFF0F0F0F0F0F0F0F005550FFFF00FF00F" for instance <rom2.inst>.
    Set property "INIT_06 = 007802803D540AA82AAD0AA81E3C002801F40AA8017E2AAA00F00AAA3C0F02A0" for instance <rom2.inst>.
    Set property "INIT_07 = C000D555C000C000000355570003000301500000006020002D5F0AA02F580AA8" for instance <rom2.inst>.
    Set property "INIT_08 = 3C1502AA3D5428000F540AAA3C0F2AA03C0002A83D5E2AA83C0F280A00000000" for instance <rom2.inst>.
    Set property "INIT_09 = 3C0F0AA83FDF280A3FFF280A0F000AAA3DE0282A000F0AA800F00AAA3D5F280A" for instance <rom2.inst>.
    Set property "INIT_0A = 3DDF280A3D1F00803C0F0AA800F000A02D540AA83C1F282A3C0F0AA23C0F2800" for instance <rom2.inst>.
    Set property "INIT_0B = 80000000E86A80AAEA4A8000C683255803E0080001F82AAA0B5E00A00BF8280A" for instance <rom2.inst>.
    Set property "INIT_0C = 002A0000003F003FAAAA0000F400FFFF2AAA00003FC03FFF0000000000000000" for instance <rom2.inst>.
    Set property "INIT_0D = 00000000000000002AA800000000000702AA000003FD03FFAAAA00000000FFFF" for instance <rom2.inst>.
    Set property "INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_10 = 0008000A30C3A828330C80A0030C0802AA4C2A02090C2A02030C0A8200000000" for instance <rom2.inst>.
    Set property "INIT_11 = 000000003000800030CC0A02A4C3A028000A000290C3A0280000000218C3A828" for instance <rom2.inst>.
    Set property "INIT_12 = 0004000010000000005702115400200000800000400000000000001805F01800" for instance <rom2.inst>.
    Set property "INIT_13 = 000002AA0000AA8000000000000000000000000000000000000100027D400000" for instance <rom2.inst>.
    Set property "INIT_14 = 02DB00029BE08000000000D90000F9C000000000080000000001000080000000" for instance <rom2.inst>.
    Set property "INIT_15 = 000C000240000000005A00AE9400E8000003000000000000000103FF0000FF00" for instance <rom2.inst>.
    Set property "INIT_16 = 00000000000000000000000000000000F4BCFFFC3F4B3FFF0000FE90000007EB" for instance <rom2.inst>.
    Set property "INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_19 = 0000AAAA0000AAAA000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_1A = FF40FFFF01FFFFFFFF400AFF01FFFFA0FF00FF0000FF00FF3FFFFF00FFFC00FF" for instance <rom2.inst>.
    Set property "INIT_1B = 0000FFFF0000FFFF0000FFFF0000FFFFFFFF0000FFFF0000FFFFFF00FFFF00FF" for instance <rom2.inst>.
    Set property "INIT_1C = 000000FF0000FF00FFFF0000FFFF000000003FFF0000FFFC0AFF0000FFA00000" for instance <rom2.inst>.
    Set property "INIT_1D = 00FF0000FF000000000000FF0000FF00002F0000F800000000FF00FFFF00FF00" for instance <rom2.inst>.
    Set property "INIT_1E = 000000FF0000FF0001FFFFFFFF40FFFFFFFF00FFFFFFFF000000FFFF0000FFFF" for instance <rom2.inst>.
    Set property "INIT_1F = 00000000000000000000000000000000FFFF00FFFFFFFF00002F0000F8000000" for instance <rom2.inst>.
    Set property "INIT_20 = 0004021100570000100020005400000000800018000000004000180005F00000" for instance <rom2.inst>.
    Set property "INIT_21 = 00000000000002AA000000000000AA800000000200010000000000007D400000" for instance <rom2.inst>.
    Set property "INIT_22 = 02DB00D9000000029BE0F9C00000800000000000000100000800000080000000" for instance <rom2.inst>.
    Set property "INIT_23 = 000C00AE005A00024000E80094000000000303FF000100000000FF0000000000" for instance <rom2.inst>.
    Set property "INIT_24 = 3FFF1F0F01FF0A02F6FCF0F4FF4080A03FFF1F0F01FF2028F6FCF0F4FF402008" for instance <rom2.inst>.
    Set property "INIT_25 = 003F0001000002A0FFC04B28000000A803FF000100000A80FE004B2800000A80" for instance <rom2.inst>.
    Set property "INIT_26 = 000000000000AAAA000000000000AAA0000000000000AAAA150000000000AA80" for instance <rom2.inst>.
    Set property "INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_2E = 3FFF1FFF01FF0A02FFFCFFF4FF4080A03FFF1FFF01FF2028FFFCFFF4FF402808" for instance <rom2.inst>.
    Set property "INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_30 = 3FFF1F0F01FF0A02FFFCF0F4FF4080A03FFF1F0F01FF2028FFFCF0F4FF402808" for instance <rom2.inst>.
    Set property "INIT_31 = 3FFF1C0301FF0A02FFFCC034FF4080A03FFF1C0301FF2028FFFCC034FF402808" for instance <rom2.inst>.
    Set property "INIT_32 = 3FFF1F0F01FF0A02FFFCF0F4FF4080A03FFF1F0F01FF2028FFFCF0F4FF402808" for instance <rom2.inst>.
    Set property "INIT_33 = 3FFF1F5F00FB0A02FFFCF5F4EF0080A03FFF1F5F00FB2028FFFCF5F4EF002808" for instance <rom2.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom2.inst>.
    Set property "INIT_36 = 00003FE007FF000000002FF0FF4000000FFF3FE007FF000040000000E0000000" for instance <rom2.inst>.
    Set property "INIT_37 = 0FE03FFC07FF00002FC0FFF0FF4000000FFF3FEA07FF0000FFC00000FF400000" for instance <rom2.inst>.
    Set property "INIT_38 = 02CB00F600000000FB00EFC0000000000FFF3FFF07FF0000FFC0FFF0FF400000" for instance <rom2.inst>.
    Set property "INIT_39 = 3FFF1D0701AF2028FFF0D074FA400AA83FFF1F5F000B2028FFF0F5F4E0000AA8" for instance <rom2.inst>.
    Set property "INIT_3A = 0AFEFFD400000000FE805FFC0000000002BF3FF414000000FA007FF000500000" for instance <rom2.inst>.
    Set property "INIT_3B = 2BFE550000000000FFA00154000000000AFEFD5000000000FE8015FC00000000" for instance <rom2.inst>.
    Set property "INIT_3C = 7FFF000000000000FFF4000000000000BFFF000000000000FFF8000000000000" for instance <rom2.inst>.
    Set property "INIT_3D = 003F0000000000A8F00000000000A80001FF000000000AA0FD00000000002A80" for instance <rom2.inst>.
    Set property "INIT_3E = 00030000000000000000000000000000000F000000000008C000000000008000" for instance <rom2.inst>.
    Set property "INIT_3F = 000000000000000000000000000000000A000124000000180140600000009200" for instance <rom2.inst>.
    Set property "INIT_00 = 155501E001543EAD1554000F00543D7D055502AD055407F8005000F001503C0F" for instance <rom3.inst>.
    Set property "INIT_01 = 15553EA805550FA815503C0F01543C0015543EAD01503D5F05540AAF05501AF5" for instance <rom3.inst>.
    Set property "INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_04 = 0F3C00000F3C000000001400000000000017002AFFC0A000000002BF0000FF40" for instance <rom3.inst>.
    Set property "INIT_05 = 00000000D000F00007FF0F007FFFF000FFD0F0F0D0FFF0F003FF0FAAFFFDF00F" for instance <rom3.inst>.
    Set property "INIT_06 = 3EAF03C007A83C0F3EA8140F01FC2ABE0ABE140F1EAD1FA001F000F006B42D0E" for instance <rom3.inst>.
    Set property "INIT_07 = C000C000EAAAC00000030003AAAB000300000000000606001EAD001E1EA430AF" for instance <rom3.inst>.
    Set property "INIT_08 = 07AA2D0F3EAA3C000FAA0F003EB43C1E07AD2D053EAD3C0F07B43EAF00000000" for instance <rom3.inst>.
    Set property "INIT_09 = 1EAD3C0F3D0F3CBF3D1F3C8F0F000F003C1E3EF4000F140F0AFA00F03C0F3C0F" for instance <rom3.inst>.
    Set property "INIT_0A = 3C0F3FBF3C0F0BF83C0F3C0F0AFA00F01EB4140F3EAD3EF41EAD3CBE3EAD3EA8" for instance <rom3.inst>.
    Set property "INIT_0B = 000040000000C02A0000EA001AA4C94300FC02002ABF1F800F0F00F03D1F1FBD" for instance <rom3.inst>.
    Set property "INIT_0C = 003F00000000003FFFFF00000000FF503FFF000000003FF40000000000000000" for instance <rom3.inst>.
    Set property "INIT_0D = 000000000000000001FF00000000000003FF0000000003FFFFFF00000000D400" for instance <rom3.inst>.
    Set property "INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_10 = 00060001706930C391A4330CEAC60C0CEA8640CCAB8640CC0706030C00000000" for instance <rom3.inst>.
    Set property "INIT_11 = 00000000900030001A4630CCA8690CC3000E0004B8690CC3000A0004A46980C3" for instance <rom3.inst>.
    Set property "INIT_12 = 00410000080000000000002B0000A1000100000030002000000000010000A300" for instance <rom3.inst>.
    Set property "INIT_13 = 0000015500005540000000000000000000000000000000000000000700006A00" for instance <rom3.inst>.
    Set property "INIT_14 = 039F00B99DB0F980000000170000B50000000000030000000000000200000000" for instance <rom3.inst>.
    Set property "INIT_15 = 000C000CE000E000000000FF0000FC0000BB0003B80000000000001F0000D000" for instance <rom3.inst>.
    Set property "INIT_16 = 00000000000000003E2C000038BC0000F050FFFC0F053FFF0000F5000000005F" for instance <rom3.inst>.
    Set property "INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_19 = 0000555500005555000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_1A = FF00FFFF00FFFFFFFF003FFF00FFFFFCFF00FF0000FF00FF05FFFF80FF5002FF" for instance <rom3.inst>.
    Set property "INIT_1B = 0000FFFF0000FFFF0000FFFF0000FFFFFFFF0000FFFF0000FFFFFF80FFFF02FF" for instance <rom3.inst>.
    Set property "INIT_1C = 0000001F0000F400FFFF0000FFFF0000000005FF0000FF503FFF0000FFFC0000" for instance <rom3.inst>.
    Set property "INIT_1D = 00FF0000FF000000000000FF0000FF0000FF0000FF00000000FF00FFFF00FF00" for instance <rom3.inst>.
    Set property "INIT_1E = 0000001F0000F40000FFFFFFFF00FFFFFFFF02FFFFFFFF800000FFFF0000FFFF" for instance <rom3.inst>.
    Set property "INIT_1F = 00000000000000000000000000000000FFFF02FFFFFFFF8000FF0000FF000000" for instance <rom3.inst>.
    Set property "INIT_20 = 0041002B000000000800A1000000000001000001000000003000A30000002000" for instance <rom3.inst>.
    Set property "INIT_21 = 00000000000001550000000000005540000000070000000000006A0000000000" for instance <rom3.inst>.
    Set property "INIT_22 = 039F0017000000B99DB0B5000000F98000000002000000000300000000000000" for instance <rom3.inst>.
    Set property "INIT_23 = 000C00FF0000000CE000FC000000E00000BB001F00000003B800D00000000000" for instance <rom3.inst>.
    Set property "INIT_24 = 3D7F082F00053FEFD66482F05000F2FC3D7F082F00053EFED66482F05000B6BC" for instance <rom3.inst>.
    Set property "INIT_25 = 00070000000003FFFFC005140000FFFC007F000000000FFFFF8005140000FFC0" for instance <rom3.inst>.
    Set property "INIT_26 = 0000000000001F550000000000005FF40000000000001FD7000000000000FFD0" for instance <rom3.inst>.
    Set property "INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_2E = 3FFF0FFF00053FEFFFFCFFF05000FBFC3FFF0FFF00053EFEFFFCFFF05000BFBC" for instance <rom3.inst>.
    Set property "INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_30 = 3FD70F8200053FEFFD7CF8205000FBFC3FD70F8200053EFEFD7CF8205000BFBC" for instance <rom3.inst>.
    Set property "INIT_31 = 3DF70FAF00053FEFDF7CFAF05000FBFC3DF70FAF00053EFEDF7CFAF05000BFBC" for instance <rom3.inst>.
    Set property "INIT_32 = 3D7F082F00053FEFD7FC82F05000FBFC3D7F082F00053EFED7FC82F05000BFBC" for instance <rom3.inst>.
    Set property "INIT_33 = 3FFF0C0300053FEFFFFCC0305000FBFC3FFF0C0300053EFEFFFCC0305000BFBC" for instance <rom3.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom3.inst>.
    Set property "INIT_36 = 3E001FFE0015000002F0FFD0500000003FF41FFE001502BF000000005000F000" for instance <rom3.inst>.
    Set property "INIT_37 = 3FF01FFF001502803FF0FFD050000A003FFF1FFF001502BF5400FE805000FA00" for instance <rom3.inst>.
    Set property "INIT_38 = 03FD0064000000281E007F40000028003FFF1FFF001502BFFFF0FFD05000FA00" for instance <rom3.inst>.
    Set property "INIT_39 = 3FFF0C0300053EFEFFF0C0305000BFD43FFF0C0300053EFEFFF0C0305000BFD4" for instance <rom3.inst>.
    Set property "INIT_3A = 3FFF750000000000FFF00174000000000FFF3F4000000000FFC007F000000000" for instance <rom3.inst>.
    Set property "INIT_3B = FFFF000000000000FFFC000000000000BFFF000000000000FFF8000000000000" for instance <rom3.inst>.
    Set property "INIT_3C = 005F000000002BF8D40000000000BFA055FF0000000002A8FD5400000000AA00" for instance <rom3.inst>.
    Set property "INIT_3D = 00070000000001FF400000000000FD000007000000003FFE400000000000FFF0" for instance <rom3.inst>.
    Set property "INIT_3E = 00030000000000030000000000000000000300000000001F000000000000D000" for instance <rom3.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000800000000001800600000000000400" for instance <rom3.inst>.
    Summary:
	no macro.
Unit <GFX1> synthesized.

Synthesizing Unit <PROM4_DST>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\build\prom4_dst.vhd".
    Found 128x8-bit Read Only RAM for signal <_n1800>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <PROM4_DST> synthesized.

Synthesizing Unit <PROM7_DST>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\build\prom7_dst.vhd".
    Found 16x8-bit Read Only RAM for signal <DATA>
    Summary:
	inferred   1 RAM(s).
Unit <PROM7_DST> synthesized.

Synthesizing Unit <VGA_SCANDBL>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_dblscan.vhd".
    Found 1-bit register for signal <ivs_t1>.
    Found 1-bit register for signal <bank_i>.
    Found 9-bit register for signal <hpos_i>.
    Found 9-bit register for signal <hsize_i>.
    Found 1-bit register for signal <ohs_t1>.
    Found 1-bit register for signal <ovs_t1>.
    Found 9-bit register for signal <hpos_o>.
    Found 1-bit register for signal <bank_o>.
    Found 3-bit register for signal <vs_cnt>.
    Found 1-bit register for signal <O_VSYNC>.
    Found 1-bit register for signal <O_HSYNC>.
    Found 1-bit register for signal <scanline>.
    Found 2-bit register for signal <O_B>.
    Found 3-bit register for signal <O_G>.
    Found 3-bit register for signal <O_R>.
    Found 1-bit register for signal <O_BLANKING>.
    Found 1-bit register for signal <ihs_t1>.
    Found 9-bit adder for signal <hpos_i[8]_GND_135_o_add_1_OUT> created at line 159.
    Found 9-bit adder for signal <hpos_o[8]_GND_135_o_add_7_OUT> created at line 177.
    Found 3-bit adder for signal <vs_cnt[2]_GND_135_o_add_9_OUT> created at line 186.
    Found 9-bit comparator equal for signal <hpos_o[8]_hsize_i[8]_equal_7_o> created at line 174
    Found 9-bit comparator greater for signal <hpos_o[8]_GND_135_o_LessThan_16_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <VGA_SCANDBL> synthesized.

Synthesizing Unit <PACMAN_AUDIO>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_audio.vhd".
WARNING:Xst:647 - Input <I_HCNT<8:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_AB<11:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_DB<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <audio_vol_out>.
    Found 4-bit register for signal <audio_wav_out>.
    Found 8-bit register for signal <O_AUDIO>.
    Found 6-bit register for signal <accum_reg>.
    Found 6-bit adder for signal <sum> created at line 201.
    Found 4-bit 4-to-1 multiplexer for signal <I_HCNT[5]_rom3m_n[15]_wide_mux_4_OUT> created at line 188.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <PACMAN_AUDIO> synthesized.

Synthesizing Unit <PROM1_DST>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\build\prom1_dst.vhd".
    Set property "INIT_00 = 05040302010100000001010203040507090A0B0C0D0D0E0E0E0D0D0C0B0A0907" for instance <rom0.inst>.
    Set property "INIT_01 = 0200000103050403030405080A0B090705030406090A0B0B0A090B0D0E0E0C07" for instance <rom0.inst>.
    Set property "INIT_02 = 00070E070301000103070B0D0E0D0B0704020100010204070A0C0D0E0D0C0A07" for instance <rom0.inst>.
    Set property "INIT_03 = 01030603010508030002070504080C0702060A09070C0E0B06090D0B080B0D07" for instance <rom0.inst>.
    Set property "INIT_04 = 0708080707090806070A0805070B0804070C0803070D0802070E0801070F0800" for instance <rom0.inst>.
    Set property "INIT_05 = 080709060A050B040C030D020E010F000F000E010D020C030B040A0509060807" for instance <rom0.inst>.
    Set property "INIT_06 = 000102030405060708090A0B0C0D0E0F0F0E0D0C0B0A09080706050403020100" for instance <rom0.inst>.
    Set property "INIT_07 = 0F0E0D0C0B0A090807060504030201000F0E0D0C0B0A09080706050403020100" for instance <rom0.inst>.
    Set property "INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
    Set property "INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <rom0.inst>.
INFO:Xst:3210 - "E:\jammaZX1\arcades\pacman\pacman\build\prom1_dst.vhd" line 289: Output port <DOP> of the instance <rom0.inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PROM1_DST> synthesized.

Synthesizing Unit <PACMAN_MUL4>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_mul4.vhd".
    Found 8-bit adder for signal <add12> created at line 140.
    Found 8-bit adder for signal <add34> created at line 141.
    Found 8-bit adder for signal <R> created at line 142.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <PACMAN_MUL4> synthesized.

Synthesizing Unit <PACMAN_MUL_PARTIAL>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_mul4.vhd".
    Found 16x4-bit Read Only RAM for signal <R>
    Summary:
	inferred   1 RAM(s).
Unit <PACMAN_MUL_PARTIAL> synthesized.

Synthesizing Unit <dac>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\dac.vhd".
        msbi_g = 7
    Found 10-bit register for signal <sig_in>.
    Found 1-bit register for signal <dac_o>.
    Found 10-bit adder for signal <sig_in[9]_sig_in[9]_add_0_OUT> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dac> synthesized.

Synthesizing Unit <PACMAN_DEBOUNCE>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\pacman\pacman_debounce.vhd".
        G_WIDTH = 16
    Found 13-bit register for signal <tick_counter>.
    Found 16-bit register for signal <button>.
    Found 13-bit subtractor for signal <GND_153_o_GND_153_o_sub_1_OUT<12:0>> created at line 81.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <PACMAN_DEBOUNCE> synthesized.

Synthesizing Unit <keyboard>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\keyb\keyboard.vhd".
    Found 1-bit register for signal <resetKey>.
    Found 1-bit register for signal <MRESET>.
    Found 1-bit register for signal <CTRL>.
    Found 1-bit register for signal <ALT>.
    Found 21-bit register for signal <scanSW>.
    Found 1-bit register for signal <VIDEO>.
    Found 1-bit register for signal <PAUSE>.
    Found 1-bit register for signal <SCANL>.
    Found 1-bit register for signal <VFREQ>.
    Found 1-bit register for signal <TABLE>.
    Found 1-bit register for signal <release>.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <keyboard> synthesized.

Synthesizing Unit <ps2_intf>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\keyb\ps2_intf.vhd".
        filter_length = 8
    Found 1-bit register for signal <ps2_dat_in>.
    Found 8-bit register for signal <clk_filter>.
    Found 1-bit register for signal <clk_edge>.
    Found 4-bit register for signal <bit_count>.
    Found 9-bit register for signal <shiftreg>.
    Found 1-bit register for signal <parity>.
    Found 8-bit register for signal <DATA>.
    Found 1-bit register for signal <VALID>.
    Found 1-bit register for signal <ps2_clk_in>.
    Found 4-bit adder for signal <bit_count[3]_GND_155_o_add_7_OUT> created at line 1241.
    Found 4-bit comparator greater for signal <bit_count[3]_PWR_45_o_LessThan_7_o> created at line 131
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <ps2_intf> synthesized.

Synthesizing Unit <multiboot>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\multiboot_1x.v".
    Found 1-bit register for signal <reboot_ff>.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <multiboot> synthesized.

Synthesizing Unit <multiboot_spartan6>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\multiboot_1x.v".
        IDLE = 0
        SYNC_H = 1
        SYNC_L = 2
        CWD_H = 3
        CWD_L = 4
        GEN1_H = 5
        GEN1_L = 6
        GEN2_H = 7
        GEN2_L = 8
        GEN3_H = 9
        GEN3_L = 10
        GEN4_H = 11
        GEN4_L = 12
        GEN5_H = 13
        GEN5_L = 14
        NUL_H = 15
        NUL_L = 16
        MOD_H = 17
        MOD_L = 18
        HCO_H = 19
        HCO_L = 20
        RBT_H = 21
        RBT_L = 22
        NOOP_0 = 23
        NOOP_1 = 24
        NOOP_2 = 25
        NOOP_3 = 26
    Register <ff_icap_wr> equivalent to <ff_icap_ce> has been removed
    Found 16-bit register for signal <ff_icap_din_reversed>.
    Found 1-bit register for signal <ff_icap_ce>.
    Found 5-bit register for signal <state>.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <multiboot_spartan6> synthesized.

Synthesizing Unit <audio_top>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\i2s\audio_i2s.vhd".
    Found 1-bit register for signal <dac_load_R>.
    Found 20-bit register for signal <tcount>.
    Found 1-bit register for signal <dac_load_L>.
    Found 20-bit adder for signal <tcount[19]_GND_160_o_add_4_OUT> created at line 1241.
    Found 10-bit comparator lessequal for signal <n0000> created at line 130
    Found 10-bit comparator greater for signal <tcount[9]_GND_160_o_LessThan_2_o> created at line 130
    Found 10-bit comparator lessequal for signal <n0004> created at line 133
    Found 10-bit comparator greater for signal <tcount[9]_PWR_49_o_LessThan_4_o> created at line 133
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <audio_top> synthesized.

Synthesizing Unit <dac_if>.
    Related source file is "E:\jammaZX1\arcades\pacman\pacman\rtl\i2s\audio_i2s.vhd".
    Found 16-bit register for signal <sreg>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dac_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 128x8-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 4
 16x8-bit single-port Read Only RAM                    : 1
 256x25-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 35
 10-bit adder                                          : 1
 13-bit subtractor                                     : 1
 16-bit adder                                          : 4
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 4
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 5
 8-bit subtractor                                      : 1
 9-bit adder                                           : 7
 9-bit subtractor                                      : 1
# Registers                                            : 161
 1-bit register                                        : 86
 10-bit register                                       : 1
 13-bit register                                       : 1
 16-bit register                                       : 8
 2-bit register                                        : 5
 20-bit register                                       : 1
 21-bit register                                       : 1
 3-bit register                                        : 13
 4-bit register                                        : 8
 5-bit register                                        : 5
 6-bit register                                        : 1
 8-bit register                                        : 25
 9-bit register                                        : 6
# Comparators                                          : 13
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 3-bit comparator equal                                : 2
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 805
 1-bit 2-to-1 multiplexer                              : 358
 1-bit 3-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 47
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 116
 3-bit 3-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 160
 4-bit 3-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 73
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
# Xors                                                 : 17
 1-bit xor2                                            : 11
 1-bit xor8                                            : 5
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <in0_reg_4> in Unit <pm> is equivalent to the following 3 FFs/Latches, which will be removed : <in0_reg_7> <in1_reg_4> <in1_reg_7> 
WARNING:Xst:1710 - FF/Latch <dipsw1_reg_0> (without init value) has a constant value of 1 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dipsw1_reg_1> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dipsw1_reg_2> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dipsw1_reg_3> (without init value) has a constant value of 1 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dipsw1_reg_4> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dipsw1_reg_5> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dipsw1_reg_6> (without init value) has a constant value of 1 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dipsw1_reg_7> (without init value) has a constant value of 1 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <in0_reg_4> (without init value) has a constant value of 1 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <scanSW_7> of sequential type is unconnected in block <keyb>.
WARNING:Xst:2677 - Node <PAUSE> of sequential type is unconnected in block <keyb>.
WARNING:Xst:2677 - Node <lut_4a_t1_4> of sequential type is unconnected in block <u_video>.
WARNING:Xst:2677 - Node <lut_4a_t1_5> of sequential type is unconnected in block <u_video>.
WARNING:Xst:2677 - Node <lut_4a_t1_6> of sequential type is unconnected in block <u_video>.
WARNING:Xst:2677 - Node <lut_4a_t1_7> of sequential type is unconnected in block <u_video>.

Synthesizing (advanced) Unit <PACMAN>.
The following registers are absorbed into counter <watchdog_cnt>: 1 register on signal <watchdog_cnt>.
The following registers are absorbed into counter <hcnt>: 1 register on signal <hcnt>.
The following registers are absorbed into counter <vcnt>: 1 register on signal <vcnt>.
Unit <PACMAN> synthesized (advanced).

Synthesizing (advanced) Unit <PACMAN_DEBOUNCE>.
The following registers are absorbed into counter <tick_counter>: 1 register on signal <tick_counter>.
Unit <PACMAN_DEBOUNCE> synthesized (advanced).

Synthesizing (advanced) Unit <PACMAN_MUL4>.
	The following adders/subtractors are grouped into adder tree <Madd_R1> :
 	<Madd_add12> in block <PACMAN_MUL4>, 	<Madd_add34> in block <PACMAN_MUL4>.
Unit <PACMAN_MUL4> synthesized (advanced).

Synthesizing (advanced) Unit <PACMAN_MUL_PARTIAL>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_R> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(A,B)>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <R>             |          |
    -----------------------------------------------------------------------
Unit <PACMAN_MUL_PARTIAL> synthesized (advanced).

Synthesizing (advanced) Unit <PACMAN_VIDEO>.
The following registers are absorbed into counter <sprite_addr>: 1 register on signal <sprite_addr>.
Unit <PACMAN_VIDEO> synthesized (advanced).

Synthesizing (advanced) Unit <PROM4_DST>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1800> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ADDR<6:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <PROM4_DST> synthesized (advanced).

Synthesizing (advanced) Unit <PROM7_DST>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DATA> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DATA>          |          |
    -----------------------------------------------------------------------
Unit <PROM7_DST> synthesized (advanced).

Synthesizing (advanced) Unit <T80>.
The following registers are absorbed into counter <TState>: 1 register on signal <TState>.
Unit <T80> synthesized (advanced).

Synthesizing (advanced) Unit <T80_MCode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2093> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 25-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <T80_MCode> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_SCANDBL>.
The following registers are absorbed into counter <hpos_o>: 1 register on signal <hpos_o>.
The following registers are absorbed into counter <vs_cnt>: 1 register on signal <vs_cnt>.
The following registers are absorbed into counter <hpos_i>: 1 register on signal <hpos_i>.
Unit <VGA_SCANDBL> synthesized (advanced).

Synthesizing (advanced) Unit <audio_top>.
The following registers are absorbed into counter <tcount>: 1 register on signal <tcount>.
Unit <audio_top> synthesized (advanced).

Synthesizing (advanced) Unit <dac>.
The following registers are absorbed into accumulator <sig_in>: 1 register on signal <sig_in>.
Unit <dac> synthesized (advanced).

Synthesizing (advanced) Unit <pacman_top>.
The following registers are absorbed into counter <delay_count>: 1 register on signal <delay_count>.
The following registers are absorbed into counter <joy_count>: 1 register on signal <joy_count>.
Unit <pacman_top> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_intf>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <ps2_intf> synthesized (advanced).
WARNING:Xst:2677 - Node <control_reg_2> of sequential type is unconnected in block <PACMAN>.
WARNING:Xst:2677 - Node <control_reg_4> of sequential type is unconnected in block <PACMAN>.
WARNING:Xst:2677 - Node <control_reg_5> of sequential type is unconnected in block <PACMAN>.
WARNING:Xst:2677 - Node <control_reg_6> of sequential type is unconnected in block <PACMAN>.
WARNING:Xst:2677 - Node <control_reg_7> of sequential type is unconnected in block <PACMAN>.
WARNING:Xst:2677 - Node <lut_4a_t1_4> of sequential type is unconnected in block <PACMAN_VIDEO>.
WARNING:Xst:2677 - Node <lut_4a_t1_5> of sequential type is unconnected in block <PACMAN_VIDEO>.
WARNING:Xst:2677 - Node <lut_4a_t1_6> of sequential type is unconnected in block <PACMAN_VIDEO>.
WARNING:Xst:2677 - Node <lut_4a_t1_7> of sequential type is unconnected in block <PACMAN_VIDEO>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 128x8-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed Read Only RAM        : 4
 16x8-bit single-port distributed Read Only RAM        : 1
 256x25-bit single-port distributed Read Only RAM      : 1
# Adders/Subtractors                                   : 18
 16-bit adder                                          : 4
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 1
 3-bit adder                                           : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Adder Trees                                          : 1
 8-bit / 4-inputs adder tree                           : 1
# Counters                                             : 13
 13-bit down counter                                   : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
 8-bit up counter                                      : 2
 9-bit up counter                                      : 4
# Accumulators                                         : 1
 10-bit up accumulator                                 : 1
# Registers                                            : 523
 Flip-Flops                                            : 523
# Comparators                                          : 13
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 3-bit comparator equal                                : 2
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 807
 1-bit 2-to-1 multiplexer                              : 369
 1-bit 3-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 47
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 115
 3-bit 3-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 155
 4-bit 3-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 71
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
# Xors                                                 : 17
 1-bit xor2                                            : 11
 1-bit xor8                                            : 5
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dipsw1_reg_0> (without init value) has a constant value of 1 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dipsw1_reg_1> (without init value) has a constant value of 0 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dipsw1_reg_2> (without init value) has a constant value of 0 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dipsw1_reg_3> (without init value) has a constant value of 1 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dipsw1_reg_4> (without init value) has a constant value of 0 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dipsw1_reg_5> (without init value) has a constant value of 0 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dipsw1_reg_6> (without init value) has a constant value of 1 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dipsw1_reg_7> (without init value) has a constant value of 1 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1_reg_4> (without init value) has a constant value of 1 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in1_reg_7> (without init value) has a constant value of 1 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in0_reg_4> (without init value) has a constant value of 1 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in0_reg_7> (without init value) has a constant value of 1 in block <PACMAN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tcount_10> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <tcount_11> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <tcount_12> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <tcount_13> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <tcount_14> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <tcount_15> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <tcount_16> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <tcount_17> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <tcount_18> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <tcount_19> of sequential type is unconnected in block <audio_top>.
WARNING:Xst:2677 - Node <delay_count_5> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <delay_count_6> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <delay_count_7> of sequential type is unconnected in block <pacman_top>.
INFO:Xst:1901 - Instance u_rams/ramlo in unit PACMAN of type RAMB16_S4 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance u_rams/ramhi in unit PACMAN of type RAMB16_S4 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom0.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom1.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom2.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom3.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom4.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom5.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom6.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance rom7.inst in unit ROM_PGM_0 of type RAMB16_S1 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance u_sprite_ram in unit PACMAN_VIDEO of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance char_rom_5ef/rom3.inst in unit PACMAN_VIDEO of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance char_rom_5ef/rom2.inst in unit PACMAN_VIDEO of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance char_rom_5ef/rom1.inst in unit PACMAN_VIDEO of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance char_rom_5ef/rom0.inst in unit PACMAN_VIDEO of type RAMB16_S2 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance audio_rom_1m/rom0.inst in unit PACMAN_AUDIO of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance u_ram in unit VGA_SCANDBL of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance PLL_OSERDES in unit PLL_OSERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <O_VIDEO_B_0> in Unit <PACMAN> is equivalent to the following FF/Latch, which will be removed : <O_VIDEO_B_1> 

Optimizing unit <ROM_PGM_0> ...

Optimizing unit <pacman_top> ...

Optimizing unit <keyboard> ...

Optimizing unit <ps2_intf> ...

Optimizing unit <PACMAN> ...

Optimizing unit <T80sed> ...

Optimizing unit <T80> ...

Optimizing unit <T80_Reg> ...

Optimizing unit <T80_ALU> ...

Optimizing unit <T80_MCode> ...

Optimizing unit <PACMAN_VIDEO> ...

Optimizing unit <PACMAN_AUDIO> ...

Optimizing unit <PACMAN_DEBOUNCE> ...

Optimizing unit <VGA_SCANDBL> ...

Optimizing unit <audio_top> ...

Optimizing unit <dac_if> ...

Optimizing unit <multiboot> ...

Optimizing unit <multiboot_spartan6> ...
WARNING:Xst:1710 - FF/Latch <audio_i2s/dac/sreg_5> (without init value) has a constant value of 0 in block <pacman_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_i2s/dac/sreg_4> (without init value) has a constant value of 0 in block <pacman_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_i2s/dac/sreg_3> (without init value) has a constant value of 0 in block <pacman_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_i2s/dac/sreg_2> (without init value) has a constant value of 0 in block <pacman_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_i2s/dac/sreg_1> (without init value) has a constant value of 0 in block <pacman_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_i2s/dac/sreg_0> (without init value) has a constant value of 0 in block <pacman_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <joy1_5> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <joy1_4> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <joy2_5> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <joy2_4> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <keyb/TABLE> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <keyb/PAUSE> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_19> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_18> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_10> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_7> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_5> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <keyb/scanSW_4> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <pm/O_BLANKING_0> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <pm/u_cpu/WR_n> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <pm/u_debounce/button_14> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <pm/u_debounce/button_13> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <pm/u_debounce/button_5> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <pm/u_debounce/button_4> of sequential type is unconnected in block <pacman_top>.
WARNING:Xst:2677 - Node <pm/u_dblscan/O_BLANKING_0> of sequential type is unconnected in block <pacman_top>.
INFO:Xst:2261 - The FF/Latch <pm/u_cpu/u0/IntE_FF1> in Unit <pacman_top> is equivalent to the following FF/Latch, which will be removed : <pm/u_cpu/u0/IntE_FF2> 
INFO:Xst:2261 - The FF/Latch <keyb/VFREQ> in Unit <pacman_top> is equivalent to the following FF/Latch, which will be removed : <keyb/scanSW_9> 
INFO:Xst:2261 - The FF/Latch <keyb/VIDEO> in Unit <pacman_top> is equivalent to the following FF/Latch, which will be removed : <keyb/scanSW_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pacman_top, actual ratio is 15.
FlipFlop pm/u_cpu/u0/F_0 has been replicated 1 time(s)
FlipFlop pm/u_cpu/u0/IR_0 has been replicated 5 time(s)
FlipFlop pm/u_cpu/u0/IR_1 has been replicated 5 time(s)
FlipFlop pm/u_cpu/u0/IR_2 has been replicated 4 time(s)
FlipFlop pm/u_cpu/u0/IR_3 has been replicated 5 time(s)
FlipFlop pm/u_cpu/u0/IR_4 has been replicated 5 time(s)
FlipFlop pm/u_cpu/u0/IR_5 has been replicated 4 time(s)
FlipFlop pm/u_cpu/u0/IR_6 has been replicated 3 time(s)
FlipFlop pm/u_cpu/u0/IR_7 has been replicated 3 time(s)
FlipFlop pm/u_cpu/u0/ISet_1 has been replicated 2 time(s)
FlipFlop pm/u_cpu/u0/IntCycle has been replicated 1 time(s)
FlipFlop pm/u_cpu/u0/MCycle_0 has been replicated 3 time(s)
FlipFlop pm/u_cpu/u0/MCycle_1 has been replicated 3 time(s)
FlipFlop pm/u_cpu/u0/MCycle_2 has been replicated 3 time(s)
FlipFlop pm/u_cpu/u0/TState_0 has been replicated 2 time(s)
FlipFlop pm/u_cpu/u0/TState_1 has been replicated 1 time(s)
FlipFlop pm/u_cpu/u0/TState_2 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <pacman_top> :
	Found 2-bit shift register for signal <keyb/ps2/shiftreg_7>.
Unit <pacman_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 633
 Flip-Flops                                            : 633
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pacman_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2463
#      GND                         : 1
#      INV                         : 35
#      LUT1                        : 77
#      LUT2                        : 131
#      LUT3                        : 213
#      LUT4                        : 196
#      LUT5                        : 412
#      LUT6                        : 969
#      MUXCY                       : 185
#      MUXF7                       : 42
#      VCC                         : 1
#      XORCY                       : 201
# FlipFlops/Latches                : 634
#      FD                          : 97
#      FD_1                        : 10
#      FDC                         : 17
#      FDCE                        : 174
#      FDE                         : 184
#      FDP                         : 3
#      FDPE                        : 57
#      FDR                         : 32
#      FDRE                        : 53
#      FDS                         : 1
#      FDSE                        : 6
# RAMS                             : 65
#      RAM16X1D                    : 48
#      RAMB16BWER                  : 17
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 45
#      IBUF                        : 6
#      OBUF                        : 39
# Others                           : 3
#      BUFPLL                      : 1
#      ICAP_SPARTAN6               : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             634  out of  30064     2%  
 Number of Slice LUTs:                 2130  out of  15032    14%  
    Number used as Logic:              2033  out of  15032    13%  
    Number used as Memory:               97  out of   3664     2%  
       Number used as RAM:               96
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2294
   Number with an unused Flip Flop:    1660  out of   2294    72%  
   Number with an unused LUT:           164  out of   2294     7%  
   Number of fully used LUT-FF pairs:   470  out of   2294    20%  
   Number of unique control sets:        85

IO Utilization: 
 Number of IOs:                          51
 Number of bonded IOBs:                  45  out of    186    24%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               17  out of     52    32%  
    Number using Block RAM only:         17
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
delay_count_4                      | BUFG                          | 20    |
PLL_OSERDES/CLKOUT1                | BUFG                          | 599   |
PLL_OSERDES/CLKOUT2                | BUFG                          | 23    |
ena_6(ena_61:O)                    | BUFG(*)(pm/u_dblscan/hpos_i_8)| 22    |
delay_count_0                      | BUFG                          | 27    |
audio_i2s/tcount_4                 | NONE(audio_i2s/dac/sreg_15)   | 10    |
-----------------------------------+-------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.778ns (Maximum Frequency: 78.258MHz)
   Minimum input arrival time before clock: 4.107ns
   Maximum output required time after clock: 5.611ns
   Maximum combinational path delay: 6.235ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'delay_count_4'
  Clock period: 3.818ns (frequency: 261.917MHz)
  Total number of paths / destination ports: 115 / 25
-------------------------------------------------------------------------
Delay:               3.818ns (Levels of Logic = 1)
  Source:            joy_count_0 (FF)
  Destination:       joy_count_0 (FF)
  Source Clock:      delay_count_4 rising
  Destination Clock: delay_count_4 rising

  Data Path: joy_count_0 to joy_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.525   1.740  joy_count_0 (joy_count_0)
     LUT5:I0->O            5   0.254   0.840  joy_count[4]_PWR_1_o_equal_9_o<4>1 (joy_count[4]_PWR_1_o_equal_9_o)
     FDR:R                     0.459          joy_count_0
    ----------------------------------------
    Total                      3.818ns (1.238ns logic, 2.580ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES/CLKOUT1'
  Clock period: 12.778ns (frequency: 78.258MHz)
  Total number of paths / destination ports: 1667104 / 1945
-------------------------------------------------------------------------
Delay:               12.778ns (Levels of Logic = 16)
  Source:            pm/u_cpu/u0/IR_1_1 (FF)
  Destination:       pm/u_cpu/u0/IncDecZ (FF)
  Source Clock:      PLL_OSERDES/CLKOUT1 rising
  Destination Clock: PLL_OSERDES/CLKOUT1 rising

  Data Path: pm/u_cpu/u0/IR_1_1 to pm/u_cpu/u0/IncDecZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.525   1.032  pm/u_cpu/u0/IR_1_1 (pm/u_cpu/u0/IR_1_1)
     LUT3:I0->O           13   0.235   1.098  pm/u_cpu/u0/mcode/_n3454<7>41 (pm/u_cpu/u0/mcode/_n3454<7>4)
     LUT6:I5->O           20   0.254   1.286  pm/u_cpu/u0/mcode/_n1380<7>1 (pm/u_cpu/u0/mcode/_n1380)
     LUT6:I5->O            4   0.254   1.032  pm/u_cpu/u0/mcode/_n491012_SW0 (N218)
     LUT6:I3->O           16   0.235   1.182  pm/u_cpu/u0/TState[2]_GND_17_o_AND_59_o1 (pm/u_cpu/u0/TState[2]_GND_17_o_AND_59_o)
     LUT6:I5->O           15   0.254   1.154  pm/u_cpu/u0/Mmux_RegAddrA21_2 (pm/u_cpu/u0/Mmux_RegAddrA21_1)
     RAM16X1D:A1->SPO      3   0.235   0.766  pm/u_cpu/u0/Regs/bG1[0].Reg1L (pm/u_cpu/u0/RegBusA<0>)
     LUT5:I4->O            1   0.254   0.000  pm/u_cpu/u0/Maddsub_ID16_lut<0> (pm/u_cpu/u0/Maddsub_ID16_lut<0>)
     MUXCY:S->O            1   0.215   0.000  pm/u_cpu/u0/Maddsub_ID16_cy<0> (pm/u_cpu/u0/Maddsub_ID16_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  pm/u_cpu/u0/Maddsub_ID16_cy<1> (pm/u_cpu/u0/Maddsub_ID16_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  pm/u_cpu/u0/Maddsub_ID16_cy<2> (pm/u_cpu/u0/Maddsub_ID16_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  pm/u_cpu/u0/Maddsub_ID16_cy<3> (pm/u_cpu/u0/Maddsub_ID16_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  pm/u_cpu/u0/Maddsub_ID16_cy<4> (pm/u_cpu/u0/Maddsub_ID16_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  pm/u_cpu/u0/Maddsub_ID16_cy<5> (pm/u_cpu/u0/Maddsub_ID16_cy<5>)
     XORCY:CI->O           2   0.206   1.181  pm/u_cpu/u0/Maddsub_ID16_xor<6> (pm/u_cpu/u0/ID16<6>)
     LUT6:I0->O            1   0.254   0.682  pm/u_cpu/u0/Mmux_IncDecZ_ID16[15]_MUX_581_o11 (pm/u_cpu/u0/Mmux_IncDecZ_ID16[15]_MUX_581_o1)
     LUT6:I5->O            1   0.254   0.000  pm/u_cpu/u0/Mmux_IncDecZ_ID16[15]_MUX_581_o14 (pm/u_cpu/u0/IncDecZ_ID16[15]_MUX_581_o)
     FDE:D                     0.074          pm/u_cpu/u0/IncDecZ
    ----------------------------------------
    Total                     12.778ns (3.365ns logic, 9.413ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES/CLKOUT2'
  Clock period: 4.911ns (frequency: 203.625MHz)
  Total number of paths / destination ports: 195 / 25
-------------------------------------------------------------------------
Delay:               4.911ns (Levels of Logic = 2)
  Source:            audio_i2s/tcount_4 (FF)
  Destination:       audio_i2s/dac_load_L (FF)
  Source Clock:      PLL_OSERDES/CLKOUT2 rising
  Destination Clock: PLL_OSERDES/CLKOUT2 rising

  Data Path: audio_i2s/tcount_4 to audio_i2s/dac_load_L
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.525   1.582  audio_i2s/tcount_4 (audio_i2s/tcount_4)
     LUT6:I0->O            2   0.254   1.156  audio_i2s/GND_160_o_tcount[9]_LessThan_1_o1 (audio_i2s/GND_160_o_tcount[9]_LessThan_1_o1)
     LUT5:I0->O            1   0.254   0.681  audio_i2s/GND_160_o_tcount[9]_LessThan_1_o_inv1 (audio_i2s/GND_160_o_tcount[9]_LessThan_1_o_inv)
     FDR:R                     0.459          audio_i2s/dac_load_L
    ----------------------------------------
    Total                      4.911ns (1.492ns logic, 3.419ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ena_6'
  Clock period: 3.180ns (frequency: 314.465MHz)
  Total number of paths / destination ports: 85 / 49
-------------------------------------------------------------------------
Delay:               3.180ns (Levels of Logic = 1)
  Source:            pm/u_dblscan/ihs_t1 (FF)
  Destination:       pm/u_dblscan/hpos_i_8 (FF)
  Source Clock:      ena_6 rising
  Destination Clock: ena_6 rising

  Data Path: pm/u_dblscan/ihs_t1 to pm/u_dblscan/hpos_i_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.682  pm/u_dblscan/ihs_t1 (pm/u_dblscan/ihs_t1)
     LUT2:I1->O           19   0.254   1.260  pm/u_dblscan/I_HSYNC_ihs_t1_AND_293_o1 (pm/u_dblscan/I_HSYNC_ihs_t1_AND_293_o)
     FDR:R                     0.459          pm/u_dblscan/hpos_i_0
    ----------------------------------------
    Total                      3.180ns (1.238ns logic, 1.942ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'delay_count_0'
  Clock period: 4.838ns (frequency: 206.697MHz)
  Total number of paths / destination ports: 199 / 50
-------------------------------------------------------------------------
Delay:               4.838ns (Levels of Logic = 2)
  Source:            pm/u_dblscan/hpos_o_7 (FF)
  Destination:       pm/u_dblscan/hpos_o_8 (FF)
  Source Clock:      delay_count_0 rising
  Destination Clock: delay_count_0 rising

  Data Path: pm/u_dblscan/hpos_o_7 to pm/u_dblscan/hpos_o_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.525   1.259  pm/u_dblscan/hpos_o_7 (pm/u_dblscan/hpos_o_7)
     LUT6:I0->O            1   0.254   1.112  pm/u_dblscan/I_HSYNC_hpos_o[8]_OR_411_o1 (pm/u_dblscan/I_HSYNC_hpos_o[8]_OR_411_o1)
     LUT5:I0->O            9   0.254   0.975  pm/u_dblscan/I_HSYNC_hpos_o[8]_OR_411_o4 (pm/u_dblscan/I_HSYNC_hpos_o[8]_OR_411_o)
     FDR:R                     0.459          pm/u_dblscan/hpos_o_0
    ----------------------------------------
    Total                      4.838ns (1.492ns logic, 3.346ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio_i2s/tcount_4'
  Clock period: 1.535ns (frequency: 651.466MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               1.535ns (Levels of Logic = 1)
  Source:            audio_i2s/dac/sreg_14 (FF)
  Destination:       audio_i2s/dac/sreg_15 (FF)
  Source Clock:      audio_i2s/tcount_4 falling
  Destination Clock: audio_i2s/tcount_4 falling

  Data Path: audio_i2s/dac/sreg_14 to audio_i2s/dac/sreg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.525   0.682  audio_i2s/dac/sreg_14 (audio_i2s/dac/sreg_14)
     LUT3:I2->O            1   0.254   0.000  audio_i2s/dac/Mmux_sreg[14]_L_data[15]_mux_1_OUT71 (audio_i2s/dac/sreg[14]_L_data[15]_mux_1_OUT<15>)
     FD_1:D                    0.074          audio_i2s/dac/sreg_15
    ----------------------------------------
    Total                      1.535ns (0.853ns logic, 0.682ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'delay_count_4'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              2.528ns (Levels of Logic = 1)
  Source:            JOY_DATA (PAD)
  Destination:       joy1_11 (FF)
  Destination Clock: delay_count_4 rising

  Data Path: JOY_DATA to joy1_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.126  JOY_DATA_IBUF (JOY_DATA_IBUF)
     FDE:D                     0.074          joy1_11
    ----------------------------------------
    Total                      2.528ns (1.402ns logic, 1.126ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_OSERDES/CLKOUT1'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 3)
  Source:            sram_data<0> (PAD)
  Destination:       pm/O_VIDEO_B_2 (FF)
  Destination Clock: PLL_OSERDES/CLKOUT1 rising

  Data Path: sram_data<0> to pm/O_VIDEO_B_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  sram_data_0_IBUF (sram_data_0_IBUF)
     LUT2:I1->O            9   0.254   1.431  Mxor_LED_xo<0>1 (LED_OBUF)
     LUT6:I0->O            1   0.254   0.000  pm/video_b[1]_video_b_x2[1]_mux_70_OUT<0>1 (pm/video_b[1]_video_b_x2[1]_mux_70_OUT<0>)
     FD:D                      0.074          pm/O_VIDEO_B_0
    ----------------------------------------
    Total                      4.107ns (1.910ns logic, 2.197ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'delay_count_0'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.704ns (Levels of Logic = 2)
  Source:            sram_data<1> (PAD)
  Destination:       pm/u_dblscan/O_G_1 (FF)
  Destination Clock: delay_count_0 rising

  Data Path: sram_data<1> to pm/u_dblscan/O_G_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.052  sram_data_1_IBUF (sram_data_1_IBUF)
     LUT5:I3->O            1   0.250   0.000  pm/u_dblscan/Mmux_rgb_out[2]_GND_135_o_mux_19_OUT11 (pm/u_dblscan/rgb_out[2]_GND_135_o_mux_19_OUT<0>)
     FD:D                      0.074          pm/u_dblscan/O_R_0
    ----------------------------------------
    Total                      2.704ns (1.652ns logic, 1.052ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES/CLKOUT1'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              5.611ns (Levels of Logic = 2)
  Source:            keyb/VIDEO (FF)
  Destination:       LED (PAD)
  Source Clock:      PLL_OSERDES/CLKOUT1 rising

  Data Path: keyb/VIDEO to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.525   0.949  keyb/VIDEO (keyb/VIDEO)
     LUT2:I0->O            9   0.250   0.975  Mxor_LED_xo<0>1 (LED_OBUF)
     OBUF:I->O                 2.912          LED_OBUF (LED)
    ----------------------------------------
    Total                      5.611ns (3.687ns logic, 1.924ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES/CLKOUT2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.563ns (Levels of Logic = 1)
  Source:            audio_i2s/tcount_4 (FF)
  Destination:       SCLK (PAD)
  Source Clock:      PLL_OSERDES/CLKOUT2 rising

  Data Path: audio_i2s/tcount_4 to SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.525   1.126  audio_i2s/tcount_4 (audio_i2s/tcount_4)
     OBUF:I->O                 2.912          SCLK_OBUF (SCLK)
    ----------------------------------------
    Total                      4.563ns (3.437ns logic, 1.126ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'audio_i2s/tcount_4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            audio_i2s/dac/sreg_15 (FF)
  Destination:       SDIN (PAD)
  Source Clock:      audio_i2s/tcount_4 falling

  Data Path: audio_i2s/dac/sreg_15 to SDIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.525   0.681  audio_i2s/dac/sreg_15 (audio_i2s/dac/sreg_15)
     OBUF:I->O                 2.912          SDIN_OBUF (SDIN)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'delay_count_4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            joy_renew (FF)
  Destination:       JOY_LOAD (PAD)
  Source Clock:      delay_count_4 rising

  Data Path: joy_renew to JOY_LOAD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  joy_renew (joy_renew)
     OBUF:I->O                 2.912          JOY_LOAD_OBUF (JOY_LOAD)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.235ns (Levels of Logic = 3)
  Source:            sram_data<0> (PAD)
  Destination:       LED (PAD)

  Data Path: sram_data<0> to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  sram_data_0_IBUF (sram_data_0_IBUF)
     LUT2:I1->O            9   0.254   0.975  Mxor_LED_xo<0>1 (LED_OBUF)
     OBUF:I->O                 2.912          LED_OBUF (LED)
    ----------------------------------------
    Total                      6.235ns (4.494ns logic, 1.741ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PLL_OSERDES/CLKOUT1
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|   12.778|         |         |         |
delay_count_0      |    1.535|         |         |         |
delay_count_4      |    2.619|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_OSERDES/CLKOUT2
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|    2.958|         |         |         |
PLL_OSERDES/CLKOUT2|    4.911|         |         |         |
delay_count_4      |    3.062|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock audio_i2s/tcount_4
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|         |         |    1.855|         |
PLL_OSERDES/CLKOUT2|         |         |    2.070|         |
audio_i2s/tcount_4 |         |         |    1.535|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock delay_count_0
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|    3.261|         |         |         |
delay_count_0      |    4.838|         |         |         |
ena_6              |    4.691|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock delay_count_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
delay_count_4  |    3.818|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ena_6
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|    7.470|         |         |         |
ena_6              |    3.180|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.41 secs
 
--> 

Total memory usage is 290960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  111 (   0 filtered)
Number of infos    :   56 (   0 filtered)

