
MidiLedController_sw_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006210  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  080062d0  080062d0  000162d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063b4  080063b4  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  080063b4  080063b4  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080063b4  080063b4  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063b4  080063b4  000163b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063b8  080063b8  000163b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080063bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b4  2000007c  08006438  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  08006438  00020330  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d1ee  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026ea  00000000  00000000  0002d292  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d68  00000000  00000000  0002f980  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c00  00000000  00000000  000306e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00011593  00000000  00000000  000312e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ce48  00000000  00000000  0004287b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005d33e  00000000  00000000  0004f6c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000aca01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030a0  00000000  00000000  000aca7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080062b8 	.word	0x080062b8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	080062b8 	.word	0x080062b8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c10      	adds	r0, r2, #0
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	1c19      	adds	r1, r3, #0
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f000 ff0f 	bl	8001054 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f000 fe67 	bl	8000f14 <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 ff01 	bl	8001054 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 fef7 	bl	8001054 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 fe89 	bl	8000f8c <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 fe7f 	bl	8000f8c <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_d2uiz>:
 800029c:	b570      	push	{r4, r5, r6, lr}
 800029e:	2200      	movs	r2, #0
 80002a0:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <__aeabi_d2uiz+0x38>)
 80002a2:	0004      	movs	r4, r0
 80002a4:	000d      	movs	r5, r1
 80002a6:	f7ff ffef 	bl	8000288 <__aeabi_dcmpge>
 80002aa:	2800      	cmp	r0, #0
 80002ac:	d104      	bne.n	80002b8 <__aeabi_d2uiz+0x1c>
 80002ae:	0020      	movs	r0, r4
 80002b0:	0029      	movs	r1, r5
 80002b2:	f001 fd0d 	bl	8001cd0 <__aeabi_d2iz>
 80002b6:	bd70      	pop	{r4, r5, r6, pc}
 80002b8:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <__aeabi_d2uiz+0x38>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	0020      	movs	r0, r4
 80002be:	0029      	movs	r1, r5
 80002c0:	f001 f9a2 	bl	8001608 <__aeabi_dsub>
 80002c4:	f001 fd04 	bl	8001cd0 <__aeabi_d2iz>
 80002c8:	2380      	movs	r3, #128	; 0x80
 80002ca:	061b      	lsls	r3, r3, #24
 80002cc:	469c      	mov	ip, r3
 80002ce:	4460      	add	r0, ip
 80002d0:	e7f1      	b.n	80002b6 <__aeabi_d2uiz+0x1a>
 80002d2:	46c0      	nop			; (mov r8, r8)
 80002d4:	41e00000 	.word	0x41e00000

080002d8 <__aeabi_dadd>:
 80002d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002da:	464f      	mov	r7, r9
 80002dc:	4646      	mov	r6, r8
 80002de:	46d6      	mov	lr, sl
 80002e0:	000c      	movs	r4, r1
 80002e2:	0309      	lsls	r1, r1, #12
 80002e4:	b5c0      	push	{r6, r7, lr}
 80002e6:	0a49      	lsrs	r1, r1, #9
 80002e8:	0f47      	lsrs	r7, r0, #29
 80002ea:	005e      	lsls	r6, r3, #1
 80002ec:	4339      	orrs	r1, r7
 80002ee:	031f      	lsls	r7, r3, #12
 80002f0:	0fdb      	lsrs	r3, r3, #31
 80002f2:	469c      	mov	ip, r3
 80002f4:	0065      	lsls	r5, r4, #1
 80002f6:	0a7b      	lsrs	r3, r7, #9
 80002f8:	0f57      	lsrs	r7, r2, #29
 80002fa:	431f      	orrs	r7, r3
 80002fc:	0d6d      	lsrs	r5, r5, #21
 80002fe:	0fe4      	lsrs	r4, r4, #31
 8000300:	0d76      	lsrs	r6, r6, #21
 8000302:	46a1      	mov	r9, r4
 8000304:	00c0      	lsls	r0, r0, #3
 8000306:	46b8      	mov	r8, r7
 8000308:	00d2      	lsls	r2, r2, #3
 800030a:	1bab      	subs	r3, r5, r6
 800030c:	4564      	cmp	r4, ip
 800030e:	d07b      	beq.n	8000408 <__aeabi_dadd+0x130>
 8000310:	2b00      	cmp	r3, #0
 8000312:	dd5f      	ble.n	80003d4 <__aeabi_dadd+0xfc>
 8000314:	2e00      	cmp	r6, #0
 8000316:	d000      	beq.n	800031a <__aeabi_dadd+0x42>
 8000318:	e0a4      	b.n	8000464 <__aeabi_dadd+0x18c>
 800031a:	003e      	movs	r6, r7
 800031c:	4316      	orrs	r6, r2
 800031e:	d100      	bne.n	8000322 <__aeabi_dadd+0x4a>
 8000320:	e112      	b.n	8000548 <__aeabi_dadd+0x270>
 8000322:	1e5e      	subs	r6, r3, #1
 8000324:	2e00      	cmp	r6, #0
 8000326:	d000      	beq.n	800032a <__aeabi_dadd+0x52>
 8000328:	e19e      	b.n	8000668 <__aeabi_dadd+0x390>
 800032a:	1a87      	subs	r7, r0, r2
 800032c:	4643      	mov	r3, r8
 800032e:	42b8      	cmp	r0, r7
 8000330:	4180      	sbcs	r0, r0
 8000332:	2501      	movs	r5, #1
 8000334:	1ac9      	subs	r1, r1, r3
 8000336:	4240      	negs	r0, r0
 8000338:	1a09      	subs	r1, r1, r0
 800033a:	020b      	lsls	r3, r1, #8
 800033c:	d400      	bmi.n	8000340 <__aeabi_dadd+0x68>
 800033e:	e131      	b.n	80005a4 <__aeabi_dadd+0x2cc>
 8000340:	0249      	lsls	r1, r1, #9
 8000342:	0a4e      	lsrs	r6, r1, #9
 8000344:	2e00      	cmp	r6, #0
 8000346:	d100      	bne.n	800034a <__aeabi_dadd+0x72>
 8000348:	e16e      	b.n	8000628 <__aeabi_dadd+0x350>
 800034a:	0030      	movs	r0, r6
 800034c:	f001 fd28 	bl	8001da0 <__clzsi2>
 8000350:	0003      	movs	r3, r0
 8000352:	3b08      	subs	r3, #8
 8000354:	2b1f      	cmp	r3, #31
 8000356:	dd00      	ble.n	800035a <__aeabi_dadd+0x82>
 8000358:	e161      	b.n	800061e <__aeabi_dadd+0x346>
 800035a:	2220      	movs	r2, #32
 800035c:	0039      	movs	r1, r7
 800035e:	1ad2      	subs	r2, r2, r3
 8000360:	409e      	lsls	r6, r3
 8000362:	40d1      	lsrs	r1, r2
 8000364:	409f      	lsls	r7, r3
 8000366:	430e      	orrs	r6, r1
 8000368:	429d      	cmp	r5, r3
 800036a:	dd00      	ble.n	800036e <__aeabi_dadd+0x96>
 800036c:	e151      	b.n	8000612 <__aeabi_dadd+0x33a>
 800036e:	1b5d      	subs	r5, r3, r5
 8000370:	1c6b      	adds	r3, r5, #1
 8000372:	2b1f      	cmp	r3, #31
 8000374:	dd00      	ble.n	8000378 <__aeabi_dadd+0xa0>
 8000376:	e17c      	b.n	8000672 <__aeabi_dadd+0x39a>
 8000378:	2120      	movs	r1, #32
 800037a:	1ac9      	subs	r1, r1, r3
 800037c:	003d      	movs	r5, r7
 800037e:	0030      	movs	r0, r6
 8000380:	408f      	lsls	r7, r1
 8000382:	4088      	lsls	r0, r1
 8000384:	40dd      	lsrs	r5, r3
 8000386:	1e79      	subs	r1, r7, #1
 8000388:	418f      	sbcs	r7, r1
 800038a:	0031      	movs	r1, r6
 800038c:	2207      	movs	r2, #7
 800038e:	4328      	orrs	r0, r5
 8000390:	40d9      	lsrs	r1, r3
 8000392:	2500      	movs	r5, #0
 8000394:	4307      	orrs	r7, r0
 8000396:	403a      	ands	r2, r7
 8000398:	2a00      	cmp	r2, #0
 800039a:	d009      	beq.n	80003b0 <__aeabi_dadd+0xd8>
 800039c:	230f      	movs	r3, #15
 800039e:	403b      	ands	r3, r7
 80003a0:	2b04      	cmp	r3, #4
 80003a2:	d005      	beq.n	80003b0 <__aeabi_dadd+0xd8>
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	42bb      	cmp	r3, r7
 80003a8:	41bf      	sbcs	r7, r7
 80003aa:	427f      	negs	r7, r7
 80003ac:	19c9      	adds	r1, r1, r7
 80003ae:	001f      	movs	r7, r3
 80003b0:	020b      	lsls	r3, r1, #8
 80003b2:	d400      	bmi.n	80003b6 <__aeabi_dadd+0xde>
 80003b4:	e226      	b.n	8000804 <__aeabi_dadd+0x52c>
 80003b6:	1c6a      	adds	r2, r5, #1
 80003b8:	4bc6      	ldr	r3, [pc, #792]	; (80006d4 <__aeabi_dadd+0x3fc>)
 80003ba:	0555      	lsls	r5, r2, #21
 80003bc:	0d6d      	lsrs	r5, r5, #21
 80003be:	429a      	cmp	r2, r3
 80003c0:	d100      	bne.n	80003c4 <__aeabi_dadd+0xec>
 80003c2:	e106      	b.n	80005d2 <__aeabi_dadd+0x2fa>
 80003c4:	4ac4      	ldr	r2, [pc, #784]	; (80006d8 <__aeabi_dadd+0x400>)
 80003c6:	08ff      	lsrs	r7, r7, #3
 80003c8:	400a      	ands	r2, r1
 80003ca:	0753      	lsls	r3, r2, #29
 80003cc:	0252      	lsls	r2, r2, #9
 80003ce:	433b      	orrs	r3, r7
 80003d0:	0b12      	lsrs	r2, r2, #12
 80003d2:	e08e      	b.n	80004f2 <__aeabi_dadd+0x21a>
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d000      	beq.n	80003da <__aeabi_dadd+0x102>
 80003d8:	e0b8      	b.n	800054c <__aeabi_dadd+0x274>
 80003da:	1c6b      	adds	r3, r5, #1
 80003dc:	055b      	lsls	r3, r3, #21
 80003de:	0d5b      	lsrs	r3, r3, #21
 80003e0:	2b01      	cmp	r3, #1
 80003e2:	dc00      	bgt.n	80003e6 <__aeabi_dadd+0x10e>
 80003e4:	e130      	b.n	8000648 <__aeabi_dadd+0x370>
 80003e6:	1a87      	subs	r7, r0, r2
 80003e8:	4643      	mov	r3, r8
 80003ea:	42b8      	cmp	r0, r7
 80003ec:	41b6      	sbcs	r6, r6
 80003ee:	1acb      	subs	r3, r1, r3
 80003f0:	4276      	negs	r6, r6
 80003f2:	1b9e      	subs	r6, r3, r6
 80003f4:	0233      	lsls	r3, r6, #8
 80003f6:	d500      	bpl.n	80003fa <__aeabi_dadd+0x122>
 80003f8:	e14c      	b.n	8000694 <__aeabi_dadd+0x3bc>
 80003fa:	003b      	movs	r3, r7
 80003fc:	4333      	orrs	r3, r6
 80003fe:	d1a1      	bne.n	8000344 <__aeabi_dadd+0x6c>
 8000400:	2200      	movs	r2, #0
 8000402:	2400      	movs	r4, #0
 8000404:	2500      	movs	r5, #0
 8000406:	e070      	b.n	80004ea <__aeabi_dadd+0x212>
 8000408:	2b00      	cmp	r3, #0
 800040a:	dc00      	bgt.n	800040e <__aeabi_dadd+0x136>
 800040c:	e0e5      	b.n	80005da <__aeabi_dadd+0x302>
 800040e:	2e00      	cmp	r6, #0
 8000410:	d100      	bne.n	8000414 <__aeabi_dadd+0x13c>
 8000412:	e083      	b.n	800051c <__aeabi_dadd+0x244>
 8000414:	4eaf      	ldr	r6, [pc, #700]	; (80006d4 <__aeabi_dadd+0x3fc>)
 8000416:	42b5      	cmp	r5, r6
 8000418:	d060      	beq.n	80004dc <__aeabi_dadd+0x204>
 800041a:	2680      	movs	r6, #128	; 0x80
 800041c:	0436      	lsls	r6, r6, #16
 800041e:	4337      	orrs	r7, r6
 8000420:	46b8      	mov	r8, r7
 8000422:	2b38      	cmp	r3, #56	; 0x38
 8000424:	dc00      	bgt.n	8000428 <__aeabi_dadd+0x150>
 8000426:	e13e      	b.n	80006a6 <__aeabi_dadd+0x3ce>
 8000428:	4643      	mov	r3, r8
 800042a:	4313      	orrs	r3, r2
 800042c:	001f      	movs	r7, r3
 800042e:	1e7a      	subs	r2, r7, #1
 8000430:	4197      	sbcs	r7, r2
 8000432:	183f      	adds	r7, r7, r0
 8000434:	4287      	cmp	r7, r0
 8000436:	4180      	sbcs	r0, r0
 8000438:	4240      	negs	r0, r0
 800043a:	1809      	adds	r1, r1, r0
 800043c:	020b      	lsls	r3, r1, #8
 800043e:	d400      	bmi.n	8000442 <__aeabi_dadd+0x16a>
 8000440:	e0b0      	b.n	80005a4 <__aeabi_dadd+0x2cc>
 8000442:	4ba4      	ldr	r3, [pc, #656]	; (80006d4 <__aeabi_dadd+0x3fc>)
 8000444:	3501      	adds	r5, #1
 8000446:	429d      	cmp	r5, r3
 8000448:	d100      	bne.n	800044c <__aeabi_dadd+0x174>
 800044a:	e0c3      	b.n	80005d4 <__aeabi_dadd+0x2fc>
 800044c:	4aa2      	ldr	r2, [pc, #648]	; (80006d8 <__aeabi_dadd+0x400>)
 800044e:	087b      	lsrs	r3, r7, #1
 8000450:	400a      	ands	r2, r1
 8000452:	2101      	movs	r1, #1
 8000454:	400f      	ands	r7, r1
 8000456:	431f      	orrs	r7, r3
 8000458:	0851      	lsrs	r1, r2, #1
 800045a:	07d3      	lsls	r3, r2, #31
 800045c:	2207      	movs	r2, #7
 800045e:	431f      	orrs	r7, r3
 8000460:	403a      	ands	r2, r7
 8000462:	e799      	b.n	8000398 <__aeabi_dadd+0xc0>
 8000464:	4e9b      	ldr	r6, [pc, #620]	; (80006d4 <__aeabi_dadd+0x3fc>)
 8000466:	42b5      	cmp	r5, r6
 8000468:	d038      	beq.n	80004dc <__aeabi_dadd+0x204>
 800046a:	2680      	movs	r6, #128	; 0x80
 800046c:	0436      	lsls	r6, r6, #16
 800046e:	4337      	orrs	r7, r6
 8000470:	46b8      	mov	r8, r7
 8000472:	2b38      	cmp	r3, #56	; 0x38
 8000474:	dd00      	ble.n	8000478 <__aeabi_dadd+0x1a0>
 8000476:	e0dc      	b.n	8000632 <__aeabi_dadd+0x35a>
 8000478:	2b1f      	cmp	r3, #31
 800047a:	dc00      	bgt.n	800047e <__aeabi_dadd+0x1a6>
 800047c:	e130      	b.n	80006e0 <__aeabi_dadd+0x408>
 800047e:	001e      	movs	r6, r3
 8000480:	4647      	mov	r7, r8
 8000482:	3e20      	subs	r6, #32
 8000484:	40f7      	lsrs	r7, r6
 8000486:	46bc      	mov	ip, r7
 8000488:	2b20      	cmp	r3, #32
 800048a:	d004      	beq.n	8000496 <__aeabi_dadd+0x1be>
 800048c:	2640      	movs	r6, #64	; 0x40
 800048e:	1af3      	subs	r3, r6, r3
 8000490:	4646      	mov	r6, r8
 8000492:	409e      	lsls	r6, r3
 8000494:	4332      	orrs	r2, r6
 8000496:	0017      	movs	r7, r2
 8000498:	4663      	mov	r3, ip
 800049a:	1e7a      	subs	r2, r7, #1
 800049c:	4197      	sbcs	r7, r2
 800049e:	431f      	orrs	r7, r3
 80004a0:	e0cc      	b.n	800063c <__aeabi_dadd+0x364>
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d100      	bne.n	80004a8 <__aeabi_dadd+0x1d0>
 80004a6:	e204      	b.n	80008b2 <__aeabi_dadd+0x5da>
 80004a8:	4643      	mov	r3, r8
 80004aa:	4313      	orrs	r3, r2
 80004ac:	d100      	bne.n	80004b0 <__aeabi_dadd+0x1d8>
 80004ae:	e159      	b.n	8000764 <__aeabi_dadd+0x48c>
 80004b0:	074b      	lsls	r3, r1, #29
 80004b2:	08c0      	lsrs	r0, r0, #3
 80004b4:	4318      	orrs	r0, r3
 80004b6:	2380      	movs	r3, #128	; 0x80
 80004b8:	08c9      	lsrs	r1, r1, #3
 80004ba:	031b      	lsls	r3, r3, #12
 80004bc:	4219      	tst	r1, r3
 80004be:	d008      	beq.n	80004d2 <__aeabi_dadd+0x1fa>
 80004c0:	4645      	mov	r5, r8
 80004c2:	08ed      	lsrs	r5, r5, #3
 80004c4:	421d      	tst	r5, r3
 80004c6:	d104      	bne.n	80004d2 <__aeabi_dadd+0x1fa>
 80004c8:	4643      	mov	r3, r8
 80004ca:	08d0      	lsrs	r0, r2, #3
 80004cc:	0759      	lsls	r1, r3, #29
 80004ce:	4308      	orrs	r0, r1
 80004d0:	0029      	movs	r1, r5
 80004d2:	0f42      	lsrs	r2, r0, #29
 80004d4:	00c9      	lsls	r1, r1, #3
 80004d6:	4d7f      	ldr	r5, [pc, #508]	; (80006d4 <__aeabi_dadd+0x3fc>)
 80004d8:	4311      	orrs	r1, r2
 80004da:	00c0      	lsls	r0, r0, #3
 80004dc:	074b      	lsls	r3, r1, #29
 80004de:	08ca      	lsrs	r2, r1, #3
 80004e0:	497c      	ldr	r1, [pc, #496]	; (80006d4 <__aeabi_dadd+0x3fc>)
 80004e2:	08c0      	lsrs	r0, r0, #3
 80004e4:	4303      	orrs	r3, r0
 80004e6:	428d      	cmp	r5, r1
 80004e8:	d068      	beq.n	80005bc <__aeabi_dadd+0x2e4>
 80004ea:	0312      	lsls	r2, r2, #12
 80004ec:	056d      	lsls	r5, r5, #21
 80004ee:	0b12      	lsrs	r2, r2, #12
 80004f0:	0d6d      	lsrs	r5, r5, #21
 80004f2:	2100      	movs	r1, #0
 80004f4:	0312      	lsls	r2, r2, #12
 80004f6:	0018      	movs	r0, r3
 80004f8:	0b13      	lsrs	r3, r2, #12
 80004fa:	0d0a      	lsrs	r2, r1, #20
 80004fc:	0512      	lsls	r2, r2, #20
 80004fe:	431a      	orrs	r2, r3
 8000500:	4b76      	ldr	r3, [pc, #472]	; (80006dc <__aeabi_dadd+0x404>)
 8000502:	052d      	lsls	r5, r5, #20
 8000504:	4013      	ands	r3, r2
 8000506:	432b      	orrs	r3, r5
 8000508:	005b      	lsls	r3, r3, #1
 800050a:	07e4      	lsls	r4, r4, #31
 800050c:	085b      	lsrs	r3, r3, #1
 800050e:	4323      	orrs	r3, r4
 8000510:	0019      	movs	r1, r3
 8000512:	bc1c      	pop	{r2, r3, r4}
 8000514:	4690      	mov	r8, r2
 8000516:	4699      	mov	r9, r3
 8000518:	46a2      	mov	sl, r4
 800051a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800051c:	003e      	movs	r6, r7
 800051e:	4316      	orrs	r6, r2
 8000520:	d012      	beq.n	8000548 <__aeabi_dadd+0x270>
 8000522:	1e5e      	subs	r6, r3, #1
 8000524:	2e00      	cmp	r6, #0
 8000526:	d000      	beq.n	800052a <__aeabi_dadd+0x252>
 8000528:	e100      	b.n	800072c <__aeabi_dadd+0x454>
 800052a:	1887      	adds	r7, r0, r2
 800052c:	4287      	cmp	r7, r0
 800052e:	4180      	sbcs	r0, r0
 8000530:	4441      	add	r1, r8
 8000532:	4240      	negs	r0, r0
 8000534:	1809      	adds	r1, r1, r0
 8000536:	2501      	movs	r5, #1
 8000538:	020b      	lsls	r3, r1, #8
 800053a:	d533      	bpl.n	80005a4 <__aeabi_dadd+0x2cc>
 800053c:	2502      	movs	r5, #2
 800053e:	e785      	b.n	800044c <__aeabi_dadd+0x174>
 8000540:	4664      	mov	r4, ip
 8000542:	0033      	movs	r3, r6
 8000544:	4641      	mov	r1, r8
 8000546:	0010      	movs	r0, r2
 8000548:	001d      	movs	r5, r3
 800054a:	e7c7      	b.n	80004dc <__aeabi_dadd+0x204>
 800054c:	2d00      	cmp	r5, #0
 800054e:	d000      	beq.n	8000552 <__aeabi_dadd+0x27a>
 8000550:	e0da      	b.n	8000708 <__aeabi_dadd+0x430>
 8000552:	000c      	movs	r4, r1
 8000554:	4304      	orrs	r4, r0
 8000556:	d0f3      	beq.n	8000540 <__aeabi_dadd+0x268>
 8000558:	1c5c      	adds	r4, r3, #1
 800055a:	d100      	bne.n	800055e <__aeabi_dadd+0x286>
 800055c:	e19f      	b.n	800089e <__aeabi_dadd+0x5c6>
 800055e:	4c5d      	ldr	r4, [pc, #372]	; (80006d4 <__aeabi_dadd+0x3fc>)
 8000560:	42a6      	cmp	r6, r4
 8000562:	d100      	bne.n	8000566 <__aeabi_dadd+0x28e>
 8000564:	e12f      	b.n	80007c6 <__aeabi_dadd+0x4ee>
 8000566:	43db      	mvns	r3, r3
 8000568:	2b38      	cmp	r3, #56	; 0x38
 800056a:	dd00      	ble.n	800056e <__aeabi_dadd+0x296>
 800056c:	e166      	b.n	800083c <__aeabi_dadd+0x564>
 800056e:	2b1f      	cmp	r3, #31
 8000570:	dd00      	ble.n	8000574 <__aeabi_dadd+0x29c>
 8000572:	e183      	b.n	800087c <__aeabi_dadd+0x5a4>
 8000574:	2420      	movs	r4, #32
 8000576:	0005      	movs	r5, r0
 8000578:	1ae4      	subs	r4, r4, r3
 800057a:	000f      	movs	r7, r1
 800057c:	40dd      	lsrs	r5, r3
 800057e:	40d9      	lsrs	r1, r3
 8000580:	40a0      	lsls	r0, r4
 8000582:	4643      	mov	r3, r8
 8000584:	40a7      	lsls	r7, r4
 8000586:	1a5b      	subs	r3, r3, r1
 8000588:	1e44      	subs	r4, r0, #1
 800058a:	41a0      	sbcs	r0, r4
 800058c:	4698      	mov	r8, r3
 800058e:	432f      	orrs	r7, r5
 8000590:	4338      	orrs	r0, r7
 8000592:	1a17      	subs	r7, r2, r0
 8000594:	42ba      	cmp	r2, r7
 8000596:	4192      	sbcs	r2, r2
 8000598:	4643      	mov	r3, r8
 800059a:	4252      	negs	r2, r2
 800059c:	1a99      	subs	r1, r3, r2
 800059e:	4664      	mov	r4, ip
 80005a0:	0035      	movs	r5, r6
 80005a2:	e6ca      	b.n	800033a <__aeabi_dadd+0x62>
 80005a4:	2207      	movs	r2, #7
 80005a6:	403a      	ands	r2, r7
 80005a8:	2a00      	cmp	r2, #0
 80005aa:	d000      	beq.n	80005ae <__aeabi_dadd+0x2d6>
 80005ac:	e6f6      	b.n	800039c <__aeabi_dadd+0xc4>
 80005ae:	074b      	lsls	r3, r1, #29
 80005b0:	08ca      	lsrs	r2, r1, #3
 80005b2:	4948      	ldr	r1, [pc, #288]	; (80006d4 <__aeabi_dadd+0x3fc>)
 80005b4:	08ff      	lsrs	r7, r7, #3
 80005b6:	433b      	orrs	r3, r7
 80005b8:	428d      	cmp	r5, r1
 80005ba:	d196      	bne.n	80004ea <__aeabi_dadd+0x212>
 80005bc:	0019      	movs	r1, r3
 80005be:	4311      	orrs	r1, r2
 80005c0:	d100      	bne.n	80005c4 <__aeabi_dadd+0x2ec>
 80005c2:	e19e      	b.n	8000902 <__aeabi_dadd+0x62a>
 80005c4:	2180      	movs	r1, #128	; 0x80
 80005c6:	0309      	lsls	r1, r1, #12
 80005c8:	430a      	orrs	r2, r1
 80005ca:	0312      	lsls	r2, r2, #12
 80005cc:	0b12      	lsrs	r2, r2, #12
 80005ce:	4d41      	ldr	r5, [pc, #260]	; (80006d4 <__aeabi_dadd+0x3fc>)
 80005d0:	e78f      	b.n	80004f2 <__aeabi_dadd+0x21a>
 80005d2:	0015      	movs	r5, r2
 80005d4:	2200      	movs	r2, #0
 80005d6:	2300      	movs	r3, #0
 80005d8:	e78b      	b.n	80004f2 <__aeabi_dadd+0x21a>
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d000      	beq.n	80005e0 <__aeabi_dadd+0x308>
 80005de:	e0c7      	b.n	8000770 <__aeabi_dadd+0x498>
 80005e0:	1c6b      	adds	r3, r5, #1
 80005e2:	055f      	lsls	r7, r3, #21
 80005e4:	0d7f      	lsrs	r7, r7, #21
 80005e6:	2f01      	cmp	r7, #1
 80005e8:	dc00      	bgt.n	80005ec <__aeabi_dadd+0x314>
 80005ea:	e0f1      	b.n	80007d0 <__aeabi_dadd+0x4f8>
 80005ec:	4d39      	ldr	r5, [pc, #228]	; (80006d4 <__aeabi_dadd+0x3fc>)
 80005ee:	42ab      	cmp	r3, r5
 80005f0:	d100      	bne.n	80005f4 <__aeabi_dadd+0x31c>
 80005f2:	e0b9      	b.n	8000768 <__aeabi_dadd+0x490>
 80005f4:	1885      	adds	r5, r0, r2
 80005f6:	000a      	movs	r2, r1
 80005f8:	4285      	cmp	r5, r0
 80005fa:	4189      	sbcs	r1, r1
 80005fc:	4442      	add	r2, r8
 80005fe:	4249      	negs	r1, r1
 8000600:	1851      	adds	r1, r2, r1
 8000602:	2207      	movs	r2, #7
 8000604:	07cf      	lsls	r7, r1, #31
 8000606:	086d      	lsrs	r5, r5, #1
 8000608:	432f      	orrs	r7, r5
 800060a:	0849      	lsrs	r1, r1, #1
 800060c:	403a      	ands	r2, r7
 800060e:	001d      	movs	r5, r3
 8000610:	e6c2      	b.n	8000398 <__aeabi_dadd+0xc0>
 8000612:	2207      	movs	r2, #7
 8000614:	4930      	ldr	r1, [pc, #192]	; (80006d8 <__aeabi_dadd+0x400>)
 8000616:	1aed      	subs	r5, r5, r3
 8000618:	4031      	ands	r1, r6
 800061a:	403a      	ands	r2, r7
 800061c:	e6bc      	b.n	8000398 <__aeabi_dadd+0xc0>
 800061e:	003e      	movs	r6, r7
 8000620:	3828      	subs	r0, #40	; 0x28
 8000622:	4086      	lsls	r6, r0
 8000624:	2700      	movs	r7, #0
 8000626:	e69f      	b.n	8000368 <__aeabi_dadd+0x90>
 8000628:	0038      	movs	r0, r7
 800062a:	f001 fbb9 	bl	8001da0 <__clzsi2>
 800062e:	3020      	adds	r0, #32
 8000630:	e68e      	b.n	8000350 <__aeabi_dadd+0x78>
 8000632:	4643      	mov	r3, r8
 8000634:	4313      	orrs	r3, r2
 8000636:	001f      	movs	r7, r3
 8000638:	1e7a      	subs	r2, r7, #1
 800063a:	4197      	sbcs	r7, r2
 800063c:	1bc7      	subs	r7, r0, r7
 800063e:	42b8      	cmp	r0, r7
 8000640:	4180      	sbcs	r0, r0
 8000642:	4240      	negs	r0, r0
 8000644:	1a09      	subs	r1, r1, r0
 8000646:	e678      	b.n	800033a <__aeabi_dadd+0x62>
 8000648:	000e      	movs	r6, r1
 800064a:	003b      	movs	r3, r7
 800064c:	4306      	orrs	r6, r0
 800064e:	4313      	orrs	r3, r2
 8000650:	2d00      	cmp	r5, #0
 8000652:	d161      	bne.n	8000718 <__aeabi_dadd+0x440>
 8000654:	2e00      	cmp	r6, #0
 8000656:	d000      	beq.n	800065a <__aeabi_dadd+0x382>
 8000658:	e0f4      	b.n	8000844 <__aeabi_dadd+0x56c>
 800065a:	2b00      	cmp	r3, #0
 800065c:	d100      	bne.n	8000660 <__aeabi_dadd+0x388>
 800065e:	e11b      	b.n	8000898 <__aeabi_dadd+0x5c0>
 8000660:	4664      	mov	r4, ip
 8000662:	0039      	movs	r1, r7
 8000664:	0010      	movs	r0, r2
 8000666:	e739      	b.n	80004dc <__aeabi_dadd+0x204>
 8000668:	4f1a      	ldr	r7, [pc, #104]	; (80006d4 <__aeabi_dadd+0x3fc>)
 800066a:	42bb      	cmp	r3, r7
 800066c:	d07a      	beq.n	8000764 <__aeabi_dadd+0x48c>
 800066e:	0033      	movs	r3, r6
 8000670:	e6ff      	b.n	8000472 <__aeabi_dadd+0x19a>
 8000672:	0030      	movs	r0, r6
 8000674:	3d1f      	subs	r5, #31
 8000676:	40e8      	lsrs	r0, r5
 8000678:	2b20      	cmp	r3, #32
 800067a:	d003      	beq.n	8000684 <__aeabi_dadd+0x3ac>
 800067c:	2140      	movs	r1, #64	; 0x40
 800067e:	1acb      	subs	r3, r1, r3
 8000680:	409e      	lsls	r6, r3
 8000682:	4337      	orrs	r7, r6
 8000684:	1e7b      	subs	r3, r7, #1
 8000686:	419f      	sbcs	r7, r3
 8000688:	2207      	movs	r2, #7
 800068a:	4307      	orrs	r7, r0
 800068c:	403a      	ands	r2, r7
 800068e:	2100      	movs	r1, #0
 8000690:	2500      	movs	r5, #0
 8000692:	e789      	b.n	80005a8 <__aeabi_dadd+0x2d0>
 8000694:	1a17      	subs	r7, r2, r0
 8000696:	4643      	mov	r3, r8
 8000698:	42ba      	cmp	r2, r7
 800069a:	41b6      	sbcs	r6, r6
 800069c:	1a59      	subs	r1, r3, r1
 800069e:	4276      	negs	r6, r6
 80006a0:	1b8e      	subs	r6, r1, r6
 80006a2:	4664      	mov	r4, ip
 80006a4:	e64e      	b.n	8000344 <__aeabi_dadd+0x6c>
 80006a6:	2b1f      	cmp	r3, #31
 80006a8:	dd00      	ble.n	80006ac <__aeabi_dadd+0x3d4>
 80006aa:	e0ad      	b.n	8000808 <__aeabi_dadd+0x530>
 80006ac:	2620      	movs	r6, #32
 80006ae:	4647      	mov	r7, r8
 80006b0:	1af6      	subs	r6, r6, r3
 80006b2:	40b7      	lsls	r7, r6
 80006b4:	46b9      	mov	r9, r7
 80006b6:	0017      	movs	r7, r2
 80006b8:	46b2      	mov	sl, r6
 80006ba:	40df      	lsrs	r7, r3
 80006bc:	464e      	mov	r6, r9
 80006be:	433e      	orrs	r6, r7
 80006c0:	0037      	movs	r7, r6
 80006c2:	4656      	mov	r6, sl
 80006c4:	40b2      	lsls	r2, r6
 80006c6:	1e56      	subs	r6, r2, #1
 80006c8:	41b2      	sbcs	r2, r6
 80006ca:	4317      	orrs	r7, r2
 80006cc:	4642      	mov	r2, r8
 80006ce:	40da      	lsrs	r2, r3
 80006d0:	1889      	adds	r1, r1, r2
 80006d2:	e6ae      	b.n	8000432 <__aeabi_dadd+0x15a>
 80006d4:	000007ff 	.word	0x000007ff
 80006d8:	ff7fffff 	.word	0xff7fffff
 80006dc:	800fffff 	.word	0x800fffff
 80006e0:	2620      	movs	r6, #32
 80006e2:	4647      	mov	r7, r8
 80006e4:	1af6      	subs	r6, r6, r3
 80006e6:	40b7      	lsls	r7, r6
 80006e8:	46b9      	mov	r9, r7
 80006ea:	0017      	movs	r7, r2
 80006ec:	46b2      	mov	sl, r6
 80006ee:	40df      	lsrs	r7, r3
 80006f0:	464e      	mov	r6, r9
 80006f2:	433e      	orrs	r6, r7
 80006f4:	0037      	movs	r7, r6
 80006f6:	4656      	mov	r6, sl
 80006f8:	40b2      	lsls	r2, r6
 80006fa:	1e56      	subs	r6, r2, #1
 80006fc:	41b2      	sbcs	r2, r6
 80006fe:	4317      	orrs	r7, r2
 8000700:	4642      	mov	r2, r8
 8000702:	40da      	lsrs	r2, r3
 8000704:	1a89      	subs	r1, r1, r2
 8000706:	e799      	b.n	800063c <__aeabi_dadd+0x364>
 8000708:	4c7f      	ldr	r4, [pc, #508]	; (8000908 <__aeabi_dadd+0x630>)
 800070a:	42a6      	cmp	r6, r4
 800070c:	d05b      	beq.n	80007c6 <__aeabi_dadd+0x4ee>
 800070e:	2480      	movs	r4, #128	; 0x80
 8000710:	0424      	lsls	r4, r4, #16
 8000712:	425b      	negs	r3, r3
 8000714:	4321      	orrs	r1, r4
 8000716:	e727      	b.n	8000568 <__aeabi_dadd+0x290>
 8000718:	2e00      	cmp	r6, #0
 800071a:	d10c      	bne.n	8000736 <__aeabi_dadd+0x45e>
 800071c:	2b00      	cmp	r3, #0
 800071e:	d100      	bne.n	8000722 <__aeabi_dadd+0x44a>
 8000720:	e0cb      	b.n	80008ba <__aeabi_dadd+0x5e2>
 8000722:	4664      	mov	r4, ip
 8000724:	0039      	movs	r1, r7
 8000726:	0010      	movs	r0, r2
 8000728:	4d77      	ldr	r5, [pc, #476]	; (8000908 <__aeabi_dadd+0x630>)
 800072a:	e6d7      	b.n	80004dc <__aeabi_dadd+0x204>
 800072c:	4f76      	ldr	r7, [pc, #472]	; (8000908 <__aeabi_dadd+0x630>)
 800072e:	42bb      	cmp	r3, r7
 8000730:	d018      	beq.n	8000764 <__aeabi_dadd+0x48c>
 8000732:	0033      	movs	r3, r6
 8000734:	e675      	b.n	8000422 <__aeabi_dadd+0x14a>
 8000736:	2b00      	cmp	r3, #0
 8000738:	d014      	beq.n	8000764 <__aeabi_dadd+0x48c>
 800073a:	074b      	lsls	r3, r1, #29
 800073c:	08c0      	lsrs	r0, r0, #3
 800073e:	4318      	orrs	r0, r3
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	08c9      	lsrs	r1, r1, #3
 8000744:	031b      	lsls	r3, r3, #12
 8000746:	4219      	tst	r1, r3
 8000748:	d007      	beq.n	800075a <__aeabi_dadd+0x482>
 800074a:	08fc      	lsrs	r4, r7, #3
 800074c:	421c      	tst	r4, r3
 800074e:	d104      	bne.n	800075a <__aeabi_dadd+0x482>
 8000750:	0779      	lsls	r1, r7, #29
 8000752:	08d0      	lsrs	r0, r2, #3
 8000754:	4308      	orrs	r0, r1
 8000756:	46e1      	mov	r9, ip
 8000758:	0021      	movs	r1, r4
 800075a:	464c      	mov	r4, r9
 800075c:	0f42      	lsrs	r2, r0, #29
 800075e:	00c9      	lsls	r1, r1, #3
 8000760:	4311      	orrs	r1, r2
 8000762:	00c0      	lsls	r0, r0, #3
 8000764:	4d68      	ldr	r5, [pc, #416]	; (8000908 <__aeabi_dadd+0x630>)
 8000766:	e6b9      	b.n	80004dc <__aeabi_dadd+0x204>
 8000768:	001d      	movs	r5, r3
 800076a:	2200      	movs	r2, #0
 800076c:	2300      	movs	r3, #0
 800076e:	e6c0      	b.n	80004f2 <__aeabi_dadd+0x21a>
 8000770:	2d00      	cmp	r5, #0
 8000772:	d15b      	bne.n	800082c <__aeabi_dadd+0x554>
 8000774:	000d      	movs	r5, r1
 8000776:	4305      	orrs	r5, r0
 8000778:	d100      	bne.n	800077c <__aeabi_dadd+0x4a4>
 800077a:	e6e2      	b.n	8000542 <__aeabi_dadd+0x26a>
 800077c:	1c5d      	adds	r5, r3, #1
 800077e:	d100      	bne.n	8000782 <__aeabi_dadd+0x4aa>
 8000780:	e0b0      	b.n	80008e4 <__aeabi_dadd+0x60c>
 8000782:	4d61      	ldr	r5, [pc, #388]	; (8000908 <__aeabi_dadd+0x630>)
 8000784:	42ae      	cmp	r6, r5
 8000786:	d01f      	beq.n	80007c8 <__aeabi_dadd+0x4f0>
 8000788:	43db      	mvns	r3, r3
 800078a:	2b38      	cmp	r3, #56	; 0x38
 800078c:	dc71      	bgt.n	8000872 <__aeabi_dadd+0x59a>
 800078e:	2b1f      	cmp	r3, #31
 8000790:	dd00      	ble.n	8000794 <__aeabi_dadd+0x4bc>
 8000792:	e096      	b.n	80008c2 <__aeabi_dadd+0x5ea>
 8000794:	2520      	movs	r5, #32
 8000796:	000f      	movs	r7, r1
 8000798:	1aed      	subs	r5, r5, r3
 800079a:	40af      	lsls	r7, r5
 800079c:	46b9      	mov	r9, r7
 800079e:	0007      	movs	r7, r0
 80007a0:	46aa      	mov	sl, r5
 80007a2:	40df      	lsrs	r7, r3
 80007a4:	464d      	mov	r5, r9
 80007a6:	433d      	orrs	r5, r7
 80007a8:	002f      	movs	r7, r5
 80007aa:	4655      	mov	r5, sl
 80007ac:	40a8      	lsls	r0, r5
 80007ae:	40d9      	lsrs	r1, r3
 80007b0:	1e45      	subs	r5, r0, #1
 80007b2:	41a8      	sbcs	r0, r5
 80007b4:	4488      	add	r8, r1
 80007b6:	4307      	orrs	r7, r0
 80007b8:	18bf      	adds	r7, r7, r2
 80007ba:	4297      	cmp	r7, r2
 80007bc:	4192      	sbcs	r2, r2
 80007be:	4251      	negs	r1, r2
 80007c0:	4441      	add	r1, r8
 80007c2:	0035      	movs	r5, r6
 80007c4:	e63a      	b.n	800043c <__aeabi_dadd+0x164>
 80007c6:	4664      	mov	r4, ip
 80007c8:	0035      	movs	r5, r6
 80007ca:	4641      	mov	r1, r8
 80007cc:	0010      	movs	r0, r2
 80007ce:	e685      	b.n	80004dc <__aeabi_dadd+0x204>
 80007d0:	000b      	movs	r3, r1
 80007d2:	4303      	orrs	r3, r0
 80007d4:	2d00      	cmp	r5, #0
 80007d6:	d000      	beq.n	80007da <__aeabi_dadd+0x502>
 80007d8:	e663      	b.n	80004a2 <__aeabi_dadd+0x1ca>
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d0f5      	beq.n	80007ca <__aeabi_dadd+0x4f2>
 80007de:	4643      	mov	r3, r8
 80007e0:	4313      	orrs	r3, r2
 80007e2:	d100      	bne.n	80007e6 <__aeabi_dadd+0x50e>
 80007e4:	e67a      	b.n	80004dc <__aeabi_dadd+0x204>
 80007e6:	1887      	adds	r7, r0, r2
 80007e8:	4287      	cmp	r7, r0
 80007ea:	4180      	sbcs	r0, r0
 80007ec:	2207      	movs	r2, #7
 80007ee:	4441      	add	r1, r8
 80007f0:	4240      	negs	r0, r0
 80007f2:	1809      	adds	r1, r1, r0
 80007f4:	403a      	ands	r2, r7
 80007f6:	020b      	lsls	r3, r1, #8
 80007f8:	d400      	bmi.n	80007fc <__aeabi_dadd+0x524>
 80007fa:	e6d5      	b.n	80005a8 <__aeabi_dadd+0x2d0>
 80007fc:	4b43      	ldr	r3, [pc, #268]	; (800090c <__aeabi_dadd+0x634>)
 80007fe:	3501      	adds	r5, #1
 8000800:	4019      	ands	r1, r3
 8000802:	e5c9      	b.n	8000398 <__aeabi_dadd+0xc0>
 8000804:	0038      	movs	r0, r7
 8000806:	e669      	b.n	80004dc <__aeabi_dadd+0x204>
 8000808:	001e      	movs	r6, r3
 800080a:	4647      	mov	r7, r8
 800080c:	3e20      	subs	r6, #32
 800080e:	40f7      	lsrs	r7, r6
 8000810:	46bc      	mov	ip, r7
 8000812:	2b20      	cmp	r3, #32
 8000814:	d004      	beq.n	8000820 <__aeabi_dadd+0x548>
 8000816:	2640      	movs	r6, #64	; 0x40
 8000818:	1af3      	subs	r3, r6, r3
 800081a:	4646      	mov	r6, r8
 800081c:	409e      	lsls	r6, r3
 800081e:	4332      	orrs	r2, r6
 8000820:	0017      	movs	r7, r2
 8000822:	4663      	mov	r3, ip
 8000824:	1e7a      	subs	r2, r7, #1
 8000826:	4197      	sbcs	r7, r2
 8000828:	431f      	orrs	r7, r3
 800082a:	e602      	b.n	8000432 <__aeabi_dadd+0x15a>
 800082c:	4d36      	ldr	r5, [pc, #216]	; (8000908 <__aeabi_dadd+0x630>)
 800082e:	42ae      	cmp	r6, r5
 8000830:	d0ca      	beq.n	80007c8 <__aeabi_dadd+0x4f0>
 8000832:	2580      	movs	r5, #128	; 0x80
 8000834:	042d      	lsls	r5, r5, #16
 8000836:	425b      	negs	r3, r3
 8000838:	4329      	orrs	r1, r5
 800083a:	e7a6      	b.n	800078a <__aeabi_dadd+0x4b2>
 800083c:	4308      	orrs	r0, r1
 800083e:	1e41      	subs	r1, r0, #1
 8000840:	4188      	sbcs	r0, r1
 8000842:	e6a6      	b.n	8000592 <__aeabi_dadd+0x2ba>
 8000844:	2b00      	cmp	r3, #0
 8000846:	d100      	bne.n	800084a <__aeabi_dadd+0x572>
 8000848:	e648      	b.n	80004dc <__aeabi_dadd+0x204>
 800084a:	1a87      	subs	r7, r0, r2
 800084c:	4643      	mov	r3, r8
 800084e:	42b8      	cmp	r0, r7
 8000850:	41b6      	sbcs	r6, r6
 8000852:	1acb      	subs	r3, r1, r3
 8000854:	4276      	negs	r6, r6
 8000856:	1b9e      	subs	r6, r3, r6
 8000858:	0233      	lsls	r3, r6, #8
 800085a:	d54b      	bpl.n	80008f4 <__aeabi_dadd+0x61c>
 800085c:	1a17      	subs	r7, r2, r0
 800085e:	4643      	mov	r3, r8
 8000860:	42ba      	cmp	r2, r7
 8000862:	4192      	sbcs	r2, r2
 8000864:	1a59      	subs	r1, r3, r1
 8000866:	4252      	negs	r2, r2
 8000868:	1a89      	subs	r1, r1, r2
 800086a:	2207      	movs	r2, #7
 800086c:	4664      	mov	r4, ip
 800086e:	403a      	ands	r2, r7
 8000870:	e592      	b.n	8000398 <__aeabi_dadd+0xc0>
 8000872:	4301      	orrs	r1, r0
 8000874:	000f      	movs	r7, r1
 8000876:	1e79      	subs	r1, r7, #1
 8000878:	418f      	sbcs	r7, r1
 800087a:	e79d      	b.n	80007b8 <__aeabi_dadd+0x4e0>
 800087c:	001c      	movs	r4, r3
 800087e:	000f      	movs	r7, r1
 8000880:	3c20      	subs	r4, #32
 8000882:	40e7      	lsrs	r7, r4
 8000884:	2b20      	cmp	r3, #32
 8000886:	d003      	beq.n	8000890 <__aeabi_dadd+0x5b8>
 8000888:	2440      	movs	r4, #64	; 0x40
 800088a:	1ae3      	subs	r3, r4, r3
 800088c:	4099      	lsls	r1, r3
 800088e:	4308      	orrs	r0, r1
 8000890:	1e41      	subs	r1, r0, #1
 8000892:	4188      	sbcs	r0, r1
 8000894:	4338      	orrs	r0, r7
 8000896:	e67c      	b.n	8000592 <__aeabi_dadd+0x2ba>
 8000898:	2200      	movs	r2, #0
 800089a:	2400      	movs	r4, #0
 800089c:	e625      	b.n	80004ea <__aeabi_dadd+0x212>
 800089e:	1a17      	subs	r7, r2, r0
 80008a0:	4643      	mov	r3, r8
 80008a2:	42ba      	cmp	r2, r7
 80008a4:	4192      	sbcs	r2, r2
 80008a6:	1a59      	subs	r1, r3, r1
 80008a8:	4252      	negs	r2, r2
 80008aa:	1a89      	subs	r1, r1, r2
 80008ac:	4664      	mov	r4, ip
 80008ae:	0035      	movs	r5, r6
 80008b0:	e543      	b.n	800033a <__aeabi_dadd+0x62>
 80008b2:	4641      	mov	r1, r8
 80008b4:	0010      	movs	r0, r2
 80008b6:	4d14      	ldr	r5, [pc, #80]	; (8000908 <__aeabi_dadd+0x630>)
 80008b8:	e610      	b.n	80004dc <__aeabi_dadd+0x204>
 80008ba:	2280      	movs	r2, #128	; 0x80
 80008bc:	2400      	movs	r4, #0
 80008be:	0312      	lsls	r2, r2, #12
 80008c0:	e680      	b.n	80005c4 <__aeabi_dadd+0x2ec>
 80008c2:	001d      	movs	r5, r3
 80008c4:	000f      	movs	r7, r1
 80008c6:	3d20      	subs	r5, #32
 80008c8:	40ef      	lsrs	r7, r5
 80008ca:	46bc      	mov	ip, r7
 80008cc:	2b20      	cmp	r3, #32
 80008ce:	d003      	beq.n	80008d8 <__aeabi_dadd+0x600>
 80008d0:	2540      	movs	r5, #64	; 0x40
 80008d2:	1aeb      	subs	r3, r5, r3
 80008d4:	4099      	lsls	r1, r3
 80008d6:	4308      	orrs	r0, r1
 80008d8:	0007      	movs	r7, r0
 80008da:	4663      	mov	r3, ip
 80008dc:	1e78      	subs	r0, r7, #1
 80008de:	4187      	sbcs	r7, r0
 80008e0:	431f      	orrs	r7, r3
 80008e2:	e769      	b.n	80007b8 <__aeabi_dadd+0x4e0>
 80008e4:	1887      	adds	r7, r0, r2
 80008e6:	4297      	cmp	r7, r2
 80008e8:	419b      	sbcs	r3, r3
 80008ea:	4441      	add	r1, r8
 80008ec:	425b      	negs	r3, r3
 80008ee:	18c9      	adds	r1, r1, r3
 80008f0:	0035      	movs	r5, r6
 80008f2:	e5a3      	b.n	800043c <__aeabi_dadd+0x164>
 80008f4:	003b      	movs	r3, r7
 80008f6:	4333      	orrs	r3, r6
 80008f8:	d0ce      	beq.n	8000898 <__aeabi_dadd+0x5c0>
 80008fa:	2207      	movs	r2, #7
 80008fc:	0031      	movs	r1, r6
 80008fe:	403a      	ands	r2, r7
 8000900:	e652      	b.n	80005a8 <__aeabi_dadd+0x2d0>
 8000902:	2300      	movs	r3, #0
 8000904:	001a      	movs	r2, r3
 8000906:	e5f4      	b.n	80004f2 <__aeabi_dadd+0x21a>
 8000908:	000007ff 	.word	0x000007ff
 800090c:	ff7fffff 	.word	0xff7fffff

08000910 <__aeabi_ddiv>:
 8000910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000912:	4657      	mov	r7, sl
 8000914:	46de      	mov	lr, fp
 8000916:	464e      	mov	r6, r9
 8000918:	4645      	mov	r5, r8
 800091a:	b5e0      	push	{r5, r6, r7, lr}
 800091c:	4683      	mov	fp, r0
 800091e:	0007      	movs	r7, r0
 8000920:	030e      	lsls	r6, r1, #12
 8000922:	0048      	lsls	r0, r1, #1
 8000924:	b085      	sub	sp, #20
 8000926:	4692      	mov	sl, r2
 8000928:	001c      	movs	r4, r3
 800092a:	0b36      	lsrs	r6, r6, #12
 800092c:	0d40      	lsrs	r0, r0, #21
 800092e:	0fcd      	lsrs	r5, r1, #31
 8000930:	2800      	cmp	r0, #0
 8000932:	d100      	bne.n	8000936 <__aeabi_ddiv+0x26>
 8000934:	e09d      	b.n	8000a72 <__aeabi_ddiv+0x162>
 8000936:	4b95      	ldr	r3, [pc, #596]	; (8000b8c <__aeabi_ddiv+0x27c>)
 8000938:	4298      	cmp	r0, r3
 800093a:	d039      	beq.n	80009b0 <__aeabi_ddiv+0xa0>
 800093c:	2380      	movs	r3, #128	; 0x80
 800093e:	00f6      	lsls	r6, r6, #3
 8000940:	041b      	lsls	r3, r3, #16
 8000942:	431e      	orrs	r6, r3
 8000944:	4a92      	ldr	r2, [pc, #584]	; (8000b90 <__aeabi_ddiv+0x280>)
 8000946:	0f7b      	lsrs	r3, r7, #29
 8000948:	4333      	orrs	r3, r6
 800094a:	4699      	mov	r9, r3
 800094c:	4694      	mov	ip, r2
 800094e:	0003      	movs	r3, r0
 8000950:	4463      	add	r3, ip
 8000952:	9300      	str	r3, [sp, #0]
 8000954:	2300      	movs	r3, #0
 8000956:	2600      	movs	r6, #0
 8000958:	00ff      	lsls	r7, r7, #3
 800095a:	9302      	str	r3, [sp, #8]
 800095c:	0323      	lsls	r3, r4, #12
 800095e:	0b1b      	lsrs	r3, r3, #12
 8000960:	4698      	mov	r8, r3
 8000962:	0063      	lsls	r3, r4, #1
 8000964:	0fe4      	lsrs	r4, r4, #31
 8000966:	4652      	mov	r2, sl
 8000968:	0d5b      	lsrs	r3, r3, #21
 800096a:	9401      	str	r4, [sp, #4]
 800096c:	d100      	bne.n	8000970 <__aeabi_ddiv+0x60>
 800096e:	e0b3      	b.n	8000ad8 <__aeabi_ddiv+0x1c8>
 8000970:	4986      	ldr	r1, [pc, #536]	; (8000b8c <__aeabi_ddiv+0x27c>)
 8000972:	428b      	cmp	r3, r1
 8000974:	d100      	bne.n	8000978 <__aeabi_ddiv+0x68>
 8000976:	e09e      	b.n	8000ab6 <__aeabi_ddiv+0x1a6>
 8000978:	4642      	mov	r2, r8
 800097a:	00d1      	lsls	r1, r2, #3
 800097c:	2280      	movs	r2, #128	; 0x80
 800097e:	0412      	lsls	r2, r2, #16
 8000980:	430a      	orrs	r2, r1
 8000982:	4651      	mov	r1, sl
 8000984:	0f49      	lsrs	r1, r1, #29
 8000986:	4311      	orrs	r1, r2
 8000988:	468b      	mov	fp, r1
 800098a:	4981      	ldr	r1, [pc, #516]	; (8000b90 <__aeabi_ddiv+0x280>)
 800098c:	4652      	mov	r2, sl
 800098e:	468c      	mov	ip, r1
 8000990:	9900      	ldr	r1, [sp, #0]
 8000992:	4463      	add	r3, ip
 8000994:	1acb      	subs	r3, r1, r3
 8000996:	2100      	movs	r1, #0
 8000998:	00d2      	lsls	r2, r2, #3
 800099a:	9300      	str	r3, [sp, #0]
 800099c:	002b      	movs	r3, r5
 800099e:	4063      	eors	r3, r4
 80009a0:	469a      	mov	sl, r3
 80009a2:	2e0f      	cmp	r6, #15
 80009a4:	d900      	bls.n	80009a8 <__aeabi_ddiv+0x98>
 80009a6:	e105      	b.n	8000bb4 <__aeabi_ddiv+0x2a4>
 80009a8:	4b7a      	ldr	r3, [pc, #488]	; (8000b94 <__aeabi_ddiv+0x284>)
 80009aa:	00b6      	lsls	r6, r6, #2
 80009ac:	599b      	ldr	r3, [r3, r6]
 80009ae:	469f      	mov	pc, r3
 80009b0:	465b      	mov	r3, fp
 80009b2:	4333      	orrs	r3, r6
 80009b4:	4699      	mov	r9, r3
 80009b6:	d000      	beq.n	80009ba <__aeabi_ddiv+0xaa>
 80009b8:	e0b8      	b.n	8000b2c <__aeabi_ddiv+0x21c>
 80009ba:	2302      	movs	r3, #2
 80009bc:	2608      	movs	r6, #8
 80009be:	2700      	movs	r7, #0
 80009c0:	9000      	str	r0, [sp, #0]
 80009c2:	9302      	str	r3, [sp, #8]
 80009c4:	e7ca      	b.n	800095c <__aeabi_ddiv+0x4c>
 80009c6:	46cb      	mov	fp, r9
 80009c8:	003a      	movs	r2, r7
 80009ca:	9902      	ldr	r1, [sp, #8]
 80009cc:	9501      	str	r5, [sp, #4]
 80009ce:	9b01      	ldr	r3, [sp, #4]
 80009d0:	469a      	mov	sl, r3
 80009d2:	2902      	cmp	r1, #2
 80009d4:	d027      	beq.n	8000a26 <__aeabi_ddiv+0x116>
 80009d6:	2903      	cmp	r1, #3
 80009d8:	d100      	bne.n	80009dc <__aeabi_ddiv+0xcc>
 80009da:	e280      	b.n	8000ede <__aeabi_ddiv+0x5ce>
 80009dc:	2901      	cmp	r1, #1
 80009de:	d044      	beq.n	8000a6a <__aeabi_ddiv+0x15a>
 80009e0:	496d      	ldr	r1, [pc, #436]	; (8000b98 <__aeabi_ddiv+0x288>)
 80009e2:	9b00      	ldr	r3, [sp, #0]
 80009e4:	468c      	mov	ip, r1
 80009e6:	4463      	add	r3, ip
 80009e8:	001c      	movs	r4, r3
 80009ea:	2c00      	cmp	r4, #0
 80009ec:	dd38      	ble.n	8000a60 <__aeabi_ddiv+0x150>
 80009ee:	0753      	lsls	r3, r2, #29
 80009f0:	d000      	beq.n	80009f4 <__aeabi_ddiv+0xe4>
 80009f2:	e213      	b.n	8000e1c <__aeabi_ddiv+0x50c>
 80009f4:	08d2      	lsrs	r2, r2, #3
 80009f6:	465b      	mov	r3, fp
 80009f8:	01db      	lsls	r3, r3, #7
 80009fa:	d509      	bpl.n	8000a10 <__aeabi_ddiv+0x100>
 80009fc:	4659      	mov	r1, fp
 80009fe:	4b67      	ldr	r3, [pc, #412]	; (8000b9c <__aeabi_ddiv+0x28c>)
 8000a00:	4019      	ands	r1, r3
 8000a02:	468b      	mov	fp, r1
 8000a04:	2180      	movs	r1, #128	; 0x80
 8000a06:	00c9      	lsls	r1, r1, #3
 8000a08:	468c      	mov	ip, r1
 8000a0a:	9b00      	ldr	r3, [sp, #0]
 8000a0c:	4463      	add	r3, ip
 8000a0e:	001c      	movs	r4, r3
 8000a10:	4b63      	ldr	r3, [pc, #396]	; (8000ba0 <__aeabi_ddiv+0x290>)
 8000a12:	429c      	cmp	r4, r3
 8000a14:	dc07      	bgt.n	8000a26 <__aeabi_ddiv+0x116>
 8000a16:	465b      	mov	r3, fp
 8000a18:	0564      	lsls	r4, r4, #21
 8000a1a:	075f      	lsls	r7, r3, #29
 8000a1c:	025b      	lsls	r3, r3, #9
 8000a1e:	4317      	orrs	r7, r2
 8000a20:	0b1b      	lsrs	r3, r3, #12
 8000a22:	0d62      	lsrs	r2, r4, #21
 8000a24:	e002      	b.n	8000a2c <__aeabi_ddiv+0x11c>
 8000a26:	2300      	movs	r3, #0
 8000a28:	2700      	movs	r7, #0
 8000a2a:	4a58      	ldr	r2, [pc, #352]	; (8000b8c <__aeabi_ddiv+0x27c>)
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	031b      	lsls	r3, r3, #12
 8000a30:	0b1c      	lsrs	r4, r3, #12
 8000a32:	0d0b      	lsrs	r3, r1, #20
 8000a34:	051b      	lsls	r3, r3, #20
 8000a36:	4323      	orrs	r3, r4
 8000a38:	0514      	lsls	r4, r2, #20
 8000a3a:	4a5a      	ldr	r2, [pc, #360]	; (8000ba4 <__aeabi_ddiv+0x294>)
 8000a3c:	0038      	movs	r0, r7
 8000a3e:	4013      	ands	r3, r2
 8000a40:	431c      	orrs	r4, r3
 8000a42:	4653      	mov	r3, sl
 8000a44:	0064      	lsls	r4, r4, #1
 8000a46:	07db      	lsls	r3, r3, #31
 8000a48:	0864      	lsrs	r4, r4, #1
 8000a4a:	431c      	orrs	r4, r3
 8000a4c:	0021      	movs	r1, r4
 8000a4e:	b005      	add	sp, #20
 8000a50:	bc3c      	pop	{r2, r3, r4, r5}
 8000a52:	4690      	mov	r8, r2
 8000a54:	4699      	mov	r9, r3
 8000a56:	46a2      	mov	sl, r4
 8000a58:	46ab      	mov	fp, r5
 8000a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	4252      	negs	r2, r2
 8000a60:	2301      	movs	r3, #1
 8000a62:	1b1b      	subs	r3, r3, r4
 8000a64:	2b38      	cmp	r3, #56	; 0x38
 8000a66:	dc00      	bgt.n	8000a6a <__aeabi_ddiv+0x15a>
 8000a68:	e1ad      	b.n	8000dc6 <__aeabi_ddiv+0x4b6>
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	2700      	movs	r7, #0
 8000a70:	e7dc      	b.n	8000a2c <__aeabi_ddiv+0x11c>
 8000a72:	465b      	mov	r3, fp
 8000a74:	4333      	orrs	r3, r6
 8000a76:	4699      	mov	r9, r3
 8000a78:	d05e      	beq.n	8000b38 <__aeabi_ddiv+0x228>
 8000a7a:	2e00      	cmp	r6, #0
 8000a7c:	d100      	bne.n	8000a80 <__aeabi_ddiv+0x170>
 8000a7e:	e18a      	b.n	8000d96 <__aeabi_ddiv+0x486>
 8000a80:	0030      	movs	r0, r6
 8000a82:	f001 f98d 	bl	8001da0 <__clzsi2>
 8000a86:	0003      	movs	r3, r0
 8000a88:	3b0b      	subs	r3, #11
 8000a8a:	2b1c      	cmp	r3, #28
 8000a8c:	dd00      	ble.n	8000a90 <__aeabi_ddiv+0x180>
 8000a8e:	e17b      	b.n	8000d88 <__aeabi_ddiv+0x478>
 8000a90:	221d      	movs	r2, #29
 8000a92:	1ad3      	subs	r3, r2, r3
 8000a94:	465a      	mov	r2, fp
 8000a96:	0001      	movs	r1, r0
 8000a98:	40da      	lsrs	r2, r3
 8000a9a:	3908      	subs	r1, #8
 8000a9c:	408e      	lsls	r6, r1
 8000a9e:	0013      	movs	r3, r2
 8000aa0:	465f      	mov	r7, fp
 8000aa2:	4333      	orrs	r3, r6
 8000aa4:	4699      	mov	r9, r3
 8000aa6:	408f      	lsls	r7, r1
 8000aa8:	4b3f      	ldr	r3, [pc, #252]	; (8000ba8 <__aeabi_ddiv+0x298>)
 8000aaa:	2600      	movs	r6, #0
 8000aac:	1a1b      	subs	r3, r3, r0
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	9302      	str	r3, [sp, #8]
 8000ab4:	e752      	b.n	800095c <__aeabi_ddiv+0x4c>
 8000ab6:	4641      	mov	r1, r8
 8000ab8:	4653      	mov	r3, sl
 8000aba:	430b      	orrs	r3, r1
 8000abc:	493b      	ldr	r1, [pc, #236]	; (8000bac <__aeabi_ddiv+0x29c>)
 8000abe:	469b      	mov	fp, r3
 8000ac0:	468c      	mov	ip, r1
 8000ac2:	9b00      	ldr	r3, [sp, #0]
 8000ac4:	4463      	add	r3, ip
 8000ac6:	9300      	str	r3, [sp, #0]
 8000ac8:	465b      	mov	r3, fp
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d13b      	bne.n	8000b46 <__aeabi_ddiv+0x236>
 8000ace:	2302      	movs	r3, #2
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	431e      	orrs	r6, r3
 8000ad4:	2102      	movs	r1, #2
 8000ad6:	e761      	b.n	800099c <__aeabi_ddiv+0x8c>
 8000ad8:	4643      	mov	r3, r8
 8000ada:	4313      	orrs	r3, r2
 8000adc:	469b      	mov	fp, r3
 8000ade:	d037      	beq.n	8000b50 <__aeabi_ddiv+0x240>
 8000ae0:	4643      	mov	r3, r8
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d100      	bne.n	8000ae8 <__aeabi_ddiv+0x1d8>
 8000ae6:	e162      	b.n	8000dae <__aeabi_ddiv+0x49e>
 8000ae8:	4640      	mov	r0, r8
 8000aea:	f001 f959 	bl	8001da0 <__clzsi2>
 8000aee:	0003      	movs	r3, r0
 8000af0:	3b0b      	subs	r3, #11
 8000af2:	2b1c      	cmp	r3, #28
 8000af4:	dd00      	ble.n	8000af8 <__aeabi_ddiv+0x1e8>
 8000af6:	e153      	b.n	8000da0 <__aeabi_ddiv+0x490>
 8000af8:	0002      	movs	r2, r0
 8000afa:	4641      	mov	r1, r8
 8000afc:	3a08      	subs	r2, #8
 8000afe:	4091      	lsls	r1, r2
 8000b00:	4688      	mov	r8, r1
 8000b02:	211d      	movs	r1, #29
 8000b04:	1acb      	subs	r3, r1, r3
 8000b06:	4651      	mov	r1, sl
 8000b08:	40d9      	lsrs	r1, r3
 8000b0a:	000b      	movs	r3, r1
 8000b0c:	4641      	mov	r1, r8
 8000b0e:	430b      	orrs	r3, r1
 8000b10:	469b      	mov	fp, r3
 8000b12:	4653      	mov	r3, sl
 8000b14:	4093      	lsls	r3, r2
 8000b16:	001a      	movs	r2, r3
 8000b18:	9b00      	ldr	r3, [sp, #0]
 8000b1a:	4925      	ldr	r1, [pc, #148]	; (8000bb0 <__aeabi_ddiv+0x2a0>)
 8000b1c:	469c      	mov	ip, r3
 8000b1e:	4460      	add	r0, ip
 8000b20:	0003      	movs	r3, r0
 8000b22:	468c      	mov	ip, r1
 8000b24:	4463      	add	r3, ip
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	2100      	movs	r1, #0
 8000b2a:	e737      	b.n	800099c <__aeabi_ddiv+0x8c>
 8000b2c:	2303      	movs	r3, #3
 8000b2e:	46b1      	mov	r9, r6
 8000b30:	9000      	str	r0, [sp, #0]
 8000b32:	260c      	movs	r6, #12
 8000b34:	9302      	str	r3, [sp, #8]
 8000b36:	e711      	b.n	800095c <__aeabi_ddiv+0x4c>
 8000b38:	2300      	movs	r3, #0
 8000b3a:	9300      	str	r3, [sp, #0]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	2604      	movs	r6, #4
 8000b40:	2700      	movs	r7, #0
 8000b42:	9302      	str	r3, [sp, #8]
 8000b44:	e70a      	b.n	800095c <__aeabi_ddiv+0x4c>
 8000b46:	2303      	movs	r3, #3
 8000b48:	46c3      	mov	fp, r8
 8000b4a:	431e      	orrs	r6, r3
 8000b4c:	2103      	movs	r1, #3
 8000b4e:	e725      	b.n	800099c <__aeabi_ddiv+0x8c>
 8000b50:	3301      	adds	r3, #1
 8000b52:	431e      	orrs	r6, r3
 8000b54:	2200      	movs	r2, #0
 8000b56:	2101      	movs	r1, #1
 8000b58:	e720      	b.n	800099c <__aeabi_ddiv+0x8c>
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	469a      	mov	sl, r3
 8000b5e:	2380      	movs	r3, #128	; 0x80
 8000b60:	2700      	movs	r7, #0
 8000b62:	031b      	lsls	r3, r3, #12
 8000b64:	4a09      	ldr	r2, [pc, #36]	; (8000b8c <__aeabi_ddiv+0x27c>)
 8000b66:	e761      	b.n	8000a2c <__aeabi_ddiv+0x11c>
 8000b68:	2380      	movs	r3, #128	; 0x80
 8000b6a:	4649      	mov	r1, r9
 8000b6c:	031b      	lsls	r3, r3, #12
 8000b6e:	4219      	tst	r1, r3
 8000b70:	d100      	bne.n	8000b74 <__aeabi_ddiv+0x264>
 8000b72:	e0e2      	b.n	8000d3a <__aeabi_ddiv+0x42a>
 8000b74:	4659      	mov	r1, fp
 8000b76:	4219      	tst	r1, r3
 8000b78:	d000      	beq.n	8000b7c <__aeabi_ddiv+0x26c>
 8000b7a:	e0de      	b.n	8000d3a <__aeabi_ddiv+0x42a>
 8000b7c:	430b      	orrs	r3, r1
 8000b7e:	031b      	lsls	r3, r3, #12
 8000b80:	0017      	movs	r7, r2
 8000b82:	0b1b      	lsrs	r3, r3, #12
 8000b84:	46a2      	mov	sl, r4
 8000b86:	4a01      	ldr	r2, [pc, #4]	; (8000b8c <__aeabi_ddiv+0x27c>)
 8000b88:	e750      	b.n	8000a2c <__aeabi_ddiv+0x11c>
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	000007ff 	.word	0x000007ff
 8000b90:	fffffc01 	.word	0xfffffc01
 8000b94:	080062f0 	.word	0x080062f0
 8000b98:	000003ff 	.word	0x000003ff
 8000b9c:	feffffff 	.word	0xfeffffff
 8000ba0:	000007fe 	.word	0x000007fe
 8000ba4:	800fffff 	.word	0x800fffff
 8000ba8:	fffffc0d 	.word	0xfffffc0d
 8000bac:	fffff801 	.word	0xfffff801
 8000bb0:	000003f3 	.word	0x000003f3
 8000bb4:	45d9      	cmp	r9, fp
 8000bb6:	d900      	bls.n	8000bba <__aeabi_ddiv+0x2aa>
 8000bb8:	e0cb      	b.n	8000d52 <__aeabi_ddiv+0x442>
 8000bba:	d100      	bne.n	8000bbe <__aeabi_ddiv+0x2ae>
 8000bbc:	e0c6      	b.n	8000d4c <__aeabi_ddiv+0x43c>
 8000bbe:	003c      	movs	r4, r7
 8000bc0:	4648      	mov	r0, r9
 8000bc2:	2700      	movs	r7, #0
 8000bc4:	9b00      	ldr	r3, [sp, #0]
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	465b      	mov	r3, fp
 8000bcc:	0e16      	lsrs	r6, r2, #24
 8000bce:	021b      	lsls	r3, r3, #8
 8000bd0:	431e      	orrs	r6, r3
 8000bd2:	0213      	lsls	r3, r2, #8
 8000bd4:	4698      	mov	r8, r3
 8000bd6:	0433      	lsls	r3, r6, #16
 8000bd8:	0c1b      	lsrs	r3, r3, #16
 8000bda:	4699      	mov	r9, r3
 8000bdc:	0c31      	lsrs	r1, r6, #16
 8000bde:	9101      	str	r1, [sp, #4]
 8000be0:	f7ff fb18 	bl	8000214 <__aeabi_uidivmod>
 8000be4:	464a      	mov	r2, r9
 8000be6:	4342      	muls	r2, r0
 8000be8:	040b      	lsls	r3, r1, #16
 8000bea:	0c21      	lsrs	r1, r4, #16
 8000bec:	0005      	movs	r5, r0
 8000bee:	4319      	orrs	r1, r3
 8000bf0:	428a      	cmp	r2, r1
 8000bf2:	d907      	bls.n	8000c04 <__aeabi_ddiv+0x2f4>
 8000bf4:	1989      	adds	r1, r1, r6
 8000bf6:	3d01      	subs	r5, #1
 8000bf8:	428e      	cmp	r6, r1
 8000bfa:	d803      	bhi.n	8000c04 <__aeabi_ddiv+0x2f4>
 8000bfc:	428a      	cmp	r2, r1
 8000bfe:	d901      	bls.n	8000c04 <__aeabi_ddiv+0x2f4>
 8000c00:	1e85      	subs	r5, r0, #2
 8000c02:	1989      	adds	r1, r1, r6
 8000c04:	1a88      	subs	r0, r1, r2
 8000c06:	9901      	ldr	r1, [sp, #4]
 8000c08:	f7ff fb04 	bl	8000214 <__aeabi_uidivmod>
 8000c0c:	0409      	lsls	r1, r1, #16
 8000c0e:	468c      	mov	ip, r1
 8000c10:	464a      	mov	r2, r9
 8000c12:	0421      	lsls	r1, r4, #16
 8000c14:	4664      	mov	r4, ip
 8000c16:	4342      	muls	r2, r0
 8000c18:	0c09      	lsrs	r1, r1, #16
 8000c1a:	0003      	movs	r3, r0
 8000c1c:	4321      	orrs	r1, r4
 8000c1e:	428a      	cmp	r2, r1
 8000c20:	d904      	bls.n	8000c2c <__aeabi_ddiv+0x31c>
 8000c22:	1989      	adds	r1, r1, r6
 8000c24:	3b01      	subs	r3, #1
 8000c26:	428e      	cmp	r6, r1
 8000c28:	d800      	bhi.n	8000c2c <__aeabi_ddiv+0x31c>
 8000c2a:	e0f1      	b.n	8000e10 <__aeabi_ddiv+0x500>
 8000c2c:	042d      	lsls	r5, r5, #16
 8000c2e:	431d      	orrs	r5, r3
 8000c30:	46ab      	mov	fp, r5
 8000c32:	4643      	mov	r3, r8
 8000c34:	1a89      	subs	r1, r1, r2
 8000c36:	4642      	mov	r2, r8
 8000c38:	0c28      	lsrs	r0, r5, #16
 8000c3a:	0412      	lsls	r2, r2, #16
 8000c3c:	0c1d      	lsrs	r5, r3, #16
 8000c3e:	465b      	mov	r3, fp
 8000c40:	0c14      	lsrs	r4, r2, #16
 8000c42:	0022      	movs	r2, r4
 8000c44:	041b      	lsls	r3, r3, #16
 8000c46:	0c1b      	lsrs	r3, r3, #16
 8000c48:	435a      	muls	r2, r3
 8000c4a:	9403      	str	r4, [sp, #12]
 8000c4c:	436b      	muls	r3, r5
 8000c4e:	4344      	muls	r4, r0
 8000c50:	9502      	str	r5, [sp, #8]
 8000c52:	4368      	muls	r0, r5
 8000c54:	191b      	adds	r3, r3, r4
 8000c56:	0c15      	lsrs	r5, r2, #16
 8000c58:	18eb      	adds	r3, r5, r3
 8000c5a:	429c      	cmp	r4, r3
 8000c5c:	d903      	bls.n	8000c66 <__aeabi_ddiv+0x356>
 8000c5e:	2480      	movs	r4, #128	; 0x80
 8000c60:	0264      	lsls	r4, r4, #9
 8000c62:	46a4      	mov	ip, r4
 8000c64:	4460      	add	r0, ip
 8000c66:	0c1c      	lsrs	r4, r3, #16
 8000c68:	0415      	lsls	r5, r2, #16
 8000c6a:	041b      	lsls	r3, r3, #16
 8000c6c:	0c2d      	lsrs	r5, r5, #16
 8000c6e:	1820      	adds	r0, r4, r0
 8000c70:	195d      	adds	r5, r3, r5
 8000c72:	4281      	cmp	r1, r0
 8000c74:	d377      	bcc.n	8000d66 <__aeabi_ddiv+0x456>
 8000c76:	d073      	beq.n	8000d60 <__aeabi_ddiv+0x450>
 8000c78:	1a0c      	subs	r4, r1, r0
 8000c7a:	4aa2      	ldr	r2, [pc, #648]	; (8000f04 <__aeabi_ddiv+0x5f4>)
 8000c7c:	1b7d      	subs	r5, r7, r5
 8000c7e:	42af      	cmp	r7, r5
 8000c80:	41bf      	sbcs	r7, r7
 8000c82:	4694      	mov	ip, r2
 8000c84:	9b00      	ldr	r3, [sp, #0]
 8000c86:	427f      	negs	r7, r7
 8000c88:	4463      	add	r3, ip
 8000c8a:	1be0      	subs	r0, r4, r7
 8000c8c:	001c      	movs	r4, r3
 8000c8e:	4286      	cmp	r6, r0
 8000c90:	d100      	bne.n	8000c94 <__aeabi_ddiv+0x384>
 8000c92:	e0db      	b.n	8000e4c <__aeabi_ddiv+0x53c>
 8000c94:	9901      	ldr	r1, [sp, #4]
 8000c96:	f7ff fabd 	bl	8000214 <__aeabi_uidivmod>
 8000c9a:	464a      	mov	r2, r9
 8000c9c:	4342      	muls	r2, r0
 8000c9e:	040b      	lsls	r3, r1, #16
 8000ca0:	0c29      	lsrs	r1, r5, #16
 8000ca2:	0007      	movs	r7, r0
 8000ca4:	4319      	orrs	r1, r3
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	d907      	bls.n	8000cba <__aeabi_ddiv+0x3aa>
 8000caa:	1989      	adds	r1, r1, r6
 8000cac:	3f01      	subs	r7, #1
 8000cae:	428e      	cmp	r6, r1
 8000cb0:	d803      	bhi.n	8000cba <__aeabi_ddiv+0x3aa>
 8000cb2:	428a      	cmp	r2, r1
 8000cb4:	d901      	bls.n	8000cba <__aeabi_ddiv+0x3aa>
 8000cb6:	1e87      	subs	r7, r0, #2
 8000cb8:	1989      	adds	r1, r1, r6
 8000cba:	1a88      	subs	r0, r1, r2
 8000cbc:	9901      	ldr	r1, [sp, #4]
 8000cbe:	f7ff faa9 	bl	8000214 <__aeabi_uidivmod>
 8000cc2:	0409      	lsls	r1, r1, #16
 8000cc4:	464a      	mov	r2, r9
 8000cc6:	4689      	mov	r9, r1
 8000cc8:	0429      	lsls	r1, r5, #16
 8000cca:	464d      	mov	r5, r9
 8000ccc:	4342      	muls	r2, r0
 8000cce:	0c09      	lsrs	r1, r1, #16
 8000cd0:	0003      	movs	r3, r0
 8000cd2:	4329      	orrs	r1, r5
 8000cd4:	428a      	cmp	r2, r1
 8000cd6:	d907      	bls.n	8000ce8 <__aeabi_ddiv+0x3d8>
 8000cd8:	1989      	adds	r1, r1, r6
 8000cda:	3b01      	subs	r3, #1
 8000cdc:	428e      	cmp	r6, r1
 8000cde:	d803      	bhi.n	8000ce8 <__aeabi_ddiv+0x3d8>
 8000ce0:	428a      	cmp	r2, r1
 8000ce2:	d901      	bls.n	8000ce8 <__aeabi_ddiv+0x3d8>
 8000ce4:	1e83      	subs	r3, r0, #2
 8000ce6:	1989      	adds	r1, r1, r6
 8000ce8:	043f      	lsls	r7, r7, #16
 8000cea:	1a89      	subs	r1, r1, r2
 8000cec:	003a      	movs	r2, r7
 8000cee:	9f03      	ldr	r7, [sp, #12]
 8000cf0:	431a      	orrs	r2, r3
 8000cf2:	0038      	movs	r0, r7
 8000cf4:	0413      	lsls	r3, r2, #16
 8000cf6:	0c1b      	lsrs	r3, r3, #16
 8000cf8:	4358      	muls	r0, r3
 8000cfa:	4681      	mov	r9, r0
 8000cfc:	9802      	ldr	r0, [sp, #8]
 8000cfe:	0c15      	lsrs	r5, r2, #16
 8000d00:	436f      	muls	r7, r5
 8000d02:	4343      	muls	r3, r0
 8000d04:	4345      	muls	r5, r0
 8000d06:	4648      	mov	r0, r9
 8000d08:	0c00      	lsrs	r0, r0, #16
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	19db      	adds	r3, r3, r7
 8000d0e:	4463      	add	r3, ip
 8000d10:	429f      	cmp	r7, r3
 8000d12:	d903      	bls.n	8000d1c <__aeabi_ddiv+0x40c>
 8000d14:	2080      	movs	r0, #128	; 0x80
 8000d16:	0240      	lsls	r0, r0, #9
 8000d18:	4684      	mov	ip, r0
 8000d1a:	4465      	add	r5, ip
 8000d1c:	4648      	mov	r0, r9
 8000d1e:	0c1f      	lsrs	r7, r3, #16
 8000d20:	0400      	lsls	r0, r0, #16
 8000d22:	041b      	lsls	r3, r3, #16
 8000d24:	0c00      	lsrs	r0, r0, #16
 8000d26:	197d      	adds	r5, r7, r5
 8000d28:	1818      	adds	r0, r3, r0
 8000d2a:	42a9      	cmp	r1, r5
 8000d2c:	d200      	bcs.n	8000d30 <__aeabi_ddiv+0x420>
 8000d2e:	e084      	b.n	8000e3a <__aeabi_ddiv+0x52a>
 8000d30:	d100      	bne.n	8000d34 <__aeabi_ddiv+0x424>
 8000d32:	e07f      	b.n	8000e34 <__aeabi_ddiv+0x524>
 8000d34:	2301      	movs	r3, #1
 8000d36:	431a      	orrs	r2, r3
 8000d38:	e657      	b.n	80009ea <__aeabi_ddiv+0xda>
 8000d3a:	2380      	movs	r3, #128	; 0x80
 8000d3c:	464a      	mov	r2, r9
 8000d3e:	031b      	lsls	r3, r3, #12
 8000d40:	4313      	orrs	r3, r2
 8000d42:	031b      	lsls	r3, r3, #12
 8000d44:	0b1b      	lsrs	r3, r3, #12
 8000d46:	46aa      	mov	sl, r5
 8000d48:	4a6f      	ldr	r2, [pc, #444]	; (8000f08 <__aeabi_ddiv+0x5f8>)
 8000d4a:	e66f      	b.n	8000a2c <__aeabi_ddiv+0x11c>
 8000d4c:	42ba      	cmp	r2, r7
 8000d4e:	d900      	bls.n	8000d52 <__aeabi_ddiv+0x442>
 8000d50:	e735      	b.n	8000bbe <__aeabi_ddiv+0x2ae>
 8000d52:	464b      	mov	r3, r9
 8000d54:	07dc      	lsls	r4, r3, #31
 8000d56:	0858      	lsrs	r0, r3, #1
 8000d58:	087b      	lsrs	r3, r7, #1
 8000d5a:	431c      	orrs	r4, r3
 8000d5c:	07ff      	lsls	r7, r7, #31
 8000d5e:	e734      	b.n	8000bca <__aeabi_ddiv+0x2ba>
 8000d60:	2400      	movs	r4, #0
 8000d62:	42af      	cmp	r7, r5
 8000d64:	d289      	bcs.n	8000c7a <__aeabi_ddiv+0x36a>
 8000d66:	4447      	add	r7, r8
 8000d68:	4547      	cmp	r7, r8
 8000d6a:	41a4      	sbcs	r4, r4
 8000d6c:	465b      	mov	r3, fp
 8000d6e:	4264      	negs	r4, r4
 8000d70:	19a4      	adds	r4, r4, r6
 8000d72:	1864      	adds	r4, r4, r1
 8000d74:	3b01      	subs	r3, #1
 8000d76:	42a6      	cmp	r6, r4
 8000d78:	d21e      	bcs.n	8000db8 <__aeabi_ddiv+0x4a8>
 8000d7a:	42a0      	cmp	r0, r4
 8000d7c:	d86d      	bhi.n	8000e5a <__aeabi_ddiv+0x54a>
 8000d7e:	d100      	bne.n	8000d82 <__aeabi_ddiv+0x472>
 8000d80:	e0b6      	b.n	8000ef0 <__aeabi_ddiv+0x5e0>
 8000d82:	1a24      	subs	r4, r4, r0
 8000d84:	469b      	mov	fp, r3
 8000d86:	e778      	b.n	8000c7a <__aeabi_ddiv+0x36a>
 8000d88:	0003      	movs	r3, r0
 8000d8a:	465a      	mov	r2, fp
 8000d8c:	3b28      	subs	r3, #40	; 0x28
 8000d8e:	409a      	lsls	r2, r3
 8000d90:	2700      	movs	r7, #0
 8000d92:	4691      	mov	r9, r2
 8000d94:	e688      	b.n	8000aa8 <__aeabi_ddiv+0x198>
 8000d96:	4658      	mov	r0, fp
 8000d98:	f001 f802 	bl	8001da0 <__clzsi2>
 8000d9c:	3020      	adds	r0, #32
 8000d9e:	e672      	b.n	8000a86 <__aeabi_ddiv+0x176>
 8000da0:	0003      	movs	r3, r0
 8000da2:	4652      	mov	r2, sl
 8000da4:	3b28      	subs	r3, #40	; 0x28
 8000da6:	409a      	lsls	r2, r3
 8000da8:	4693      	mov	fp, r2
 8000daa:	2200      	movs	r2, #0
 8000dac:	e6b4      	b.n	8000b18 <__aeabi_ddiv+0x208>
 8000dae:	4650      	mov	r0, sl
 8000db0:	f000 fff6 	bl	8001da0 <__clzsi2>
 8000db4:	3020      	adds	r0, #32
 8000db6:	e69a      	b.n	8000aee <__aeabi_ddiv+0x1de>
 8000db8:	42a6      	cmp	r6, r4
 8000dba:	d1e2      	bne.n	8000d82 <__aeabi_ddiv+0x472>
 8000dbc:	45b8      	cmp	r8, r7
 8000dbe:	d9dc      	bls.n	8000d7a <__aeabi_ddiv+0x46a>
 8000dc0:	1a34      	subs	r4, r6, r0
 8000dc2:	469b      	mov	fp, r3
 8000dc4:	e759      	b.n	8000c7a <__aeabi_ddiv+0x36a>
 8000dc6:	2b1f      	cmp	r3, #31
 8000dc8:	dc65      	bgt.n	8000e96 <__aeabi_ddiv+0x586>
 8000dca:	4c50      	ldr	r4, [pc, #320]	; (8000f0c <__aeabi_ddiv+0x5fc>)
 8000dcc:	9900      	ldr	r1, [sp, #0]
 8000dce:	46a4      	mov	ip, r4
 8000dd0:	465c      	mov	r4, fp
 8000dd2:	4461      	add	r1, ip
 8000dd4:	0008      	movs	r0, r1
 8000dd6:	408c      	lsls	r4, r1
 8000dd8:	0011      	movs	r1, r2
 8000dda:	4082      	lsls	r2, r0
 8000ddc:	40d9      	lsrs	r1, r3
 8000dde:	1e50      	subs	r0, r2, #1
 8000de0:	4182      	sbcs	r2, r0
 8000de2:	430c      	orrs	r4, r1
 8000de4:	4314      	orrs	r4, r2
 8000de6:	465a      	mov	r2, fp
 8000de8:	40da      	lsrs	r2, r3
 8000dea:	0013      	movs	r3, r2
 8000dec:	0762      	lsls	r2, r4, #29
 8000dee:	d009      	beq.n	8000e04 <__aeabi_ddiv+0x4f4>
 8000df0:	220f      	movs	r2, #15
 8000df2:	4022      	ands	r2, r4
 8000df4:	2a04      	cmp	r2, #4
 8000df6:	d005      	beq.n	8000e04 <__aeabi_ddiv+0x4f4>
 8000df8:	0022      	movs	r2, r4
 8000dfa:	1d14      	adds	r4, r2, #4
 8000dfc:	4294      	cmp	r4, r2
 8000dfe:	4189      	sbcs	r1, r1
 8000e00:	4249      	negs	r1, r1
 8000e02:	185b      	adds	r3, r3, r1
 8000e04:	021a      	lsls	r2, r3, #8
 8000e06:	d562      	bpl.n	8000ece <__aeabi_ddiv+0x5be>
 8000e08:	2201      	movs	r2, #1
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2700      	movs	r7, #0
 8000e0e:	e60d      	b.n	8000a2c <__aeabi_ddiv+0x11c>
 8000e10:	428a      	cmp	r2, r1
 8000e12:	d800      	bhi.n	8000e16 <__aeabi_ddiv+0x506>
 8000e14:	e70a      	b.n	8000c2c <__aeabi_ddiv+0x31c>
 8000e16:	1e83      	subs	r3, r0, #2
 8000e18:	1989      	adds	r1, r1, r6
 8000e1a:	e707      	b.n	8000c2c <__aeabi_ddiv+0x31c>
 8000e1c:	230f      	movs	r3, #15
 8000e1e:	4013      	ands	r3, r2
 8000e20:	2b04      	cmp	r3, #4
 8000e22:	d100      	bne.n	8000e26 <__aeabi_ddiv+0x516>
 8000e24:	e5e6      	b.n	80009f4 <__aeabi_ddiv+0xe4>
 8000e26:	1d17      	adds	r7, r2, #4
 8000e28:	4297      	cmp	r7, r2
 8000e2a:	4192      	sbcs	r2, r2
 8000e2c:	4253      	negs	r3, r2
 8000e2e:	449b      	add	fp, r3
 8000e30:	08fa      	lsrs	r2, r7, #3
 8000e32:	e5e0      	b.n	80009f6 <__aeabi_ddiv+0xe6>
 8000e34:	2800      	cmp	r0, #0
 8000e36:	d100      	bne.n	8000e3a <__aeabi_ddiv+0x52a>
 8000e38:	e5d7      	b.n	80009ea <__aeabi_ddiv+0xda>
 8000e3a:	1871      	adds	r1, r6, r1
 8000e3c:	1e53      	subs	r3, r2, #1
 8000e3e:	42b1      	cmp	r1, r6
 8000e40:	d327      	bcc.n	8000e92 <__aeabi_ddiv+0x582>
 8000e42:	42a9      	cmp	r1, r5
 8000e44:	d315      	bcc.n	8000e72 <__aeabi_ddiv+0x562>
 8000e46:	d058      	beq.n	8000efa <__aeabi_ddiv+0x5ea>
 8000e48:	001a      	movs	r2, r3
 8000e4a:	e773      	b.n	8000d34 <__aeabi_ddiv+0x424>
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	dc00      	bgt.n	8000e52 <__aeabi_ddiv+0x542>
 8000e50:	e604      	b.n	8000a5c <__aeabi_ddiv+0x14c>
 8000e52:	2301      	movs	r3, #1
 8000e54:	2200      	movs	r2, #0
 8000e56:	449b      	add	fp, r3
 8000e58:	e5cd      	b.n	80009f6 <__aeabi_ddiv+0xe6>
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	4447      	add	r7, r8
 8000e5e:	4547      	cmp	r7, r8
 8000e60:	4189      	sbcs	r1, r1
 8000e62:	425b      	negs	r3, r3
 8000e64:	469c      	mov	ip, r3
 8000e66:	4249      	negs	r1, r1
 8000e68:	1989      	adds	r1, r1, r6
 8000e6a:	190c      	adds	r4, r1, r4
 8000e6c:	44e3      	add	fp, ip
 8000e6e:	1a24      	subs	r4, r4, r0
 8000e70:	e703      	b.n	8000c7a <__aeabi_ddiv+0x36a>
 8000e72:	4643      	mov	r3, r8
 8000e74:	005f      	lsls	r7, r3, #1
 8000e76:	4547      	cmp	r7, r8
 8000e78:	419b      	sbcs	r3, r3
 8000e7a:	46b8      	mov	r8, r7
 8000e7c:	425b      	negs	r3, r3
 8000e7e:	199e      	adds	r6, r3, r6
 8000e80:	3a02      	subs	r2, #2
 8000e82:	1989      	adds	r1, r1, r6
 8000e84:	42a9      	cmp	r1, r5
 8000e86:	d000      	beq.n	8000e8a <__aeabi_ddiv+0x57a>
 8000e88:	e754      	b.n	8000d34 <__aeabi_ddiv+0x424>
 8000e8a:	4540      	cmp	r0, r8
 8000e8c:	d000      	beq.n	8000e90 <__aeabi_ddiv+0x580>
 8000e8e:	e751      	b.n	8000d34 <__aeabi_ddiv+0x424>
 8000e90:	e5ab      	b.n	80009ea <__aeabi_ddiv+0xda>
 8000e92:	001a      	movs	r2, r3
 8000e94:	e7f6      	b.n	8000e84 <__aeabi_ddiv+0x574>
 8000e96:	211f      	movs	r1, #31
 8000e98:	465f      	mov	r7, fp
 8000e9a:	4249      	negs	r1, r1
 8000e9c:	1b0c      	subs	r4, r1, r4
 8000e9e:	40e7      	lsrs	r7, r4
 8000ea0:	2b20      	cmp	r3, #32
 8000ea2:	d007      	beq.n	8000eb4 <__aeabi_ddiv+0x5a4>
 8000ea4:	491a      	ldr	r1, [pc, #104]	; (8000f10 <__aeabi_ddiv+0x600>)
 8000ea6:	9b00      	ldr	r3, [sp, #0]
 8000ea8:	468c      	mov	ip, r1
 8000eaa:	4463      	add	r3, ip
 8000eac:	0018      	movs	r0, r3
 8000eae:	465b      	mov	r3, fp
 8000eb0:	4083      	lsls	r3, r0
 8000eb2:	431a      	orrs	r2, r3
 8000eb4:	1e50      	subs	r0, r2, #1
 8000eb6:	4182      	sbcs	r2, r0
 8000eb8:	433a      	orrs	r2, r7
 8000eba:	2707      	movs	r7, #7
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4017      	ands	r7, r2
 8000ec0:	d009      	beq.n	8000ed6 <__aeabi_ddiv+0x5c6>
 8000ec2:	210f      	movs	r1, #15
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	4011      	ands	r1, r2
 8000ec8:	0014      	movs	r4, r2
 8000eca:	2904      	cmp	r1, #4
 8000ecc:	d195      	bne.n	8000dfa <__aeabi_ddiv+0x4ea>
 8000ece:	0022      	movs	r2, r4
 8000ed0:	075f      	lsls	r7, r3, #29
 8000ed2:	025b      	lsls	r3, r3, #9
 8000ed4:	0b1b      	lsrs	r3, r3, #12
 8000ed6:	08d2      	lsrs	r2, r2, #3
 8000ed8:	4317      	orrs	r7, r2
 8000eda:	2200      	movs	r2, #0
 8000edc:	e5a6      	b.n	8000a2c <__aeabi_ddiv+0x11c>
 8000ede:	2380      	movs	r3, #128	; 0x80
 8000ee0:	4659      	mov	r1, fp
 8000ee2:	031b      	lsls	r3, r3, #12
 8000ee4:	430b      	orrs	r3, r1
 8000ee6:	031b      	lsls	r3, r3, #12
 8000ee8:	0017      	movs	r7, r2
 8000eea:	0b1b      	lsrs	r3, r3, #12
 8000eec:	4a06      	ldr	r2, [pc, #24]	; (8000f08 <__aeabi_ddiv+0x5f8>)
 8000eee:	e59d      	b.n	8000a2c <__aeabi_ddiv+0x11c>
 8000ef0:	42bd      	cmp	r5, r7
 8000ef2:	d8b2      	bhi.n	8000e5a <__aeabi_ddiv+0x54a>
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2400      	movs	r4, #0
 8000ef8:	e6bf      	b.n	8000c7a <__aeabi_ddiv+0x36a>
 8000efa:	4580      	cmp	r8, r0
 8000efc:	d3b9      	bcc.n	8000e72 <__aeabi_ddiv+0x562>
 8000efe:	001a      	movs	r2, r3
 8000f00:	e7c3      	b.n	8000e8a <__aeabi_ddiv+0x57a>
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	000003ff 	.word	0x000003ff
 8000f08:	000007ff 	.word	0x000007ff
 8000f0c:	0000041e 	.word	0x0000041e
 8000f10:	0000043e 	.word	0x0000043e

08000f14 <__eqdf2>:
 8000f14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f16:	464f      	mov	r7, r9
 8000f18:	4646      	mov	r6, r8
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	4684      	mov	ip, r0
 8000f1e:	b5c0      	push	{r6, r7, lr}
 8000f20:	4680      	mov	r8, r0
 8000f22:	4e19      	ldr	r6, [pc, #100]	; (8000f88 <__eqdf2+0x74>)
 8000f24:	0318      	lsls	r0, r3, #12
 8000f26:	030f      	lsls	r7, r1, #12
 8000f28:	004d      	lsls	r5, r1, #1
 8000f2a:	0b00      	lsrs	r0, r0, #12
 8000f2c:	005c      	lsls	r4, r3, #1
 8000f2e:	4682      	mov	sl, r0
 8000f30:	0b3f      	lsrs	r7, r7, #12
 8000f32:	0d6d      	lsrs	r5, r5, #21
 8000f34:	0fc9      	lsrs	r1, r1, #31
 8000f36:	4691      	mov	r9, r2
 8000f38:	0d64      	lsrs	r4, r4, #21
 8000f3a:	0fdb      	lsrs	r3, r3, #31
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	42b5      	cmp	r5, r6
 8000f40:	d00a      	beq.n	8000f58 <__eqdf2+0x44>
 8000f42:	42b4      	cmp	r4, r6
 8000f44:	d003      	beq.n	8000f4e <__eqdf2+0x3a>
 8000f46:	42a5      	cmp	r5, r4
 8000f48:	d101      	bne.n	8000f4e <__eqdf2+0x3a>
 8000f4a:	4557      	cmp	r7, sl
 8000f4c:	d00c      	beq.n	8000f68 <__eqdf2+0x54>
 8000f4e:	bc1c      	pop	{r2, r3, r4}
 8000f50:	4690      	mov	r8, r2
 8000f52:	4699      	mov	r9, r3
 8000f54:	46a2      	mov	sl, r4
 8000f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f58:	4666      	mov	r6, ip
 8000f5a:	433e      	orrs	r6, r7
 8000f5c:	d1f7      	bne.n	8000f4e <__eqdf2+0x3a>
 8000f5e:	42ac      	cmp	r4, r5
 8000f60:	d1f5      	bne.n	8000f4e <__eqdf2+0x3a>
 8000f62:	4654      	mov	r4, sl
 8000f64:	4314      	orrs	r4, r2
 8000f66:	d1f2      	bne.n	8000f4e <__eqdf2+0x3a>
 8000f68:	2001      	movs	r0, #1
 8000f6a:	45c8      	cmp	r8, r9
 8000f6c:	d1ef      	bne.n	8000f4e <__eqdf2+0x3a>
 8000f6e:	4299      	cmp	r1, r3
 8000f70:	d007      	beq.n	8000f82 <__eqdf2+0x6e>
 8000f72:	2d00      	cmp	r5, #0
 8000f74:	d1eb      	bne.n	8000f4e <__eqdf2+0x3a>
 8000f76:	4663      	mov	r3, ip
 8000f78:	431f      	orrs	r7, r3
 8000f7a:	0038      	movs	r0, r7
 8000f7c:	1e47      	subs	r7, r0, #1
 8000f7e:	41b8      	sbcs	r0, r7
 8000f80:	e7e5      	b.n	8000f4e <__eqdf2+0x3a>
 8000f82:	2000      	movs	r0, #0
 8000f84:	e7e3      	b.n	8000f4e <__eqdf2+0x3a>
 8000f86:	46c0      	nop			; (mov r8, r8)
 8000f88:	000007ff 	.word	0x000007ff

08000f8c <__gedf2>:
 8000f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f8e:	464f      	mov	r7, r9
 8000f90:	4646      	mov	r6, r8
 8000f92:	46d6      	mov	lr, sl
 8000f94:	004d      	lsls	r5, r1, #1
 8000f96:	b5c0      	push	{r6, r7, lr}
 8000f98:	030e      	lsls	r6, r1, #12
 8000f9a:	0fc9      	lsrs	r1, r1, #31
 8000f9c:	468a      	mov	sl, r1
 8000f9e:	492c      	ldr	r1, [pc, #176]	; (8001050 <__gedf2+0xc4>)
 8000fa0:	031f      	lsls	r7, r3, #12
 8000fa2:	005c      	lsls	r4, r3, #1
 8000fa4:	4680      	mov	r8, r0
 8000fa6:	0b36      	lsrs	r6, r6, #12
 8000fa8:	0d6d      	lsrs	r5, r5, #21
 8000faa:	4691      	mov	r9, r2
 8000fac:	0b3f      	lsrs	r7, r7, #12
 8000fae:	0d64      	lsrs	r4, r4, #21
 8000fb0:	0fdb      	lsrs	r3, r3, #31
 8000fb2:	428d      	cmp	r5, r1
 8000fb4:	d01e      	beq.n	8000ff4 <__gedf2+0x68>
 8000fb6:	428c      	cmp	r4, r1
 8000fb8:	d016      	beq.n	8000fe8 <__gedf2+0x5c>
 8000fba:	2d00      	cmp	r5, #0
 8000fbc:	d11e      	bne.n	8000ffc <__gedf2+0x70>
 8000fbe:	4330      	orrs	r0, r6
 8000fc0:	4684      	mov	ip, r0
 8000fc2:	2c00      	cmp	r4, #0
 8000fc4:	d101      	bne.n	8000fca <__gedf2+0x3e>
 8000fc6:	433a      	orrs	r2, r7
 8000fc8:	d023      	beq.n	8001012 <__gedf2+0x86>
 8000fca:	4662      	mov	r2, ip
 8000fcc:	2a00      	cmp	r2, #0
 8000fce:	d01a      	beq.n	8001006 <__gedf2+0x7a>
 8000fd0:	459a      	cmp	sl, r3
 8000fd2:	d029      	beq.n	8001028 <__gedf2+0x9c>
 8000fd4:	4651      	mov	r1, sl
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	3901      	subs	r1, #1
 8000fda:	4008      	ands	r0, r1
 8000fdc:	3801      	subs	r0, #1
 8000fde:	bc1c      	pop	{r2, r3, r4}
 8000fe0:	4690      	mov	r8, r2
 8000fe2:	4699      	mov	r9, r3
 8000fe4:	46a2      	mov	sl, r4
 8000fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fe8:	0039      	movs	r1, r7
 8000fea:	4311      	orrs	r1, r2
 8000fec:	d0e5      	beq.n	8000fba <__gedf2+0x2e>
 8000fee:	2002      	movs	r0, #2
 8000ff0:	4240      	negs	r0, r0
 8000ff2:	e7f4      	b.n	8000fde <__gedf2+0x52>
 8000ff4:	4330      	orrs	r0, r6
 8000ff6:	d1fa      	bne.n	8000fee <__gedf2+0x62>
 8000ff8:	42ac      	cmp	r4, r5
 8000ffa:	d00f      	beq.n	800101c <__gedf2+0x90>
 8000ffc:	2c00      	cmp	r4, #0
 8000ffe:	d10f      	bne.n	8001020 <__gedf2+0x94>
 8001000:	433a      	orrs	r2, r7
 8001002:	d0e7      	beq.n	8000fd4 <__gedf2+0x48>
 8001004:	e00c      	b.n	8001020 <__gedf2+0x94>
 8001006:	2201      	movs	r2, #1
 8001008:	3b01      	subs	r3, #1
 800100a:	4393      	bics	r3, r2
 800100c:	0018      	movs	r0, r3
 800100e:	3001      	adds	r0, #1
 8001010:	e7e5      	b.n	8000fde <__gedf2+0x52>
 8001012:	4663      	mov	r3, ip
 8001014:	2000      	movs	r0, #0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d0e1      	beq.n	8000fde <__gedf2+0x52>
 800101a:	e7db      	b.n	8000fd4 <__gedf2+0x48>
 800101c:	433a      	orrs	r2, r7
 800101e:	d1e6      	bne.n	8000fee <__gedf2+0x62>
 8001020:	459a      	cmp	sl, r3
 8001022:	d1d7      	bne.n	8000fd4 <__gedf2+0x48>
 8001024:	42a5      	cmp	r5, r4
 8001026:	dcd5      	bgt.n	8000fd4 <__gedf2+0x48>
 8001028:	42a5      	cmp	r5, r4
 800102a:	db05      	blt.n	8001038 <__gedf2+0xac>
 800102c:	42be      	cmp	r6, r7
 800102e:	d8d1      	bhi.n	8000fd4 <__gedf2+0x48>
 8001030:	d008      	beq.n	8001044 <__gedf2+0xb8>
 8001032:	2000      	movs	r0, #0
 8001034:	42be      	cmp	r6, r7
 8001036:	d2d2      	bcs.n	8000fde <__gedf2+0x52>
 8001038:	4650      	mov	r0, sl
 800103a:	2301      	movs	r3, #1
 800103c:	3801      	subs	r0, #1
 800103e:	4398      	bics	r0, r3
 8001040:	3001      	adds	r0, #1
 8001042:	e7cc      	b.n	8000fde <__gedf2+0x52>
 8001044:	45c8      	cmp	r8, r9
 8001046:	d8c5      	bhi.n	8000fd4 <__gedf2+0x48>
 8001048:	2000      	movs	r0, #0
 800104a:	45c8      	cmp	r8, r9
 800104c:	d3f4      	bcc.n	8001038 <__gedf2+0xac>
 800104e:	e7c6      	b.n	8000fde <__gedf2+0x52>
 8001050:	000007ff 	.word	0x000007ff

08001054 <__ledf2>:
 8001054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001056:	464f      	mov	r7, r9
 8001058:	4646      	mov	r6, r8
 800105a:	46d6      	mov	lr, sl
 800105c:	004d      	lsls	r5, r1, #1
 800105e:	b5c0      	push	{r6, r7, lr}
 8001060:	030e      	lsls	r6, r1, #12
 8001062:	0fc9      	lsrs	r1, r1, #31
 8001064:	468a      	mov	sl, r1
 8001066:	492e      	ldr	r1, [pc, #184]	; (8001120 <__ledf2+0xcc>)
 8001068:	031f      	lsls	r7, r3, #12
 800106a:	005c      	lsls	r4, r3, #1
 800106c:	4680      	mov	r8, r0
 800106e:	0b36      	lsrs	r6, r6, #12
 8001070:	0d6d      	lsrs	r5, r5, #21
 8001072:	4691      	mov	r9, r2
 8001074:	0b3f      	lsrs	r7, r7, #12
 8001076:	0d64      	lsrs	r4, r4, #21
 8001078:	0fdb      	lsrs	r3, r3, #31
 800107a:	428d      	cmp	r5, r1
 800107c:	d018      	beq.n	80010b0 <__ledf2+0x5c>
 800107e:	428c      	cmp	r4, r1
 8001080:	d011      	beq.n	80010a6 <__ledf2+0x52>
 8001082:	2d00      	cmp	r5, #0
 8001084:	d118      	bne.n	80010b8 <__ledf2+0x64>
 8001086:	4330      	orrs	r0, r6
 8001088:	4684      	mov	ip, r0
 800108a:	2c00      	cmp	r4, #0
 800108c:	d11e      	bne.n	80010cc <__ledf2+0x78>
 800108e:	433a      	orrs	r2, r7
 8001090:	d11c      	bne.n	80010cc <__ledf2+0x78>
 8001092:	4663      	mov	r3, ip
 8001094:	2000      	movs	r0, #0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d030      	beq.n	80010fc <__ledf2+0xa8>
 800109a:	4651      	mov	r1, sl
 800109c:	2002      	movs	r0, #2
 800109e:	3901      	subs	r1, #1
 80010a0:	4008      	ands	r0, r1
 80010a2:	3801      	subs	r0, #1
 80010a4:	e02a      	b.n	80010fc <__ledf2+0xa8>
 80010a6:	0039      	movs	r1, r7
 80010a8:	4311      	orrs	r1, r2
 80010aa:	d0ea      	beq.n	8001082 <__ledf2+0x2e>
 80010ac:	2002      	movs	r0, #2
 80010ae:	e025      	b.n	80010fc <__ledf2+0xa8>
 80010b0:	4330      	orrs	r0, r6
 80010b2:	d1fb      	bne.n	80010ac <__ledf2+0x58>
 80010b4:	42ac      	cmp	r4, r5
 80010b6:	d026      	beq.n	8001106 <__ledf2+0xb2>
 80010b8:	2c00      	cmp	r4, #0
 80010ba:	d126      	bne.n	800110a <__ledf2+0xb6>
 80010bc:	433a      	orrs	r2, r7
 80010be:	d124      	bne.n	800110a <__ledf2+0xb6>
 80010c0:	4651      	mov	r1, sl
 80010c2:	2002      	movs	r0, #2
 80010c4:	3901      	subs	r1, #1
 80010c6:	4008      	ands	r0, r1
 80010c8:	3801      	subs	r0, #1
 80010ca:	e017      	b.n	80010fc <__ledf2+0xa8>
 80010cc:	4662      	mov	r2, ip
 80010ce:	2a00      	cmp	r2, #0
 80010d0:	d00f      	beq.n	80010f2 <__ledf2+0x9e>
 80010d2:	459a      	cmp	sl, r3
 80010d4:	d1e1      	bne.n	800109a <__ledf2+0x46>
 80010d6:	42a5      	cmp	r5, r4
 80010d8:	db05      	blt.n	80010e6 <__ledf2+0x92>
 80010da:	42be      	cmp	r6, r7
 80010dc:	d8dd      	bhi.n	800109a <__ledf2+0x46>
 80010de:	d019      	beq.n	8001114 <__ledf2+0xc0>
 80010e0:	2000      	movs	r0, #0
 80010e2:	42be      	cmp	r6, r7
 80010e4:	d20a      	bcs.n	80010fc <__ledf2+0xa8>
 80010e6:	4650      	mov	r0, sl
 80010e8:	2301      	movs	r3, #1
 80010ea:	3801      	subs	r0, #1
 80010ec:	4398      	bics	r0, r3
 80010ee:	3001      	adds	r0, #1
 80010f0:	e004      	b.n	80010fc <__ledf2+0xa8>
 80010f2:	2201      	movs	r2, #1
 80010f4:	3b01      	subs	r3, #1
 80010f6:	4393      	bics	r3, r2
 80010f8:	0018      	movs	r0, r3
 80010fa:	3001      	adds	r0, #1
 80010fc:	bc1c      	pop	{r2, r3, r4}
 80010fe:	4690      	mov	r8, r2
 8001100:	4699      	mov	r9, r3
 8001102:	46a2      	mov	sl, r4
 8001104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001106:	433a      	orrs	r2, r7
 8001108:	d1d0      	bne.n	80010ac <__ledf2+0x58>
 800110a:	459a      	cmp	sl, r3
 800110c:	d1c5      	bne.n	800109a <__ledf2+0x46>
 800110e:	42a5      	cmp	r5, r4
 8001110:	dcc3      	bgt.n	800109a <__ledf2+0x46>
 8001112:	e7e0      	b.n	80010d6 <__ledf2+0x82>
 8001114:	45c8      	cmp	r8, r9
 8001116:	d8c0      	bhi.n	800109a <__ledf2+0x46>
 8001118:	2000      	movs	r0, #0
 800111a:	45c8      	cmp	r8, r9
 800111c:	d3e3      	bcc.n	80010e6 <__ledf2+0x92>
 800111e:	e7ed      	b.n	80010fc <__ledf2+0xa8>
 8001120:	000007ff 	.word	0x000007ff

08001124 <__aeabi_dmul>:
 8001124:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001126:	4657      	mov	r7, sl
 8001128:	46de      	mov	lr, fp
 800112a:	464e      	mov	r6, r9
 800112c:	4645      	mov	r5, r8
 800112e:	b5e0      	push	{r5, r6, r7, lr}
 8001130:	4683      	mov	fp, r0
 8001132:	0006      	movs	r6, r0
 8001134:	030f      	lsls	r7, r1, #12
 8001136:	0048      	lsls	r0, r1, #1
 8001138:	b087      	sub	sp, #28
 800113a:	4692      	mov	sl, r2
 800113c:	001d      	movs	r5, r3
 800113e:	0b3f      	lsrs	r7, r7, #12
 8001140:	0d40      	lsrs	r0, r0, #21
 8001142:	0fcc      	lsrs	r4, r1, #31
 8001144:	2800      	cmp	r0, #0
 8001146:	d100      	bne.n	800114a <__aeabi_dmul+0x26>
 8001148:	e06f      	b.n	800122a <__aeabi_dmul+0x106>
 800114a:	4bde      	ldr	r3, [pc, #888]	; (80014c4 <__aeabi_dmul+0x3a0>)
 800114c:	4298      	cmp	r0, r3
 800114e:	d038      	beq.n	80011c2 <__aeabi_dmul+0x9e>
 8001150:	2380      	movs	r3, #128	; 0x80
 8001152:	00ff      	lsls	r7, r7, #3
 8001154:	041b      	lsls	r3, r3, #16
 8001156:	431f      	orrs	r7, r3
 8001158:	0f73      	lsrs	r3, r6, #29
 800115a:	433b      	orrs	r3, r7
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	4bda      	ldr	r3, [pc, #872]	; (80014c8 <__aeabi_dmul+0x3a4>)
 8001160:	2700      	movs	r7, #0
 8001162:	4699      	mov	r9, r3
 8001164:	2300      	movs	r3, #0
 8001166:	469b      	mov	fp, r3
 8001168:	00f6      	lsls	r6, r6, #3
 800116a:	4481      	add	r9, r0
 800116c:	032b      	lsls	r3, r5, #12
 800116e:	0069      	lsls	r1, r5, #1
 8001170:	0b1b      	lsrs	r3, r3, #12
 8001172:	4652      	mov	r2, sl
 8001174:	4698      	mov	r8, r3
 8001176:	0d49      	lsrs	r1, r1, #21
 8001178:	0fed      	lsrs	r5, r5, #31
 800117a:	2900      	cmp	r1, #0
 800117c:	d100      	bne.n	8001180 <__aeabi_dmul+0x5c>
 800117e:	e085      	b.n	800128c <__aeabi_dmul+0x168>
 8001180:	4bd0      	ldr	r3, [pc, #832]	; (80014c4 <__aeabi_dmul+0x3a0>)
 8001182:	4299      	cmp	r1, r3
 8001184:	d100      	bne.n	8001188 <__aeabi_dmul+0x64>
 8001186:	e073      	b.n	8001270 <__aeabi_dmul+0x14c>
 8001188:	4643      	mov	r3, r8
 800118a:	00da      	lsls	r2, r3, #3
 800118c:	2380      	movs	r3, #128	; 0x80
 800118e:	041b      	lsls	r3, r3, #16
 8001190:	4313      	orrs	r3, r2
 8001192:	4652      	mov	r2, sl
 8001194:	48cc      	ldr	r0, [pc, #816]	; (80014c8 <__aeabi_dmul+0x3a4>)
 8001196:	0f52      	lsrs	r2, r2, #29
 8001198:	4684      	mov	ip, r0
 800119a:	4313      	orrs	r3, r2
 800119c:	4652      	mov	r2, sl
 800119e:	2000      	movs	r0, #0
 80011a0:	4461      	add	r1, ip
 80011a2:	00d2      	lsls	r2, r2, #3
 80011a4:	4489      	add	r9, r1
 80011a6:	0021      	movs	r1, r4
 80011a8:	4069      	eors	r1, r5
 80011aa:	9100      	str	r1, [sp, #0]
 80011ac:	468c      	mov	ip, r1
 80011ae:	2101      	movs	r1, #1
 80011b0:	4449      	add	r1, r9
 80011b2:	468a      	mov	sl, r1
 80011b4:	2f0f      	cmp	r7, #15
 80011b6:	d900      	bls.n	80011ba <__aeabi_dmul+0x96>
 80011b8:	e090      	b.n	80012dc <__aeabi_dmul+0x1b8>
 80011ba:	49c4      	ldr	r1, [pc, #784]	; (80014cc <__aeabi_dmul+0x3a8>)
 80011bc:	00bf      	lsls	r7, r7, #2
 80011be:	59cf      	ldr	r7, [r1, r7]
 80011c0:	46bf      	mov	pc, r7
 80011c2:	465b      	mov	r3, fp
 80011c4:	433b      	orrs	r3, r7
 80011c6:	9301      	str	r3, [sp, #4]
 80011c8:	d000      	beq.n	80011cc <__aeabi_dmul+0xa8>
 80011ca:	e16a      	b.n	80014a2 <__aeabi_dmul+0x37e>
 80011cc:	2302      	movs	r3, #2
 80011ce:	2708      	movs	r7, #8
 80011d0:	2600      	movs	r6, #0
 80011d2:	4681      	mov	r9, r0
 80011d4:	469b      	mov	fp, r3
 80011d6:	e7c9      	b.n	800116c <__aeabi_dmul+0x48>
 80011d8:	0032      	movs	r2, r6
 80011da:	4658      	mov	r0, fp
 80011dc:	9b01      	ldr	r3, [sp, #4]
 80011de:	4661      	mov	r1, ip
 80011e0:	9100      	str	r1, [sp, #0]
 80011e2:	2802      	cmp	r0, #2
 80011e4:	d100      	bne.n	80011e8 <__aeabi_dmul+0xc4>
 80011e6:	e075      	b.n	80012d4 <__aeabi_dmul+0x1b0>
 80011e8:	2803      	cmp	r0, #3
 80011ea:	d100      	bne.n	80011ee <__aeabi_dmul+0xca>
 80011ec:	e1fe      	b.n	80015ec <__aeabi_dmul+0x4c8>
 80011ee:	2801      	cmp	r0, #1
 80011f0:	d000      	beq.n	80011f4 <__aeabi_dmul+0xd0>
 80011f2:	e12c      	b.n	800144e <__aeabi_dmul+0x32a>
 80011f4:	2300      	movs	r3, #0
 80011f6:	2700      	movs	r7, #0
 80011f8:	2600      	movs	r6, #0
 80011fa:	2500      	movs	r5, #0
 80011fc:	033f      	lsls	r7, r7, #12
 80011fe:	0d2a      	lsrs	r2, r5, #20
 8001200:	0b3f      	lsrs	r7, r7, #12
 8001202:	48b3      	ldr	r0, [pc, #716]	; (80014d0 <__aeabi_dmul+0x3ac>)
 8001204:	0512      	lsls	r2, r2, #20
 8001206:	433a      	orrs	r2, r7
 8001208:	4002      	ands	r2, r0
 800120a:	051b      	lsls	r3, r3, #20
 800120c:	4313      	orrs	r3, r2
 800120e:	9a00      	ldr	r2, [sp, #0]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	07d1      	lsls	r1, r2, #31
 8001214:	085b      	lsrs	r3, r3, #1
 8001216:	430b      	orrs	r3, r1
 8001218:	0030      	movs	r0, r6
 800121a:	0019      	movs	r1, r3
 800121c:	b007      	add	sp, #28
 800121e:	bc3c      	pop	{r2, r3, r4, r5}
 8001220:	4690      	mov	r8, r2
 8001222:	4699      	mov	r9, r3
 8001224:	46a2      	mov	sl, r4
 8001226:	46ab      	mov	fp, r5
 8001228:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800122a:	465b      	mov	r3, fp
 800122c:	433b      	orrs	r3, r7
 800122e:	9301      	str	r3, [sp, #4]
 8001230:	d100      	bne.n	8001234 <__aeabi_dmul+0x110>
 8001232:	e12f      	b.n	8001494 <__aeabi_dmul+0x370>
 8001234:	2f00      	cmp	r7, #0
 8001236:	d100      	bne.n	800123a <__aeabi_dmul+0x116>
 8001238:	e1a5      	b.n	8001586 <__aeabi_dmul+0x462>
 800123a:	0038      	movs	r0, r7
 800123c:	f000 fdb0 	bl	8001da0 <__clzsi2>
 8001240:	0003      	movs	r3, r0
 8001242:	3b0b      	subs	r3, #11
 8001244:	2b1c      	cmp	r3, #28
 8001246:	dd00      	ble.n	800124a <__aeabi_dmul+0x126>
 8001248:	e196      	b.n	8001578 <__aeabi_dmul+0x454>
 800124a:	221d      	movs	r2, #29
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	465a      	mov	r2, fp
 8001250:	0001      	movs	r1, r0
 8001252:	40da      	lsrs	r2, r3
 8001254:	465e      	mov	r6, fp
 8001256:	3908      	subs	r1, #8
 8001258:	408f      	lsls	r7, r1
 800125a:	0013      	movs	r3, r2
 800125c:	408e      	lsls	r6, r1
 800125e:	433b      	orrs	r3, r7
 8001260:	9301      	str	r3, [sp, #4]
 8001262:	4b9c      	ldr	r3, [pc, #624]	; (80014d4 <__aeabi_dmul+0x3b0>)
 8001264:	2700      	movs	r7, #0
 8001266:	1a1b      	subs	r3, r3, r0
 8001268:	4699      	mov	r9, r3
 800126a:	2300      	movs	r3, #0
 800126c:	469b      	mov	fp, r3
 800126e:	e77d      	b.n	800116c <__aeabi_dmul+0x48>
 8001270:	4641      	mov	r1, r8
 8001272:	4653      	mov	r3, sl
 8001274:	430b      	orrs	r3, r1
 8001276:	4993      	ldr	r1, [pc, #588]	; (80014c4 <__aeabi_dmul+0x3a0>)
 8001278:	468c      	mov	ip, r1
 800127a:	44e1      	add	r9, ip
 800127c:	2b00      	cmp	r3, #0
 800127e:	d000      	beq.n	8001282 <__aeabi_dmul+0x15e>
 8001280:	e11a      	b.n	80014b8 <__aeabi_dmul+0x394>
 8001282:	2202      	movs	r2, #2
 8001284:	2002      	movs	r0, #2
 8001286:	4317      	orrs	r7, r2
 8001288:	2200      	movs	r2, #0
 800128a:	e78c      	b.n	80011a6 <__aeabi_dmul+0x82>
 800128c:	4313      	orrs	r3, r2
 800128e:	d100      	bne.n	8001292 <__aeabi_dmul+0x16e>
 8001290:	e10d      	b.n	80014ae <__aeabi_dmul+0x38a>
 8001292:	4643      	mov	r3, r8
 8001294:	2b00      	cmp	r3, #0
 8001296:	d100      	bne.n	800129a <__aeabi_dmul+0x176>
 8001298:	e181      	b.n	800159e <__aeabi_dmul+0x47a>
 800129a:	4640      	mov	r0, r8
 800129c:	f000 fd80 	bl	8001da0 <__clzsi2>
 80012a0:	0002      	movs	r2, r0
 80012a2:	3a0b      	subs	r2, #11
 80012a4:	2a1c      	cmp	r2, #28
 80012a6:	dd00      	ble.n	80012aa <__aeabi_dmul+0x186>
 80012a8:	e172      	b.n	8001590 <__aeabi_dmul+0x46c>
 80012aa:	0001      	movs	r1, r0
 80012ac:	4643      	mov	r3, r8
 80012ae:	3908      	subs	r1, #8
 80012b0:	408b      	lsls	r3, r1
 80012b2:	4698      	mov	r8, r3
 80012b4:	231d      	movs	r3, #29
 80012b6:	1a9a      	subs	r2, r3, r2
 80012b8:	4653      	mov	r3, sl
 80012ba:	40d3      	lsrs	r3, r2
 80012bc:	001a      	movs	r2, r3
 80012be:	4643      	mov	r3, r8
 80012c0:	4313      	orrs	r3, r2
 80012c2:	4652      	mov	r2, sl
 80012c4:	408a      	lsls	r2, r1
 80012c6:	4649      	mov	r1, r9
 80012c8:	1a08      	subs	r0, r1, r0
 80012ca:	4982      	ldr	r1, [pc, #520]	; (80014d4 <__aeabi_dmul+0x3b0>)
 80012cc:	4689      	mov	r9, r1
 80012ce:	4481      	add	r9, r0
 80012d0:	2000      	movs	r0, #0
 80012d2:	e768      	b.n	80011a6 <__aeabi_dmul+0x82>
 80012d4:	4b7b      	ldr	r3, [pc, #492]	; (80014c4 <__aeabi_dmul+0x3a0>)
 80012d6:	2700      	movs	r7, #0
 80012d8:	2600      	movs	r6, #0
 80012da:	e78e      	b.n	80011fa <__aeabi_dmul+0xd6>
 80012dc:	0c14      	lsrs	r4, r2, #16
 80012de:	0412      	lsls	r2, r2, #16
 80012e0:	0c12      	lsrs	r2, r2, #16
 80012e2:	0011      	movs	r1, r2
 80012e4:	0c37      	lsrs	r7, r6, #16
 80012e6:	0436      	lsls	r6, r6, #16
 80012e8:	0c35      	lsrs	r5, r6, #16
 80012ea:	4379      	muls	r1, r7
 80012ec:	0028      	movs	r0, r5
 80012ee:	468c      	mov	ip, r1
 80012f0:	002e      	movs	r6, r5
 80012f2:	4360      	muls	r0, r4
 80012f4:	4460      	add	r0, ip
 80012f6:	4683      	mov	fp, r0
 80012f8:	4356      	muls	r6, r2
 80012fa:	0021      	movs	r1, r4
 80012fc:	0c30      	lsrs	r0, r6, #16
 80012fe:	4680      	mov	r8, r0
 8001300:	4658      	mov	r0, fp
 8001302:	4379      	muls	r1, r7
 8001304:	4440      	add	r0, r8
 8001306:	9102      	str	r1, [sp, #8]
 8001308:	4584      	cmp	ip, r0
 800130a:	d906      	bls.n	800131a <__aeabi_dmul+0x1f6>
 800130c:	4688      	mov	r8, r1
 800130e:	2180      	movs	r1, #128	; 0x80
 8001310:	0249      	lsls	r1, r1, #9
 8001312:	468c      	mov	ip, r1
 8001314:	44e0      	add	r8, ip
 8001316:	4641      	mov	r1, r8
 8001318:	9102      	str	r1, [sp, #8]
 800131a:	0436      	lsls	r6, r6, #16
 800131c:	0c01      	lsrs	r1, r0, #16
 800131e:	0c36      	lsrs	r6, r6, #16
 8001320:	0400      	lsls	r0, r0, #16
 8001322:	468b      	mov	fp, r1
 8001324:	1981      	adds	r1, r0, r6
 8001326:	0c1e      	lsrs	r6, r3, #16
 8001328:	041b      	lsls	r3, r3, #16
 800132a:	0c1b      	lsrs	r3, r3, #16
 800132c:	9103      	str	r1, [sp, #12]
 800132e:	0019      	movs	r1, r3
 8001330:	4379      	muls	r1, r7
 8001332:	468c      	mov	ip, r1
 8001334:	0028      	movs	r0, r5
 8001336:	4375      	muls	r5, r6
 8001338:	4465      	add	r5, ip
 800133a:	46a8      	mov	r8, r5
 800133c:	4358      	muls	r0, r3
 800133e:	0c05      	lsrs	r5, r0, #16
 8001340:	4445      	add	r5, r8
 8001342:	4377      	muls	r7, r6
 8001344:	42a9      	cmp	r1, r5
 8001346:	d903      	bls.n	8001350 <__aeabi_dmul+0x22c>
 8001348:	2180      	movs	r1, #128	; 0x80
 800134a:	0249      	lsls	r1, r1, #9
 800134c:	468c      	mov	ip, r1
 800134e:	4467      	add	r7, ip
 8001350:	0c29      	lsrs	r1, r5, #16
 8001352:	468c      	mov	ip, r1
 8001354:	0039      	movs	r1, r7
 8001356:	0400      	lsls	r0, r0, #16
 8001358:	0c00      	lsrs	r0, r0, #16
 800135a:	042d      	lsls	r5, r5, #16
 800135c:	182d      	adds	r5, r5, r0
 800135e:	4461      	add	r1, ip
 8001360:	44ab      	add	fp, r5
 8001362:	9105      	str	r1, [sp, #20]
 8001364:	4659      	mov	r1, fp
 8001366:	9104      	str	r1, [sp, #16]
 8001368:	9901      	ldr	r1, [sp, #4]
 800136a:	040f      	lsls	r7, r1, #16
 800136c:	0c3f      	lsrs	r7, r7, #16
 800136e:	0c08      	lsrs	r0, r1, #16
 8001370:	0039      	movs	r1, r7
 8001372:	4351      	muls	r1, r2
 8001374:	4342      	muls	r2, r0
 8001376:	4690      	mov	r8, r2
 8001378:	0002      	movs	r2, r0
 800137a:	468c      	mov	ip, r1
 800137c:	0c09      	lsrs	r1, r1, #16
 800137e:	468b      	mov	fp, r1
 8001380:	4362      	muls	r2, r4
 8001382:	437c      	muls	r4, r7
 8001384:	4444      	add	r4, r8
 8001386:	445c      	add	r4, fp
 8001388:	45a0      	cmp	r8, r4
 800138a:	d903      	bls.n	8001394 <__aeabi_dmul+0x270>
 800138c:	2180      	movs	r1, #128	; 0x80
 800138e:	0249      	lsls	r1, r1, #9
 8001390:	4688      	mov	r8, r1
 8001392:	4442      	add	r2, r8
 8001394:	0c21      	lsrs	r1, r4, #16
 8001396:	4688      	mov	r8, r1
 8001398:	4661      	mov	r1, ip
 800139a:	0409      	lsls	r1, r1, #16
 800139c:	0c09      	lsrs	r1, r1, #16
 800139e:	468c      	mov	ip, r1
 80013a0:	0039      	movs	r1, r7
 80013a2:	4359      	muls	r1, r3
 80013a4:	4343      	muls	r3, r0
 80013a6:	4370      	muls	r0, r6
 80013a8:	437e      	muls	r6, r7
 80013aa:	0c0f      	lsrs	r7, r1, #16
 80013ac:	18f6      	adds	r6, r6, r3
 80013ae:	0424      	lsls	r4, r4, #16
 80013b0:	19be      	adds	r6, r7, r6
 80013b2:	4464      	add	r4, ip
 80013b4:	4442      	add	r2, r8
 80013b6:	468c      	mov	ip, r1
 80013b8:	42b3      	cmp	r3, r6
 80013ba:	d903      	bls.n	80013c4 <__aeabi_dmul+0x2a0>
 80013bc:	2380      	movs	r3, #128	; 0x80
 80013be:	025b      	lsls	r3, r3, #9
 80013c0:	4698      	mov	r8, r3
 80013c2:	4440      	add	r0, r8
 80013c4:	9b02      	ldr	r3, [sp, #8]
 80013c6:	4661      	mov	r1, ip
 80013c8:	4698      	mov	r8, r3
 80013ca:	9b04      	ldr	r3, [sp, #16]
 80013cc:	0437      	lsls	r7, r6, #16
 80013ce:	4443      	add	r3, r8
 80013d0:	469b      	mov	fp, r3
 80013d2:	45ab      	cmp	fp, r5
 80013d4:	41ad      	sbcs	r5, r5
 80013d6:	426b      	negs	r3, r5
 80013d8:	040d      	lsls	r5, r1, #16
 80013da:	9905      	ldr	r1, [sp, #20]
 80013dc:	0c2d      	lsrs	r5, r5, #16
 80013de:	468c      	mov	ip, r1
 80013e0:	197f      	adds	r7, r7, r5
 80013e2:	4467      	add	r7, ip
 80013e4:	18fd      	adds	r5, r7, r3
 80013e6:	46a8      	mov	r8, r5
 80013e8:	465d      	mov	r5, fp
 80013ea:	192d      	adds	r5, r5, r4
 80013ec:	42a5      	cmp	r5, r4
 80013ee:	41a4      	sbcs	r4, r4
 80013f0:	4693      	mov	fp, r2
 80013f2:	4264      	negs	r4, r4
 80013f4:	46a4      	mov	ip, r4
 80013f6:	44c3      	add	fp, r8
 80013f8:	44dc      	add	ip, fp
 80013fa:	428f      	cmp	r7, r1
 80013fc:	41bf      	sbcs	r7, r7
 80013fe:	4598      	cmp	r8, r3
 8001400:	419b      	sbcs	r3, r3
 8001402:	4593      	cmp	fp, r2
 8001404:	4192      	sbcs	r2, r2
 8001406:	45a4      	cmp	ip, r4
 8001408:	41a4      	sbcs	r4, r4
 800140a:	425b      	negs	r3, r3
 800140c:	427f      	negs	r7, r7
 800140e:	431f      	orrs	r7, r3
 8001410:	0c36      	lsrs	r6, r6, #16
 8001412:	4252      	negs	r2, r2
 8001414:	4264      	negs	r4, r4
 8001416:	19bf      	adds	r7, r7, r6
 8001418:	4322      	orrs	r2, r4
 800141a:	18bf      	adds	r7, r7, r2
 800141c:	4662      	mov	r2, ip
 800141e:	1838      	adds	r0, r7, r0
 8001420:	0243      	lsls	r3, r0, #9
 8001422:	0dd2      	lsrs	r2, r2, #23
 8001424:	9903      	ldr	r1, [sp, #12]
 8001426:	4313      	orrs	r3, r2
 8001428:	026a      	lsls	r2, r5, #9
 800142a:	430a      	orrs	r2, r1
 800142c:	1e50      	subs	r0, r2, #1
 800142e:	4182      	sbcs	r2, r0
 8001430:	4661      	mov	r1, ip
 8001432:	0ded      	lsrs	r5, r5, #23
 8001434:	432a      	orrs	r2, r5
 8001436:	024e      	lsls	r6, r1, #9
 8001438:	4332      	orrs	r2, r6
 800143a:	01d9      	lsls	r1, r3, #7
 800143c:	d400      	bmi.n	8001440 <__aeabi_dmul+0x31c>
 800143e:	e0b3      	b.n	80015a8 <__aeabi_dmul+0x484>
 8001440:	2601      	movs	r6, #1
 8001442:	0850      	lsrs	r0, r2, #1
 8001444:	4032      	ands	r2, r6
 8001446:	4302      	orrs	r2, r0
 8001448:	07de      	lsls	r6, r3, #31
 800144a:	4332      	orrs	r2, r6
 800144c:	085b      	lsrs	r3, r3, #1
 800144e:	4c22      	ldr	r4, [pc, #136]	; (80014d8 <__aeabi_dmul+0x3b4>)
 8001450:	4454      	add	r4, sl
 8001452:	2c00      	cmp	r4, #0
 8001454:	dd62      	ble.n	800151c <__aeabi_dmul+0x3f8>
 8001456:	0751      	lsls	r1, r2, #29
 8001458:	d009      	beq.n	800146e <__aeabi_dmul+0x34a>
 800145a:	200f      	movs	r0, #15
 800145c:	4010      	ands	r0, r2
 800145e:	2804      	cmp	r0, #4
 8001460:	d005      	beq.n	800146e <__aeabi_dmul+0x34a>
 8001462:	1d10      	adds	r0, r2, #4
 8001464:	4290      	cmp	r0, r2
 8001466:	4192      	sbcs	r2, r2
 8001468:	4252      	negs	r2, r2
 800146a:	189b      	adds	r3, r3, r2
 800146c:	0002      	movs	r2, r0
 800146e:	01d9      	lsls	r1, r3, #7
 8001470:	d504      	bpl.n	800147c <__aeabi_dmul+0x358>
 8001472:	2480      	movs	r4, #128	; 0x80
 8001474:	4819      	ldr	r0, [pc, #100]	; (80014dc <__aeabi_dmul+0x3b8>)
 8001476:	00e4      	lsls	r4, r4, #3
 8001478:	4003      	ands	r3, r0
 800147a:	4454      	add	r4, sl
 800147c:	4818      	ldr	r0, [pc, #96]	; (80014e0 <__aeabi_dmul+0x3bc>)
 800147e:	4284      	cmp	r4, r0
 8001480:	dd00      	ble.n	8001484 <__aeabi_dmul+0x360>
 8001482:	e727      	b.n	80012d4 <__aeabi_dmul+0x1b0>
 8001484:	075e      	lsls	r6, r3, #29
 8001486:	025b      	lsls	r3, r3, #9
 8001488:	08d2      	lsrs	r2, r2, #3
 800148a:	0b1f      	lsrs	r7, r3, #12
 800148c:	0563      	lsls	r3, r4, #21
 800148e:	4316      	orrs	r6, r2
 8001490:	0d5b      	lsrs	r3, r3, #21
 8001492:	e6b2      	b.n	80011fa <__aeabi_dmul+0xd6>
 8001494:	2300      	movs	r3, #0
 8001496:	4699      	mov	r9, r3
 8001498:	3301      	adds	r3, #1
 800149a:	2704      	movs	r7, #4
 800149c:	2600      	movs	r6, #0
 800149e:	469b      	mov	fp, r3
 80014a0:	e664      	b.n	800116c <__aeabi_dmul+0x48>
 80014a2:	2303      	movs	r3, #3
 80014a4:	9701      	str	r7, [sp, #4]
 80014a6:	4681      	mov	r9, r0
 80014a8:	270c      	movs	r7, #12
 80014aa:	469b      	mov	fp, r3
 80014ac:	e65e      	b.n	800116c <__aeabi_dmul+0x48>
 80014ae:	2201      	movs	r2, #1
 80014b0:	2001      	movs	r0, #1
 80014b2:	4317      	orrs	r7, r2
 80014b4:	2200      	movs	r2, #0
 80014b6:	e676      	b.n	80011a6 <__aeabi_dmul+0x82>
 80014b8:	2303      	movs	r3, #3
 80014ba:	2003      	movs	r0, #3
 80014bc:	431f      	orrs	r7, r3
 80014be:	4643      	mov	r3, r8
 80014c0:	e671      	b.n	80011a6 <__aeabi_dmul+0x82>
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	000007ff 	.word	0x000007ff
 80014c8:	fffffc01 	.word	0xfffffc01
 80014cc:	08006330 	.word	0x08006330
 80014d0:	800fffff 	.word	0x800fffff
 80014d4:	fffffc0d 	.word	0xfffffc0d
 80014d8:	000003ff 	.word	0x000003ff
 80014dc:	feffffff 	.word	0xfeffffff
 80014e0:	000007fe 	.word	0x000007fe
 80014e4:	2300      	movs	r3, #0
 80014e6:	2780      	movs	r7, #128	; 0x80
 80014e8:	9300      	str	r3, [sp, #0]
 80014ea:	033f      	lsls	r7, r7, #12
 80014ec:	2600      	movs	r6, #0
 80014ee:	4b43      	ldr	r3, [pc, #268]	; (80015fc <__aeabi_dmul+0x4d8>)
 80014f0:	e683      	b.n	80011fa <__aeabi_dmul+0xd6>
 80014f2:	9b01      	ldr	r3, [sp, #4]
 80014f4:	0032      	movs	r2, r6
 80014f6:	46a4      	mov	ip, r4
 80014f8:	4658      	mov	r0, fp
 80014fa:	e670      	b.n	80011de <__aeabi_dmul+0xba>
 80014fc:	46ac      	mov	ip, r5
 80014fe:	e66e      	b.n	80011de <__aeabi_dmul+0xba>
 8001500:	2780      	movs	r7, #128	; 0x80
 8001502:	9901      	ldr	r1, [sp, #4]
 8001504:	033f      	lsls	r7, r7, #12
 8001506:	4239      	tst	r1, r7
 8001508:	d02d      	beq.n	8001566 <__aeabi_dmul+0x442>
 800150a:	423b      	tst	r3, r7
 800150c:	d12b      	bne.n	8001566 <__aeabi_dmul+0x442>
 800150e:	431f      	orrs	r7, r3
 8001510:	033f      	lsls	r7, r7, #12
 8001512:	0b3f      	lsrs	r7, r7, #12
 8001514:	9500      	str	r5, [sp, #0]
 8001516:	0016      	movs	r6, r2
 8001518:	4b38      	ldr	r3, [pc, #224]	; (80015fc <__aeabi_dmul+0x4d8>)
 800151a:	e66e      	b.n	80011fa <__aeabi_dmul+0xd6>
 800151c:	2501      	movs	r5, #1
 800151e:	1b2d      	subs	r5, r5, r4
 8001520:	2d38      	cmp	r5, #56	; 0x38
 8001522:	dd00      	ble.n	8001526 <__aeabi_dmul+0x402>
 8001524:	e666      	b.n	80011f4 <__aeabi_dmul+0xd0>
 8001526:	2d1f      	cmp	r5, #31
 8001528:	dc40      	bgt.n	80015ac <__aeabi_dmul+0x488>
 800152a:	4835      	ldr	r0, [pc, #212]	; (8001600 <__aeabi_dmul+0x4dc>)
 800152c:	001c      	movs	r4, r3
 800152e:	4450      	add	r0, sl
 8001530:	0016      	movs	r6, r2
 8001532:	4082      	lsls	r2, r0
 8001534:	4084      	lsls	r4, r0
 8001536:	40ee      	lsrs	r6, r5
 8001538:	1e50      	subs	r0, r2, #1
 800153a:	4182      	sbcs	r2, r0
 800153c:	4334      	orrs	r4, r6
 800153e:	4314      	orrs	r4, r2
 8001540:	40eb      	lsrs	r3, r5
 8001542:	0762      	lsls	r2, r4, #29
 8001544:	d009      	beq.n	800155a <__aeabi_dmul+0x436>
 8001546:	220f      	movs	r2, #15
 8001548:	4022      	ands	r2, r4
 800154a:	2a04      	cmp	r2, #4
 800154c:	d005      	beq.n	800155a <__aeabi_dmul+0x436>
 800154e:	0022      	movs	r2, r4
 8001550:	1d14      	adds	r4, r2, #4
 8001552:	4294      	cmp	r4, r2
 8001554:	4180      	sbcs	r0, r0
 8001556:	4240      	negs	r0, r0
 8001558:	181b      	adds	r3, r3, r0
 800155a:	021a      	lsls	r2, r3, #8
 800155c:	d53e      	bpl.n	80015dc <__aeabi_dmul+0x4b8>
 800155e:	2301      	movs	r3, #1
 8001560:	2700      	movs	r7, #0
 8001562:	2600      	movs	r6, #0
 8001564:	e649      	b.n	80011fa <__aeabi_dmul+0xd6>
 8001566:	2780      	movs	r7, #128	; 0x80
 8001568:	9b01      	ldr	r3, [sp, #4]
 800156a:	033f      	lsls	r7, r7, #12
 800156c:	431f      	orrs	r7, r3
 800156e:	033f      	lsls	r7, r7, #12
 8001570:	0b3f      	lsrs	r7, r7, #12
 8001572:	9400      	str	r4, [sp, #0]
 8001574:	4b21      	ldr	r3, [pc, #132]	; (80015fc <__aeabi_dmul+0x4d8>)
 8001576:	e640      	b.n	80011fa <__aeabi_dmul+0xd6>
 8001578:	0003      	movs	r3, r0
 800157a:	465a      	mov	r2, fp
 800157c:	3b28      	subs	r3, #40	; 0x28
 800157e:	409a      	lsls	r2, r3
 8001580:	2600      	movs	r6, #0
 8001582:	9201      	str	r2, [sp, #4]
 8001584:	e66d      	b.n	8001262 <__aeabi_dmul+0x13e>
 8001586:	4658      	mov	r0, fp
 8001588:	f000 fc0a 	bl	8001da0 <__clzsi2>
 800158c:	3020      	adds	r0, #32
 800158e:	e657      	b.n	8001240 <__aeabi_dmul+0x11c>
 8001590:	0003      	movs	r3, r0
 8001592:	4652      	mov	r2, sl
 8001594:	3b28      	subs	r3, #40	; 0x28
 8001596:	409a      	lsls	r2, r3
 8001598:	0013      	movs	r3, r2
 800159a:	2200      	movs	r2, #0
 800159c:	e693      	b.n	80012c6 <__aeabi_dmul+0x1a2>
 800159e:	4650      	mov	r0, sl
 80015a0:	f000 fbfe 	bl	8001da0 <__clzsi2>
 80015a4:	3020      	adds	r0, #32
 80015a6:	e67b      	b.n	80012a0 <__aeabi_dmul+0x17c>
 80015a8:	46ca      	mov	sl, r9
 80015aa:	e750      	b.n	800144e <__aeabi_dmul+0x32a>
 80015ac:	201f      	movs	r0, #31
 80015ae:	001e      	movs	r6, r3
 80015b0:	4240      	negs	r0, r0
 80015b2:	1b04      	subs	r4, r0, r4
 80015b4:	40e6      	lsrs	r6, r4
 80015b6:	2d20      	cmp	r5, #32
 80015b8:	d003      	beq.n	80015c2 <__aeabi_dmul+0x49e>
 80015ba:	4c12      	ldr	r4, [pc, #72]	; (8001604 <__aeabi_dmul+0x4e0>)
 80015bc:	4454      	add	r4, sl
 80015be:	40a3      	lsls	r3, r4
 80015c0:	431a      	orrs	r2, r3
 80015c2:	1e50      	subs	r0, r2, #1
 80015c4:	4182      	sbcs	r2, r0
 80015c6:	4332      	orrs	r2, r6
 80015c8:	2607      	movs	r6, #7
 80015ca:	2700      	movs	r7, #0
 80015cc:	4016      	ands	r6, r2
 80015ce:	d009      	beq.n	80015e4 <__aeabi_dmul+0x4c0>
 80015d0:	200f      	movs	r0, #15
 80015d2:	2300      	movs	r3, #0
 80015d4:	4010      	ands	r0, r2
 80015d6:	0014      	movs	r4, r2
 80015d8:	2804      	cmp	r0, #4
 80015da:	d1b9      	bne.n	8001550 <__aeabi_dmul+0x42c>
 80015dc:	0022      	movs	r2, r4
 80015de:	075e      	lsls	r6, r3, #29
 80015e0:	025b      	lsls	r3, r3, #9
 80015e2:	0b1f      	lsrs	r7, r3, #12
 80015e4:	08d2      	lsrs	r2, r2, #3
 80015e6:	4316      	orrs	r6, r2
 80015e8:	2300      	movs	r3, #0
 80015ea:	e606      	b.n	80011fa <__aeabi_dmul+0xd6>
 80015ec:	2780      	movs	r7, #128	; 0x80
 80015ee:	033f      	lsls	r7, r7, #12
 80015f0:	431f      	orrs	r7, r3
 80015f2:	033f      	lsls	r7, r7, #12
 80015f4:	0b3f      	lsrs	r7, r7, #12
 80015f6:	0016      	movs	r6, r2
 80015f8:	4b00      	ldr	r3, [pc, #0]	; (80015fc <__aeabi_dmul+0x4d8>)
 80015fa:	e5fe      	b.n	80011fa <__aeabi_dmul+0xd6>
 80015fc:	000007ff 	.word	0x000007ff
 8001600:	0000041e 	.word	0x0000041e
 8001604:	0000043e 	.word	0x0000043e

08001608 <__aeabi_dsub>:
 8001608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800160a:	4657      	mov	r7, sl
 800160c:	464e      	mov	r6, r9
 800160e:	4645      	mov	r5, r8
 8001610:	46de      	mov	lr, fp
 8001612:	000c      	movs	r4, r1
 8001614:	0309      	lsls	r1, r1, #12
 8001616:	b5e0      	push	{r5, r6, r7, lr}
 8001618:	0a49      	lsrs	r1, r1, #9
 800161a:	0f46      	lsrs	r6, r0, #29
 800161c:	005f      	lsls	r7, r3, #1
 800161e:	4331      	orrs	r1, r6
 8001620:	031e      	lsls	r6, r3, #12
 8001622:	0fdb      	lsrs	r3, r3, #31
 8001624:	0a76      	lsrs	r6, r6, #9
 8001626:	469b      	mov	fp, r3
 8001628:	0f53      	lsrs	r3, r2, #29
 800162a:	4333      	orrs	r3, r6
 800162c:	4ec8      	ldr	r6, [pc, #800]	; (8001950 <__aeabi_dsub+0x348>)
 800162e:	0065      	lsls	r5, r4, #1
 8001630:	00c0      	lsls	r0, r0, #3
 8001632:	0fe4      	lsrs	r4, r4, #31
 8001634:	00d2      	lsls	r2, r2, #3
 8001636:	0d6d      	lsrs	r5, r5, #21
 8001638:	46a2      	mov	sl, r4
 800163a:	4681      	mov	r9, r0
 800163c:	0d7f      	lsrs	r7, r7, #21
 800163e:	469c      	mov	ip, r3
 8001640:	4690      	mov	r8, r2
 8001642:	42b7      	cmp	r7, r6
 8001644:	d100      	bne.n	8001648 <__aeabi_dsub+0x40>
 8001646:	e0b9      	b.n	80017bc <__aeabi_dsub+0x1b4>
 8001648:	465b      	mov	r3, fp
 800164a:	2601      	movs	r6, #1
 800164c:	4073      	eors	r3, r6
 800164e:	469b      	mov	fp, r3
 8001650:	1bee      	subs	r6, r5, r7
 8001652:	45a3      	cmp	fp, r4
 8001654:	d100      	bne.n	8001658 <__aeabi_dsub+0x50>
 8001656:	e083      	b.n	8001760 <__aeabi_dsub+0x158>
 8001658:	2e00      	cmp	r6, #0
 800165a:	dd63      	ble.n	8001724 <__aeabi_dsub+0x11c>
 800165c:	2f00      	cmp	r7, #0
 800165e:	d000      	beq.n	8001662 <__aeabi_dsub+0x5a>
 8001660:	e0b1      	b.n	80017c6 <__aeabi_dsub+0x1be>
 8001662:	4663      	mov	r3, ip
 8001664:	4313      	orrs	r3, r2
 8001666:	d100      	bne.n	800166a <__aeabi_dsub+0x62>
 8001668:	e123      	b.n	80018b2 <__aeabi_dsub+0x2aa>
 800166a:	1e73      	subs	r3, r6, #1
 800166c:	2b00      	cmp	r3, #0
 800166e:	d000      	beq.n	8001672 <__aeabi_dsub+0x6a>
 8001670:	e1ba      	b.n	80019e8 <__aeabi_dsub+0x3e0>
 8001672:	1a86      	subs	r6, r0, r2
 8001674:	4663      	mov	r3, ip
 8001676:	42b0      	cmp	r0, r6
 8001678:	4180      	sbcs	r0, r0
 800167a:	2501      	movs	r5, #1
 800167c:	1ac9      	subs	r1, r1, r3
 800167e:	4240      	negs	r0, r0
 8001680:	1a09      	subs	r1, r1, r0
 8001682:	020b      	lsls	r3, r1, #8
 8001684:	d400      	bmi.n	8001688 <__aeabi_dsub+0x80>
 8001686:	e147      	b.n	8001918 <__aeabi_dsub+0x310>
 8001688:	0249      	lsls	r1, r1, #9
 800168a:	0a4b      	lsrs	r3, r1, #9
 800168c:	4698      	mov	r8, r3
 800168e:	4643      	mov	r3, r8
 8001690:	2b00      	cmp	r3, #0
 8001692:	d100      	bne.n	8001696 <__aeabi_dsub+0x8e>
 8001694:	e189      	b.n	80019aa <__aeabi_dsub+0x3a2>
 8001696:	4640      	mov	r0, r8
 8001698:	f000 fb82 	bl	8001da0 <__clzsi2>
 800169c:	0003      	movs	r3, r0
 800169e:	3b08      	subs	r3, #8
 80016a0:	2b1f      	cmp	r3, #31
 80016a2:	dd00      	ble.n	80016a6 <__aeabi_dsub+0x9e>
 80016a4:	e17c      	b.n	80019a0 <__aeabi_dsub+0x398>
 80016a6:	2220      	movs	r2, #32
 80016a8:	0030      	movs	r0, r6
 80016aa:	1ad2      	subs	r2, r2, r3
 80016ac:	4641      	mov	r1, r8
 80016ae:	40d0      	lsrs	r0, r2
 80016b0:	4099      	lsls	r1, r3
 80016b2:	0002      	movs	r2, r0
 80016b4:	409e      	lsls	r6, r3
 80016b6:	430a      	orrs	r2, r1
 80016b8:	429d      	cmp	r5, r3
 80016ba:	dd00      	ble.n	80016be <__aeabi_dsub+0xb6>
 80016bc:	e16a      	b.n	8001994 <__aeabi_dsub+0x38c>
 80016be:	1b5d      	subs	r5, r3, r5
 80016c0:	1c6b      	adds	r3, r5, #1
 80016c2:	2b1f      	cmp	r3, #31
 80016c4:	dd00      	ble.n	80016c8 <__aeabi_dsub+0xc0>
 80016c6:	e194      	b.n	80019f2 <__aeabi_dsub+0x3ea>
 80016c8:	2120      	movs	r1, #32
 80016ca:	0010      	movs	r0, r2
 80016cc:	0035      	movs	r5, r6
 80016ce:	1ac9      	subs	r1, r1, r3
 80016d0:	408e      	lsls	r6, r1
 80016d2:	40da      	lsrs	r2, r3
 80016d4:	4088      	lsls	r0, r1
 80016d6:	40dd      	lsrs	r5, r3
 80016d8:	1e71      	subs	r1, r6, #1
 80016da:	418e      	sbcs	r6, r1
 80016dc:	0011      	movs	r1, r2
 80016de:	2207      	movs	r2, #7
 80016e0:	4328      	orrs	r0, r5
 80016e2:	2500      	movs	r5, #0
 80016e4:	4306      	orrs	r6, r0
 80016e6:	4032      	ands	r2, r6
 80016e8:	2a00      	cmp	r2, #0
 80016ea:	d009      	beq.n	8001700 <__aeabi_dsub+0xf8>
 80016ec:	230f      	movs	r3, #15
 80016ee:	4033      	ands	r3, r6
 80016f0:	2b04      	cmp	r3, #4
 80016f2:	d005      	beq.n	8001700 <__aeabi_dsub+0xf8>
 80016f4:	1d33      	adds	r3, r6, #4
 80016f6:	42b3      	cmp	r3, r6
 80016f8:	41b6      	sbcs	r6, r6
 80016fa:	4276      	negs	r6, r6
 80016fc:	1989      	adds	r1, r1, r6
 80016fe:	001e      	movs	r6, r3
 8001700:	020b      	lsls	r3, r1, #8
 8001702:	d400      	bmi.n	8001706 <__aeabi_dsub+0xfe>
 8001704:	e23d      	b.n	8001b82 <__aeabi_dsub+0x57a>
 8001706:	1c6a      	adds	r2, r5, #1
 8001708:	4b91      	ldr	r3, [pc, #580]	; (8001950 <__aeabi_dsub+0x348>)
 800170a:	0555      	lsls	r5, r2, #21
 800170c:	0d6d      	lsrs	r5, r5, #21
 800170e:	429a      	cmp	r2, r3
 8001710:	d100      	bne.n	8001714 <__aeabi_dsub+0x10c>
 8001712:	e119      	b.n	8001948 <__aeabi_dsub+0x340>
 8001714:	4a8f      	ldr	r2, [pc, #572]	; (8001954 <__aeabi_dsub+0x34c>)
 8001716:	08f6      	lsrs	r6, r6, #3
 8001718:	400a      	ands	r2, r1
 800171a:	0757      	lsls	r7, r2, #29
 800171c:	0252      	lsls	r2, r2, #9
 800171e:	4337      	orrs	r7, r6
 8001720:	0b12      	lsrs	r2, r2, #12
 8001722:	e09b      	b.n	800185c <__aeabi_dsub+0x254>
 8001724:	2e00      	cmp	r6, #0
 8001726:	d000      	beq.n	800172a <__aeabi_dsub+0x122>
 8001728:	e0c5      	b.n	80018b6 <__aeabi_dsub+0x2ae>
 800172a:	1c6e      	adds	r6, r5, #1
 800172c:	0576      	lsls	r6, r6, #21
 800172e:	0d76      	lsrs	r6, r6, #21
 8001730:	2e01      	cmp	r6, #1
 8001732:	dc00      	bgt.n	8001736 <__aeabi_dsub+0x12e>
 8001734:	e148      	b.n	80019c8 <__aeabi_dsub+0x3c0>
 8001736:	4667      	mov	r7, ip
 8001738:	1a86      	subs	r6, r0, r2
 800173a:	1bcb      	subs	r3, r1, r7
 800173c:	42b0      	cmp	r0, r6
 800173e:	41bf      	sbcs	r7, r7
 8001740:	427f      	negs	r7, r7
 8001742:	46b8      	mov	r8, r7
 8001744:	001f      	movs	r7, r3
 8001746:	4643      	mov	r3, r8
 8001748:	1aff      	subs	r7, r7, r3
 800174a:	003b      	movs	r3, r7
 800174c:	46b8      	mov	r8, r7
 800174e:	021b      	lsls	r3, r3, #8
 8001750:	d500      	bpl.n	8001754 <__aeabi_dsub+0x14c>
 8001752:	e15f      	b.n	8001a14 <__aeabi_dsub+0x40c>
 8001754:	4337      	orrs	r7, r6
 8001756:	d19a      	bne.n	800168e <__aeabi_dsub+0x86>
 8001758:	2200      	movs	r2, #0
 800175a:	2400      	movs	r4, #0
 800175c:	2500      	movs	r5, #0
 800175e:	e079      	b.n	8001854 <__aeabi_dsub+0x24c>
 8001760:	2e00      	cmp	r6, #0
 8001762:	dc00      	bgt.n	8001766 <__aeabi_dsub+0x15e>
 8001764:	e0fa      	b.n	800195c <__aeabi_dsub+0x354>
 8001766:	2f00      	cmp	r7, #0
 8001768:	d100      	bne.n	800176c <__aeabi_dsub+0x164>
 800176a:	e08d      	b.n	8001888 <__aeabi_dsub+0x280>
 800176c:	4b78      	ldr	r3, [pc, #480]	; (8001950 <__aeabi_dsub+0x348>)
 800176e:	429d      	cmp	r5, r3
 8001770:	d067      	beq.n	8001842 <__aeabi_dsub+0x23a>
 8001772:	2380      	movs	r3, #128	; 0x80
 8001774:	4667      	mov	r7, ip
 8001776:	041b      	lsls	r3, r3, #16
 8001778:	431f      	orrs	r7, r3
 800177a:	46bc      	mov	ip, r7
 800177c:	2e38      	cmp	r6, #56	; 0x38
 800177e:	dc00      	bgt.n	8001782 <__aeabi_dsub+0x17a>
 8001780:	e152      	b.n	8001a28 <__aeabi_dsub+0x420>
 8001782:	4663      	mov	r3, ip
 8001784:	4313      	orrs	r3, r2
 8001786:	1e5a      	subs	r2, r3, #1
 8001788:	4193      	sbcs	r3, r2
 800178a:	181e      	adds	r6, r3, r0
 800178c:	4286      	cmp	r6, r0
 800178e:	4180      	sbcs	r0, r0
 8001790:	4240      	negs	r0, r0
 8001792:	1809      	adds	r1, r1, r0
 8001794:	020b      	lsls	r3, r1, #8
 8001796:	d400      	bmi.n	800179a <__aeabi_dsub+0x192>
 8001798:	e0be      	b.n	8001918 <__aeabi_dsub+0x310>
 800179a:	4b6d      	ldr	r3, [pc, #436]	; (8001950 <__aeabi_dsub+0x348>)
 800179c:	3501      	adds	r5, #1
 800179e:	429d      	cmp	r5, r3
 80017a0:	d100      	bne.n	80017a4 <__aeabi_dsub+0x19c>
 80017a2:	e0d2      	b.n	800194a <__aeabi_dsub+0x342>
 80017a4:	4a6b      	ldr	r2, [pc, #428]	; (8001954 <__aeabi_dsub+0x34c>)
 80017a6:	0873      	lsrs	r3, r6, #1
 80017a8:	400a      	ands	r2, r1
 80017aa:	2101      	movs	r1, #1
 80017ac:	400e      	ands	r6, r1
 80017ae:	431e      	orrs	r6, r3
 80017b0:	0851      	lsrs	r1, r2, #1
 80017b2:	07d3      	lsls	r3, r2, #31
 80017b4:	2207      	movs	r2, #7
 80017b6:	431e      	orrs	r6, r3
 80017b8:	4032      	ands	r2, r6
 80017ba:	e795      	b.n	80016e8 <__aeabi_dsub+0xe0>
 80017bc:	001e      	movs	r6, r3
 80017be:	4316      	orrs	r6, r2
 80017c0:	d000      	beq.n	80017c4 <__aeabi_dsub+0x1bc>
 80017c2:	e745      	b.n	8001650 <__aeabi_dsub+0x48>
 80017c4:	e740      	b.n	8001648 <__aeabi_dsub+0x40>
 80017c6:	4b62      	ldr	r3, [pc, #392]	; (8001950 <__aeabi_dsub+0x348>)
 80017c8:	429d      	cmp	r5, r3
 80017ca:	d03a      	beq.n	8001842 <__aeabi_dsub+0x23a>
 80017cc:	2380      	movs	r3, #128	; 0x80
 80017ce:	4667      	mov	r7, ip
 80017d0:	041b      	lsls	r3, r3, #16
 80017d2:	431f      	orrs	r7, r3
 80017d4:	46bc      	mov	ip, r7
 80017d6:	2e38      	cmp	r6, #56	; 0x38
 80017d8:	dd00      	ble.n	80017dc <__aeabi_dsub+0x1d4>
 80017da:	e0eb      	b.n	80019b4 <__aeabi_dsub+0x3ac>
 80017dc:	2e1f      	cmp	r6, #31
 80017de:	dc00      	bgt.n	80017e2 <__aeabi_dsub+0x1da>
 80017e0:	e13a      	b.n	8001a58 <__aeabi_dsub+0x450>
 80017e2:	0033      	movs	r3, r6
 80017e4:	4667      	mov	r7, ip
 80017e6:	3b20      	subs	r3, #32
 80017e8:	40df      	lsrs	r7, r3
 80017ea:	003b      	movs	r3, r7
 80017ec:	2e20      	cmp	r6, #32
 80017ee:	d005      	beq.n	80017fc <__aeabi_dsub+0x1f4>
 80017f0:	2740      	movs	r7, #64	; 0x40
 80017f2:	1bbf      	subs	r7, r7, r6
 80017f4:	4666      	mov	r6, ip
 80017f6:	40be      	lsls	r6, r7
 80017f8:	4332      	orrs	r2, r6
 80017fa:	4690      	mov	r8, r2
 80017fc:	4646      	mov	r6, r8
 80017fe:	1e72      	subs	r2, r6, #1
 8001800:	4196      	sbcs	r6, r2
 8001802:	4333      	orrs	r3, r6
 8001804:	e0da      	b.n	80019bc <__aeabi_dsub+0x3b4>
 8001806:	2b00      	cmp	r3, #0
 8001808:	d100      	bne.n	800180c <__aeabi_dsub+0x204>
 800180a:	e214      	b.n	8001c36 <__aeabi_dsub+0x62e>
 800180c:	4663      	mov	r3, ip
 800180e:	4313      	orrs	r3, r2
 8001810:	d100      	bne.n	8001814 <__aeabi_dsub+0x20c>
 8001812:	e168      	b.n	8001ae6 <__aeabi_dsub+0x4de>
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	074e      	lsls	r6, r1, #29
 8001818:	08c0      	lsrs	r0, r0, #3
 800181a:	08c9      	lsrs	r1, r1, #3
 800181c:	031b      	lsls	r3, r3, #12
 800181e:	4306      	orrs	r6, r0
 8001820:	4219      	tst	r1, r3
 8001822:	d008      	beq.n	8001836 <__aeabi_dsub+0x22e>
 8001824:	4660      	mov	r0, ip
 8001826:	08c0      	lsrs	r0, r0, #3
 8001828:	4218      	tst	r0, r3
 800182a:	d104      	bne.n	8001836 <__aeabi_dsub+0x22e>
 800182c:	4663      	mov	r3, ip
 800182e:	0001      	movs	r1, r0
 8001830:	08d2      	lsrs	r2, r2, #3
 8001832:	075e      	lsls	r6, r3, #29
 8001834:	4316      	orrs	r6, r2
 8001836:	00f3      	lsls	r3, r6, #3
 8001838:	4699      	mov	r9, r3
 800183a:	00c9      	lsls	r1, r1, #3
 800183c:	0f72      	lsrs	r2, r6, #29
 800183e:	4d44      	ldr	r5, [pc, #272]	; (8001950 <__aeabi_dsub+0x348>)
 8001840:	4311      	orrs	r1, r2
 8001842:	464b      	mov	r3, r9
 8001844:	08de      	lsrs	r6, r3, #3
 8001846:	4b42      	ldr	r3, [pc, #264]	; (8001950 <__aeabi_dsub+0x348>)
 8001848:	074f      	lsls	r7, r1, #29
 800184a:	4337      	orrs	r7, r6
 800184c:	08ca      	lsrs	r2, r1, #3
 800184e:	429d      	cmp	r5, r3
 8001850:	d100      	bne.n	8001854 <__aeabi_dsub+0x24c>
 8001852:	e06e      	b.n	8001932 <__aeabi_dsub+0x32a>
 8001854:	0312      	lsls	r2, r2, #12
 8001856:	056d      	lsls	r5, r5, #21
 8001858:	0b12      	lsrs	r2, r2, #12
 800185a:	0d6d      	lsrs	r5, r5, #21
 800185c:	2100      	movs	r1, #0
 800185e:	0312      	lsls	r2, r2, #12
 8001860:	0b13      	lsrs	r3, r2, #12
 8001862:	0d0a      	lsrs	r2, r1, #20
 8001864:	0512      	lsls	r2, r2, #20
 8001866:	431a      	orrs	r2, r3
 8001868:	4b3b      	ldr	r3, [pc, #236]	; (8001958 <__aeabi_dsub+0x350>)
 800186a:	052d      	lsls	r5, r5, #20
 800186c:	4013      	ands	r3, r2
 800186e:	432b      	orrs	r3, r5
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	07e4      	lsls	r4, r4, #31
 8001874:	085b      	lsrs	r3, r3, #1
 8001876:	4323      	orrs	r3, r4
 8001878:	0038      	movs	r0, r7
 800187a:	0019      	movs	r1, r3
 800187c:	bc3c      	pop	{r2, r3, r4, r5}
 800187e:	4690      	mov	r8, r2
 8001880:	4699      	mov	r9, r3
 8001882:	46a2      	mov	sl, r4
 8001884:	46ab      	mov	fp, r5
 8001886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001888:	4663      	mov	r3, ip
 800188a:	4313      	orrs	r3, r2
 800188c:	d011      	beq.n	80018b2 <__aeabi_dsub+0x2aa>
 800188e:	1e73      	subs	r3, r6, #1
 8001890:	2b00      	cmp	r3, #0
 8001892:	d000      	beq.n	8001896 <__aeabi_dsub+0x28e>
 8001894:	e107      	b.n	8001aa6 <__aeabi_dsub+0x49e>
 8001896:	1886      	adds	r6, r0, r2
 8001898:	4286      	cmp	r6, r0
 800189a:	4180      	sbcs	r0, r0
 800189c:	4461      	add	r1, ip
 800189e:	4240      	negs	r0, r0
 80018a0:	1809      	adds	r1, r1, r0
 80018a2:	2501      	movs	r5, #1
 80018a4:	020b      	lsls	r3, r1, #8
 80018a6:	d537      	bpl.n	8001918 <__aeabi_dsub+0x310>
 80018a8:	2502      	movs	r5, #2
 80018aa:	e77b      	b.n	80017a4 <__aeabi_dsub+0x19c>
 80018ac:	003e      	movs	r6, r7
 80018ae:	4661      	mov	r1, ip
 80018b0:	4691      	mov	r9, r2
 80018b2:	0035      	movs	r5, r6
 80018b4:	e7c5      	b.n	8001842 <__aeabi_dsub+0x23a>
 80018b6:	465c      	mov	r4, fp
 80018b8:	2d00      	cmp	r5, #0
 80018ba:	d000      	beq.n	80018be <__aeabi_dsub+0x2b6>
 80018bc:	e0e1      	b.n	8001a82 <__aeabi_dsub+0x47a>
 80018be:	000b      	movs	r3, r1
 80018c0:	4303      	orrs	r3, r0
 80018c2:	d0f3      	beq.n	80018ac <__aeabi_dsub+0x2a4>
 80018c4:	1c73      	adds	r3, r6, #1
 80018c6:	d100      	bne.n	80018ca <__aeabi_dsub+0x2c2>
 80018c8:	e1ac      	b.n	8001c24 <__aeabi_dsub+0x61c>
 80018ca:	4b21      	ldr	r3, [pc, #132]	; (8001950 <__aeabi_dsub+0x348>)
 80018cc:	429f      	cmp	r7, r3
 80018ce:	d100      	bne.n	80018d2 <__aeabi_dsub+0x2ca>
 80018d0:	e13a      	b.n	8001b48 <__aeabi_dsub+0x540>
 80018d2:	43f3      	mvns	r3, r6
 80018d4:	2b38      	cmp	r3, #56	; 0x38
 80018d6:	dd00      	ble.n	80018da <__aeabi_dsub+0x2d2>
 80018d8:	e16f      	b.n	8001bba <__aeabi_dsub+0x5b2>
 80018da:	2b1f      	cmp	r3, #31
 80018dc:	dd00      	ble.n	80018e0 <__aeabi_dsub+0x2d8>
 80018de:	e18c      	b.n	8001bfa <__aeabi_dsub+0x5f2>
 80018e0:	2520      	movs	r5, #32
 80018e2:	000e      	movs	r6, r1
 80018e4:	1aed      	subs	r5, r5, r3
 80018e6:	40ae      	lsls	r6, r5
 80018e8:	46b0      	mov	r8, r6
 80018ea:	0006      	movs	r6, r0
 80018ec:	46aa      	mov	sl, r5
 80018ee:	40de      	lsrs	r6, r3
 80018f0:	4645      	mov	r5, r8
 80018f2:	4335      	orrs	r5, r6
 80018f4:	002e      	movs	r6, r5
 80018f6:	4655      	mov	r5, sl
 80018f8:	40d9      	lsrs	r1, r3
 80018fa:	40a8      	lsls	r0, r5
 80018fc:	4663      	mov	r3, ip
 80018fe:	1e45      	subs	r5, r0, #1
 8001900:	41a8      	sbcs	r0, r5
 8001902:	1a5b      	subs	r3, r3, r1
 8001904:	469c      	mov	ip, r3
 8001906:	4330      	orrs	r0, r6
 8001908:	1a16      	subs	r6, r2, r0
 800190a:	42b2      	cmp	r2, r6
 800190c:	4192      	sbcs	r2, r2
 800190e:	4663      	mov	r3, ip
 8001910:	4252      	negs	r2, r2
 8001912:	1a99      	subs	r1, r3, r2
 8001914:	003d      	movs	r5, r7
 8001916:	e6b4      	b.n	8001682 <__aeabi_dsub+0x7a>
 8001918:	2207      	movs	r2, #7
 800191a:	4032      	ands	r2, r6
 800191c:	2a00      	cmp	r2, #0
 800191e:	d000      	beq.n	8001922 <__aeabi_dsub+0x31a>
 8001920:	e6e4      	b.n	80016ec <__aeabi_dsub+0xe4>
 8001922:	4b0b      	ldr	r3, [pc, #44]	; (8001950 <__aeabi_dsub+0x348>)
 8001924:	08f6      	lsrs	r6, r6, #3
 8001926:	074f      	lsls	r7, r1, #29
 8001928:	4337      	orrs	r7, r6
 800192a:	08ca      	lsrs	r2, r1, #3
 800192c:	429d      	cmp	r5, r3
 800192e:	d000      	beq.n	8001932 <__aeabi_dsub+0x32a>
 8001930:	e790      	b.n	8001854 <__aeabi_dsub+0x24c>
 8001932:	003b      	movs	r3, r7
 8001934:	4313      	orrs	r3, r2
 8001936:	d100      	bne.n	800193a <__aeabi_dsub+0x332>
 8001938:	e1a6      	b.n	8001c88 <__aeabi_dsub+0x680>
 800193a:	2380      	movs	r3, #128	; 0x80
 800193c:	031b      	lsls	r3, r3, #12
 800193e:	431a      	orrs	r2, r3
 8001940:	0312      	lsls	r2, r2, #12
 8001942:	0b12      	lsrs	r2, r2, #12
 8001944:	4d02      	ldr	r5, [pc, #8]	; (8001950 <__aeabi_dsub+0x348>)
 8001946:	e789      	b.n	800185c <__aeabi_dsub+0x254>
 8001948:	0015      	movs	r5, r2
 800194a:	2200      	movs	r2, #0
 800194c:	2700      	movs	r7, #0
 800194e:	e785      	b.n	800185c <__aeabi_dsub+0x254>
 8001950:	000007ff 	.word	0x000007ff
 8001954:	ff7fffff 	.word	0xff7fffff
 8001958:	800fffff 	.word	0x800fffff
 800195c:	2e00      	cmp	r6, #0
 800195e:	d000      	beq.n	8001962 <__aeabi_dsub+0x35a>
 8001960:	e0c7      	b.n	8001af2 <__aeabi_dsub+0x4ea>
 8001962:	1c6b      	adds	r3, r5, #1
 8001964:	055e      	lsls	r6, r3, #21
 8001966:	0d76      	lsrs	r6, r6, #21
 8001968:	2e01      	cmp	r6, #1
 800196a:	dc00      	bgt.n	800196e <__aeabi_dsub+0x366>
 800196c:	e0f0      	b.n	8001b50 <__aeabi_dsub+0x548>
 800196e:	4dc8      	ldr	r5, [pc, #800]	; (8001c90 <__aeabi_dsub+0x688>)
 8001970:	42ab      	cmp	r3, r5
 8001972:	d100      	bne.n	8001976 <__aeabi_dsub+0x36e>
 8001974:	e0b9      	b.n	8001aea <__aeabi_dsub+0x4e2>
 8001976:	1885      	adds	r5, r0, r2
 8001978:	000a      	movs	r2, r1
 800197a:	4285      	cmp	r5, r0
 800197c:	4189      	sbcs	r1, r1
 800197e:	4462      	add	r2, ip
 8001980:	4249      	negs	r1, r1
 8001982:	1851      	adds	r1, r2, r1
 8001984:	2207      	movs	r2, #7
 8001986:	07ce      	lsls	r6, r1, #31
 8001988:	086d      	lsrs	r5, r5, #1
 800198a:	432e      	orrs	r6, r5
 800198c:	0849      	lsrs	r1, r1, #1
 800198e:	4032      	ands	r2, r6
 8001990:	001d      	movs	r5, r3
 8001992:	e6a9      	b.n	80016e8 <__aeabi_dsub+0xe0>
 8001994:	49bf      	ldr	r1, [pc, #764]	; (8001c94 <__aeabi_dsub+0x68c>)
 8001996:	1aed      	subs	r5, r5, r3
 8001998:	4011      	ands	r1, r2
 800199a:	2207      	movs	r2, #7
 800199c:	4032      	ands	r2, r6
 800199e:	e6a3      	b.n	80016e8 <__aeabi_dsub+0xe0>
 80019a0:	0032      	movs	r2, r6
 80019a2:	3828      	subs	r0, #40	; 0x28
 80019a4:	4082      	lsls	r2, r0
 80019a6:	2600      	movs	r6, #0
 80019a8:	e686      	b.n	80016b8 <__aeabi_dsub+0xb0>
 80019aa:	0030      	movs	r0, r6
 80019ac:	f000 f9f8 	bl	8001da0 <__clzsi2>
 80019b0:	3020      	adds	r0, #32
 80019b2:	e673      	b.n	800169c <__aeabi_dsub+0x94>
 80019b4:	4663      	mov	r3, ip
 80019b6:	4313      	orrs	r3, r2
 80019b8:	1e5a      	subs	r2, r3, #1
 80019ba:	4193      	sbcs	r3, r2
 80019bc:	1ac6      	subs	r6, r0, r3
 80019be:	42b0      	cmp	r0, r6
 80019c0:	4180      	sbcs	r0, r0
 80019c2:	4240      	negs	r0, r0
 80019c4:	1a09      	subs	r1, r1, r0
 80019c6:	e65c      	b.n	8001682 <__aeabi_dsub+0x7a>
 80019c8:	000e      	movs	r6, r1
 80019ca:	4667      	mov	r7, ip
 80019cc:	4306      	orrs	r6, r0
 80019ce:	4317      	orrs	r7, r2
 80019d0:	2d00      	cmp	r5, #0
 80019d2:	d15e      	bne.n	8001a92 <__aeabi_dsub+0x48a>
 80019d4:	2e00      	cmp	r6, #0
 80019d6:	d000      	beq.n	80019da <__aeabi_dsub+0x3d2>
 80019d8:	e0f3      	b.n	8001bc2 <__aeabi_dsub+0x5ba>
 80019da:	2f00      	cmp	r7, #0
 80019dc:	d100      	bne.n	80019e0 <__aeabi_dsub+0x3d8>
 80019de:	e11e      	b.n	8001c1e <__aeabi_dsub+0x616>
 80019e0:	465c      	mov	r4, fp
 80019e2:	4661      	mov	r1, ip
 80019e4:	4691      	mov	r9, r2
 80019e6:	e72c      	b.n	8001842 <__aeabi_dsub+0x23a>
 80019e8:	4fa9      	ldr	r7, [pc, #676]	; (8001c90 <__aeabi_dsub+0x688>)
 80019ea:	42be      	cmp	r6, r7
 80019ec:	d07b      	beq.n	8001ae6 <__aeabi_dsub+0x4de>
 80019ee:	001e      	movs	r6, r3
 80019f0:	e6f1      	b.n	80017d6 <__aeabi_dsub+0x1ce>
 80019f2:	0010      	movs	r0, r2
 80019f4:	3d1f      	subs	r5, #31
 80019f6:	40e8      	lsrs	r0, r5
 80019f8:	2b20      	cmp	r3, #32
 80019fa:	d003      	beq.n	8001a04 <__aeabi_dsub+0x3fc>
 80019fc:	2140      	movs	r1, #64	; 0x40
 80019fe:	1acb      	subs	r3, r1, r3
 8001a00:	409a      	lsls	r2, r3
 8001a02:	4316      	orrs	r6, r2
 8001a04:	1e73      	subs	r3, r6, #1
 8001a06:	419e      	sbcs	r6, r3
 8001a08:	2207      	movs	r2, #7
 8001a0a:	4306      	orrs	r6, r0
 8001a0c:	4032      	ands	r2, r6
 8001a0e:	2100      	movs	r1, #0
 8001a10:	2500      	movs	r5, #0
 8001a12:	e783      	b.n	800191c <__aeabi_dsub+0x314>
 8001a14:	1a16      	subs	r6, r2, r0
 8001a16:	4663      	mov	r3, ip
 8001a18:	42b2      	cmp	r2, r6
 8001a1a:	4180      	sbcs	r0, r0
 8001a1c:	1a59      	subs	r1, r3, r1
 8001a1e:	4240      	negs	r0, r0
 8001a20:	1a0b      	subs	r3, r1, r0
 8001a22:	4698      	mov	r8, r3
 8001a24:	465c      	mov	r4, fp
 8001a26:	e632      	b.n	800168e <__aeabi_dsub+0x86>
 8001a28:	2e1f      	cmp	r6, #31
 8001a2a:	dd00      	ble.n	8001a2e <__aeabi_dsub+0x426>
 8001a2c:	e0ab      	b.n	8001b86 <__aeabi_dsub+0x57e>
 8001a2e:	2720      	movs	r7, #32
 8001a30:	1bbb      	subs	r3, r7, r6
 8001a32:	469a      	mov	sl, r3
 8001a34:	4663      	mov	r3, ip
 8001a36:	4657      	mov	r7, sl
 8001a38:	40bb      	lsls	r3, r7
 8001a3a:	4699      	mov	r9, r3
 8001a3c:	0013      	movs	r3, r2
 8001a3e:	464f      	mov	r7, r9
 8001a40:	40f3      	lsrs	r3, r6
 8001a42:	431f      	orrs	r7, r3
 8001a44:	003b      	movs	r3, r7
 8001a46:	4657      	mov	r7, sl
 8001a48:	40ba      	lsls	r2, r7
 8001a4a:	1e57      	subs	r7, r2, #1
 8001a4c:	41ba      	sbcs	r2, r7
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	4662      	mov	r2, ip
 8001a52:	40f2      	lsrs	r2, r6
 8001a54:	1889      	adds	r1, r1, r2
 8001a56:	e698      	b.n	800178a <__aeabi_dsub+0x182>
 8001a58:	2720      	movs	r7, #32
 8001a5a:	1bbb      	subs	r3, r7, r6
 8001a5c:	469a      	mov	sl, r3
 8001a5e:	4663      	mov	r3, ip
 8001a60:	4657      	mov	r7, sl
 8001a62:	40bb      	lsls	r3, r7
 8001a64:	4699      	mov	r9, r3
 8001a66:	0013      	movs	r3, r2
 8001a68:	464f      	mov	r7, r9
 8001a6a:	40f3      	lsrs	r3, r6
 8001a6c:	431f      	orrs	r7, r3
 8001a6e:	003b      	movs	r3, r7
 8001a70:	4657      	mov	r7, sl
 8001a72:	40ba      	lsls	r2, r7
 8001a74:	1e57      	subs	r7, r2, #1
 8001a76:	41ba      	sbcs	r2, r7
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	4662      	mov	r2, ip
 8001a7c:	40f2      	lsrs	r2, r6
 8001a7e:	1a89      	subs	r1, r1, r2
 8001a80:	e79c      	b.n	80019bc <__aeabi_dsub+0x3b4>
 8001a82:	4b83      	ldr	r3, [pc, #524]	; (8001c90 <__aeabi_dsub+0x688>)
 8001a84:	429f      	cmp	r7, r3
 8001a86:	d05f      	beq.n	8001b48 <__aeabi_dsub+0x540>
 8001a88:	2580      	movs	r5, #128	; 0x80
 8001a8a:	042d      	lsls	r5, r5, #16
 8001a8c:	4273      	negs	r3, r6
 8001a8e:	4329      	orrs	r1, r5
 8001a90:	e720      	b.n	80018d4 <__aeabi_dsub+0x2cc>
 8001a92:	2e00      	cmp	r6, #0
 8001a94:	d10c      	bne.n	8001ab0 <__aeabi_dsub+0x4a8>
 8001a96:	2f00      	cmp	r7, #0
 8001a98:	d100      	bne.n	8001a9c <__aeabi_dsub+0x494>
 8001a9a:	e0d0      	b.n	8001c3e <__aeabi_dsub+0x636>
 8001a9c:	465c      	mov	r4, fp
 8001a9e:	4661      	mov	r1, ip
 8001aa0:	4691      	mov	r9, r2
 8001aa2:	4d7b      	ldr	r5, [pc, #492]	; (8001c90 <__aeabi_dsub+0x688>)
 8001aa4:	e6cd      	b.n	8001842 <__aeabi_dsub+0x23a>
 8001aa6:	4f7a      	ldr	r7, [pc, #488]	; (8001c90 <__aeabi_dsub+0x688>)
 8001aa8:	42be      	cmp	r6, r7
 8001aaa:	d01c      	beq.n	8001ae6 <__aeabi_dsub+0x4de>
 8001aac:	001e      	movs	r6, r3
 8001aae:	e665      	b.n	800177c <__aeabi_dsub+0x174>
 8001ab0:	2f00      	cmp	r7, #0
 8001ab2:	d018      	beq.n	8001ae6 <__aeabi_dsub+0x4de>
 8001ab4:	08c0      	lsrs	r0, r0, #3
 8001ab6:	074e      	lsls	r6, r1, #29
 8001ab8:	4306      	orrs	r6, r0
 8001aba:	2080      	movs	r0, #128	; 0x80
 8001abc:	08c9      	lsrs	r1, r1, #3
 8001abe:	0300      	lsls	r0, r0, #12
 8001ac0:	4201      	tst	r1, r0
 8001ac2:	d008      	beq.n	8001ad6 <__aeabi_dsub+0x4ce>
 8001ac4:	4663      	mov	r3, ip
 8001ac6:	08dc      	lsrs	r4, r3, #3
 8001ac8:	4204      	tst	r4, r0
 8001aca:	d104      	bne.n	8001ad6 <__aeabi_dsub+0x4ce>
 8001acc:	0021      	movs	r1, r4
 8001ace:	46da      	mov	sl, fp
 8001ad0:	08d2      	lsrs	r2, r2, #3
 8001ad2:	075e      	lsls	r6, r3, #29
 8001ad4:	4316      	orrs	r6, r2
 8001ad6:	00f3      	lsls	r3, r6, #3
 8001ad8:	4699      	mov	r9, r3
 8001ada:	2401      	movs	r4, #1
 8001adc:	4653      	mov	r3, sl
 8001ade:	00c9      	lsls	r1, r1, #3
 8001ae0:	0f72      	lsrs	r2, r6, #29
 8001ae2:	4311      	orrs	r1, r2
 8001ae4:	401c      	ands	r4, r3
 8001ae6:	4d6a      	ldr	r5, [pc, #424]	; (8001c90 <__aeabi_dsub+0x688>)
 8001ae8:	e6ab      	b.n	8001842 <__aeabi_dsub+0x23a>
 8001aea:	001d      	movs	r5, r3
 8001aec:	2200      	movs	r2, #0
 8001aee:	2700      	movs	r7, #0
 8001af0:	e6b4      	b.n	800185c <__aeabi_dsub+0x254>
 8001af2:	2d00      	cmp	r5, #0
 8001af4:	d159      	bne.n	8001baa <__aeabi_dsub+0x5a2>
 8001af6:	000b      	movs	r3, r1
 8001af8:	4303      	orrs	r3, r0
 8001afa:	d100      	bne.n	8001afe <__aeabi_dsub+0x4f6>
 8001afc:	e6d6      	b.n	80018ac <__aeabi_dsub+0x2a4>
 8001afe:	1c73      	adds	r3, r6, #1
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dsub+0x4fc>
 8001b02:	e0b2      	b.n	8001c6a <__aeabi_dsub+0x662>
 8001b04:	4b62      	ldr	r3, [pc, #392]	; (8001c90 <__aeabi_dsub+0x688>)
 8001b06:	429f      	cmp	r7, r3
 8001b08:	d01e      	beq.n	8001b48 <__aeabi_dsub+0x540>
 8001b0a:	43f3      	mvns	r3, r6
 8001b0c:	2b38      	cmp	r3, #56	; 0x38
 8001b0e:	dc6f      	bgt.n	8001bf0 <__aeabi_dsub+0x5e8>
 8001b10:	2b1f      	cmp	r3, #31
 8001b12:	dd00      	ble.n	8001b16 <__aeabi_dsub+0x50e>
 8001b14:	e097      	b.n	8001c46 <__aeabi_dsub+0x63e>
 8001b16:	2520      	movs	r5, #32
 8001b18:	000e      	movs	r6, r1
 8001b1a:	1aed      	subs	r5, r5, r3
 8001b1c:	40ae      	lsls	r6, r5
 8001b1e:	46b0      	mov	r8, r6
 8001b20:	0006      	movs	r6, r0
 8001b22:	46aa      	mov	sl, r5
 8001b24:	40de      	lsrs	r6, r3
 8001b26:	4645      	mov	r5, r8
 8001b28:	4335      	orrs	r5, r6
 8001b2a:	002e      	movs	r6, r5
 8001b2c:	4655      	mov	r5, sl
 8001b2e:	40a8      	lsls	r0, r5
 8001b30:	40d9      	lsrs	r1, r3
 8001b32:	1e45      	subs	r5, r0, #1
 8001b34:	41a8      	sbcs	r0, r5
 8001b36:	448c      	add	ip, r1
 8001b38:	4306      	orrs	r6, r0
 8001b3a:	18b6      	adds	r6, r6, r2
 8001b3c:	4296      	cmp	r6, r2
 8001b3e:	4192      	sbcs	r2, r2
 8001b40:	4251      	negs	r1, r2
 8001b42:	4461      	add	r1, ip
 8001b44:	003d      	movs	r5, r7
 8001b46:	e625      	b.n	8001794 <__aeabi_dsub+0x18c>
 8001b48:	003d      	movs	r5, r7
 8001b4a:	4661      	mov	r1, ip
 8001b4c:	4691      	mov	r9, r2
 8001b4e:	e678      	b.n	8001842 <__aeabi_dsub+0x23a>
 8001b50:	000b      	movs	r3, r1
 8001b52:	4303      	orrs	r3, r0
 8001b54:	2d00      	cmp	r5, #0
 8001b56:	d000      	beq.n	8001b5a <__aeabi_dsub+0x552>
 8001b58:	e655      	b.n	8001806 <__aeabi_dsub+0x1fe>
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d0f5      	beq.n	8001b4a <__aeabi_dsub+0x542>
 8001b5e:	4663      	mov	r3, ip
 8001b60:	4313      	orrs	r3, r2
 8001b62:	d100      	bne.n	8001b66 <__aeabi_dsub+0x55e>
 8001b64:	e66d      	b.n	8001842 <__aeabi_dsub+0x23a>
 8001b66:	1886      	adds	r6, r0, r2
 8001b68:	4286      	cmp	r6, r0
 8001b6a:	4180      	sbcs	r0, r0
 8001b6c:	4461      	add	r1, ip
 8001b6e:	4240      	negs	r0, r0
 8001b70:	1809      	adds	r1, r1, r0
 8001b72:	2200      	movs	r2, #0
 8001b74:	020b      	lsls	r3, r1, #8
 8001b76:	d400      	bmi.n	8001b7a <__aeabi_dsub+0x572>
 8001b78:	e6d0      	b.n	800191c <__aeabi_dsub+0x314>
 8001b7a:	4b46      	ldr	r3, [pc, #280]	; (8001c94 <__aeabi_dsub+0x68c>)
 8001b7c:	3501      	adds	r5, #1
 8001b7e:	4019      	ands	r1, r3
 8001b80:	e5b2      	b.n	80016e8 <__aeabi_dsub+0xe0>
 8001b82:	46b1      	mov	r9, r6
 8001b84:	e65d      	b.n	8001842 <__aeabi_dsub+0x23a>
 8001b86:	0033      	movs	r3, r6
 8001b88:	4667      	mov	r7, ip
 8001b8a:	3b20      	subs	r3, #32
 8001b8c:	40df      	lsrs	r7, r3
 8001b8e:	003b      	movs	r3, r7
 8001b90:	2e20      	cmp	r6, #32
 8001b92:	d005      	beq.n	8001ba0 <__aeabi_dsub+0x598>
 8001b94:	2740      	movs	r7, #64	; 0x40
 8001b96:	1bbf      	subs	r7, r7, r6
 8001b98:	4666      	mov	r6, ip
 8001b9a:	40be      	lsls	r6, r7
 8001b9c:	4332      	orrs	r2, r6
 8001b9e:	4690      	mov	r8, r2
 8001ba0:	4646      	mov	r6, r8
 8001ba2:	1e72      	subs	r2, r6, #1
 8001ba4:	4196      	sbcs	r6, r2
 8001ba6:	4333      	orrs	r3, r6
 8001ba8:	e5ef      	b.n	800178a <__aeabi_dsub+0x182>
 8001baa:	4b39      	ldr	r3, [pc, #228]	; (8001c90 <__aeabi_dsub+0x688>)
 8001bac:	429f      	cmp	r7, r3
 8001bae:	d0cb      	beq.n	8001b48 <__aeabi_dsub+0x540>
 8001bb0:	2580      	movs	r5, #128	; 0x80
 8001bb2:	042d      	lsls	r5, r5, #16
 8001bb4:	4273      	negs	r3, r6
 8001bb6:	4329      	orrs	r1, r5
 8001bb8:	e7a8      	b.n	8001b0c <__aeabi_dsub+0x504>
 8001bba:	4308      	orrs	r0, r1
 8001bbc:	1e41      	subs	r1, r0, #1
 8001bbe:	4188      	sbcs	r0, r1
 8001bc0:	e6a2      	b.n	8001908 <__aeabi_dsub+0x300>
 8001bc2:	2f00      	cmp	r7, #0
 8001bc4:	d100      	bne.n	8001bc8 <__aeabi_dsub+0x5c0>
 8001bc6:	e63c      	b.n	8001842 <__aeabi_dsub+0x23a>
 8001bc8:	4663      	mov	r3, ip
 8001bca:	1a86      	subs	r6, r0, r2
 8001bcc:	1acf      	subs	r7, r1, r3
 8001bce:	42b0      	cmp	r0, r6
 8001bd0:	419b      	sbcs	r3, r3
 8001bd2:	425b      	negs	r3, r3
 8001bd4:	1afb      	subs	r3, r7, r3
 8001bd6:	4698      	mov	r8, r3
 8001bd8:	021b      	lsls	r3, r3, #8
 8001bda:	d54e      	bpl.n	8001c7a <__aeabi_dsub+0x672>
 8001bdc:	1a16      	subs	r6, r2, r0
 8001bde:	4663      	mov	r3, ip
 8001be0:	42b2      	cmp	r2, r6
 8001be2:	4192      	sbcs	r2, r2
 8001be4:	1a59      	subs	r1, r3, r1
 8001be6:	4252      	negs	r2, r2
 8001be8:	1a89      	subs	r1, r1, r2
 8001bea:	465c      	mov	r4, fp
 8001bec:	2200      	movs	r2, #0
 8001bee:	e57b      	b.n	80016e8 <__aeabi_dsub+0xe0>
 8001bf0:	4301      	orrs	r1, r0
 8001bf2:	000e      	movs	r6, r1
 8001bf4:	1e71      	subs	r1, r6, #1
 8001bf6:	418e      	sbcs	r6, r1
 8001bf8:	e79f      	b.n	8001b3a <__aeabi_dsub+0x532>
 8001bfa:	001d      	movs	r5, r3
 8001bfc:	000e      	movs	r6, r1
 8001bfe:	3d20      	subs	r5, #32
 8001c00:	40ee      	lsrs	r6, r5
 8001c02:	46b0      	mov	r8, r6
 8001c04:	2b20      	cmp	r3, #32
 8001c06:	d004      	beq.n	8001c12 <__aeabi_dsub+0x60a>
 8001c08:	2540      	movs	r5, #64	; 0x40
 8001c0a:	1aeb      	subs	r3, r5, r3
 8001c0c:	4099      	lsls	r1, r3
 8001c0e:	4308      	orrs	r0, r1
 8001c10:	4681      	mov	r9, r0
 8001c12:	4648      	mov	r0, r9
 8001c14:	4643      	mov	r3, r8
 8001c16:	1e41      	subs	r1, r0, #1
 8001c18:	4188      	sbcs	r0, r1
 8001c1a:	4318      	orrs	r0, r3
 8001c1c:	e674      	b.n	8001908 <__aeabi_dsub+0x300>
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2400      	movs	r4, #0
 8001c22:	e617      	b.n	8001854 <__aeabi_dsub+0x24c>
 8001c24:	1a16      	subs	r6, r2, r0
 8001c26:	4663      	mov	r3, ip
 8001c28:	42b2      	cmp	r2, r6
 8001c2a:	4192      	sbcs	r2, r2
 8001c2c:	1a59      	subs	r1, r3, r1
 8001c2e:	4252      	negs	r2, r2
 8001c30:	1a89      	subs	r1, r1, r2
 8001c32:	003d      	movs	r5, r7
 8001c34:	e525      	b.n	8001682 <__aeabi_dsub+0x7a>
 8001c36:	4661      	mov	r1, ip
 8001c38:	4691      	mov	r9, r2
 8001c3a:	4d15      	ldr	r5, [pc, #84]	; (8001c90 <__aeabi_dsub+0x688>)
 8001c3c:	e601      	b.n	8001842 <__aeabi_dsub+0x23a>
 8001c3e:	2280      	movs	r2, #128	; 0x80
 8001c40:	2400      	movs	r4, #0
 8001c42:	0312      	lsls	r2, r2, #12
 8001c44:	e679      	b.n	800193a <__aeabi_dsub+0x332>
 8001c46:	001d      	movs	r5, r3
 8001c48:	000e      	movs	r6, r1
 8001c4a:	3d20      	subs	r5, #32
 8001c4c:	40ee      	lsrs	r6, r5
 8001c4e:	46b0      	mov	r8, r6
 8001c50:	2b20      	cmp	r3, #32
 8001c52:	d004      	beq.n	8001c5e <__aeabi_dsub+0x656>
 8001c54:	2540      	movs	r5, #64	; 0x40
 8001c56:	1aeb      	subs	r3, r5, r3
 8001c58:	4099      	lsls	r1, r3
 8001c5a:	4308      	orrs	r0, r1
 8001c5c:	4681      	mov	r9, r0
 8001c5e:	464e      	mov	r6, r9
 8001c60:	4643      	mov	r3, r8
 8001c62:	1e71      	subs	r1, r6, #1
 8001c64:	418e      	sbcs	r6, r1
 8001c66:	431e      	orrs	r6, r3
 8001c68:	e767      	b.n	8001b3a <__aeabi_dsub+0x532>
 8001c6a:	1886      	adds	r6, r0, r2
 8001c6c:	4296      	cmp	r6, r2
 8001c6e:	419b      	sbcs	r3, r3
 8001c70:	4461      	add	r1, ip
 8001c72:	425b      	negs	r3, r3
 8001c74:	18c9      	adds	r1, r1, r3
 8001c76:	003d      	movs	r5, r7
 8001c78:	e58c      	b.n	8001794 <__aeabi_dsub+0x18c>
 8001c7a:	4647      	mov	r7, r8
 8001c7c:	4337      	orrs	r7, r6
 8001c7e:	d0ce      	beq.n	8001c1e <__aeabi_dsub+0x616>
 8001c80:	2207      	movs	r2, #7
 8001c82:	4641      	mov	r1, r8
 8001c84:	4032      	ands	r2, r6
 8001c86:	e649      	b.n	800191c <__aeabi_dsub+0x314>
 8001c88:	2700      	movs	r7, #0
 8001c8a:	003a      	movs	r2, r7
 8001c8c:	e5e6      	b.n	800185c <__aeabi_dsub+0x254>
 8001c8e:	46c0      	nop			; (mov r8, r8)
 8001c90:	000007ff 	.word	0x000007ff
 8001c94:	ff7fffff 	.word	0xff7fffff

08001c98 <__aeabi_dcmpun>:
 8001c98:	b570      	push	{r4, r5, r6, lr}
 8001c9a:	4e0c      	ldr	r6, [pc, #48]	; (8001ccc <__aeabi_dcmpun+0x34>)
 8001c9c:	030d      	lsls	r5, r1, #12
 8001c9e:	031c      	lsls	r4, r3, #12
 8001ca0:	0049      	lsls	r1, r1, #1
 8001ca2:	005b      	lsls	r3, r3, #1
 8001ca4:	0b2d      	lsrs	r5, r5, #12
 8001ca6:	0d49      	lsrs	r1, r1, #21
 8001ca8:	0b24      	lsrs	r4, r4, #12
 8001caa:	0d5b      	lsrs	r3, r3, #21
 8001cac:	42b1      	cmp	r1, r6
 8001cae:	d008      	beq.n	8001cc2 <__aeabi_dcmpun+0x2a>
 8001cb0:	4906      	ldr	r1, [pc, #24]	; (8001ccc <__aeabi_dcmpun+0x34>)
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	428b      	cmp	r3, r1
 8001cb6:	d103      	bne.n	8001cc0 <__aeabi_dcmpun+0x28>
 8001cb8:	4314      	orrs	r4, r2
 8001cba:	0020      	movs	r0, r4
 8001cbc:	1e44      	subs	r4, r0, #1
 8001cbe:	41a0      	sbcs	r0, r4
 8001cc0:	bd70      	pop	{r4, r5, r6, pc}
 8001cc2:	4305      	orrs	r5, r0
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	2d00      	cmp	r5, #0
 8001cc8:	d1fa      	bne.n	8001cc0 <__aeabi_dcmpun+0x28>
 8001cca:	e7f1      	b.n	8001cb0 <__aeabi_dcmpun+0x18>
 8001ccc:	000007ff 	.word	0x000007ff

08001cd0 <__aeabi_d2iz>:
 8001cd0:	b530      	push	{r4, r5, lr}
 8001cd2:	4d14      	ldr	r5, [pc, #80]	; (8001d24 <__aeabi_d2iz+0x54>)
 8001cd4:	030a      	lsls	r2, r1, #12
 8001cd6:	004b      	lsls	r3, r1, #1
 8001cd8:	0b12      	lsrs	r2, r2, #12
 8001cda:	0d5b      	lsrs	r3, r3, #21
 8001cdc:	0fc9      	lsrs	r1, r1, #31
 8001cde:	2400      	movs	r4, #0
 8001ce0:	42ab      	cmp	r3, r5
 8001ce2:	dd11      	ble.n	8001d08 <__aeabi_d2iz+0x38>
 8001ce4:	4c10      	ldr	r4, [pc, #64]	; (8001d28 <__aeabi_d2iz+0x58>)
 8001ce6:	42a3      	cmp	r3, r4
 8001ce8:	dc10      	bgt.n	8001d0c <__aeabi_d2iz+0x3c>
 8001cea:	2480      	movs	r4, #128	; 0x80
 8001cec:	0364      	lsls	r4, r4, #13
 8001cee:	4322      	orrs	r2, r4
 8001cf0:	4c0e      	ldr	r4, [pc, #56]	; (8001d2c <__aeabi_d2iz+0x5c>)
 8001cf2:	1ae4      	subs	r4, r4, r3
 8001cf4:	2c1f      	cmp	r4, #31
 8001cf6:	dd0c      	ble.n	8001d12 <__aeabi_d2iz+0x42>
 8001cf8:	480d      	ldr	r0, [pc, #52]	; (8001d30 <__aeabi_d2iz+0x60>)
 8001cfa:	1ac3      	subs	r3, r0, r3
 8001cfc:	40da      	lsrs	r2, r3
 8001cfe:	0013      	movs	r3, r2
 8001d00:	425c      	negs	r4, r3
 8001d02:	2900      	cmp	r1, #0
 8001d04:	d100      	bne.n	8001d08 <__aeabi_d2iz+0x38>
 8001d06:	001c      	movs	r4, r3
 8001d08:	0020      	movs	r0, r4
 8001d0a:	bd30      	pop	{r4, r5, pc}
 8001d0c:	4b09      	ldr	r3, [pc, #36]	; (8001d34 <__aeabi_d2iz+0x64>)
 8001d0e:	18cc      	adds	r4, r1, r3
 8001d10:	e7fa      	b.n	8001d08 <__aeabi_d2iz+0x38>
 8001d12:	4d09      	ldr	r5, [pc, #36]	; (8001d38 <__aeabi_d2iz+0x68>)
 8001d14:	40e0      	lsrs	r0, r4
 8001d16:	46ac      	mov	ip, r5
 8001d18:	4463      	add	r3, ip
 8001d1a:	409a      	lsls	r2, r3
 8001d1c:	0013      	movs	r3, r2
 8001d1e:	4303      	orrs	r3, r0
 8001d20:	e7ee      	b.n	8001d00 <__aeabi_d2iz+0x30>
 8001d22:	46c0      	nop			; (mov r8, r8)
 8001d24:	000003fe 	.word	0x000003fe
 8001d28:	0000041d 	.word	0x0000041d
 8001d2c:	00000433 	.word	0x00000433
 8001d30:	00000413 	.word	0x00000413
 8001d34:	7fffffff 	.word	0x7fffffff
 8001d38:	fffffbed 	.word	0xfffffbed

08001d3c <__aeabi_ui2d>:
 8001d3c:	b510      	push	{r4, lr}
 8001d3e:	1e04      	subs	r4, r0, #0
 8001d40:	d025      	beq.n	8001d8e <__aeabi_ui2d+0x52>
 8001d42:	f000 f82d 	bl	8001da0 <__clzsi2>
 8001d46:	4b14      	ldr	r3, [pc, #80]	; (8001d98 <__aeabi_ui2d+0x5c>)
 8001d48:	1a1b      	subs	r3, r3, r0
 8001d4a:	055b      	lsls	r3, r3, #21
 8001d4c:	0d5b      	lsrs	r3, r3, #21
 8001d4e:	280a      	cmp	r0, #10
 8001d50:	dd12      	ble.n	8001d78 <__aeabi_ui2d+0x3c>
 8001d52:	380b      	subs	r0, #11
 8001d54:	4084      	lsls	r4, r0
 8001d56:	2200      	movs	r2, #0
 8001d58:	0324      	lsls	r4, r4, #12
 8001d5a:	0b24      	lsrs	r4, r4, #12
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	0010      	movs	r0, r2
 8001d60:	0324      	lsls	r4, r4, #12
 8001d62:	0d0a      	lsrs	r2, r1, #20
 8001d64:	0b24      	lsrs	r4, r4, #12
 8001d66:	0512      	lsls	r2, r2, #20
 8001d68:	4322      	orrs	r2, r4
 8001d6a:	4c0c      	ldr	r4, [pc, #48]	; (8001d9c <__aeabi_ui2d+0x60>)
 8001d6c:	051b      	lsls	r3, r3, #20
 8001d6e:	4022      	ands	r2, r4
 8001d70:	4313      	orrs	r3, r2
 8001d72:	005b      	lsls	r3, r3, #1
 8001d74:	0859      	lsrs	r1, r3, #1
 8001d76:	bd10      	pop	{r4, pc}
 8001d78:	0002      	movs	r2, r0
 8001d7a:	0021      	movs	r1, r4
 8001d7c:	3215      	adds	r2, #21
 8001d7e:	4091      	lsls	r1, r2
 8001d80:	000a      	movs	r2, r1
 8001d82:	210b      	movs	r1, #11
 8001d84:	1a08      	subs	r0, r1, r0
 8001d86:	40c4      	lsrs	r4, r0
 8001d88:	0324      	lsls	r4, r4, #12
 8001d8a:	0b24      	lsrs	r4, r4, #12
 8001d8c:	e7e6      	b.n	8001d5c <__aeabi_ui2d+0x20>
 8001d8e:	2300      	movs	r3, #0
 8001d90:	2400      	movs	r4, #0
 8001d92:	2200      	movs	r2, #0
 8001d94:	e7e2      	b.n	8001d5c <__aeabi_ui2d+0x20>
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	0000041e 	.word	0x0000041e
 8001d9c:	800fffff 	.word	0x800fffff

08001da0 <__clzsi2>:
 8001da0:	211c      	movs	r1, #28
 8001da2:	2301      	movs	r3, #1
 8001da4:	041b      	lsls	r3, r3, #16
 8001da6:	4298      	cmp	r0, r3
 8001da8:	d301      	bcc.n	8001dae <__clzsi2+0xe>
 8001daa:	0c00      	lsrs	r0, r0, #16
 8001dac:	3910      	subs	r1, #16
 8001dae:	0a1b      	lsrs	r3, r3, #8
 8001db0:	4298      	cmp	r0, r3
 8001db2:	d301      	bcc.n	8001db8 <__clzsi2+0x18>
 8001db4:	0a00      	lsrs	r0, r0, #8
 8001db6:	3908      	subs	r1, #8
 8001db8:	091b      	lsrs	r3, r3, #4
 8001dba:	4298      	cmp	r0, r3
 8001dbc:	d301      	bcc.n	8001dc2 <__clzsi2+0x22>
 8001dbe:	0900      	lsrs	r0, r0, #4
 8001dc0:	3904      	subs	r1, #4
 8001dc2:	a202      	add	r2, pc, #8	; (adr r2, 8001dcc <__clzsi2+0x2c>)
 8001dc4:	5c10      	ldrb	r0, [r2, r0]
 8001dc6:	1840      	adds	r0, r0, r1
 8001dc8:	4770      	bx	lr
 8001dca:	46c0      	nop			; (mov r8, r8)
 8001dcc:	02020304 	.word	0x02020304
 8001dd0:	01010101 	.word	0x01010101
	...

08001ddc <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001de2:	1d3b      	adds	r3, r7, #4
 8001de4:	0018      	movs	r0, r3
 8001de6:	230c      	movs	r3, #12
 8001de8:	001a      	movs	r2, r3
 8001dea:	2100      	movs	r1, #0
 8001dec:	f004 f94e 	bl	800608c <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8001df0:	4b26      	ldr	r3, [pc, #152]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001df2:	4a27      	ldr	r2, [pc, #156]	; (8001e90 <MX_ADC_Init+0xb4>)
 8001df4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001df6:	4b25      	ldr	r3, [pc, #148]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001dfc:	4b23      	ldr	r3, [pc, #140]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e02:	4b22      	ldr	r3, [pc, #136]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001e08:	4b20      	ldr	r3, [pc, #128]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e0e:	4b1f      	ldr	r3, [pc, #124]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e10:	2204      	movs	r2, #4
 8001e12:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001e14:	4b1d      	ldr	r3, [pc, #116]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001e1a:	4b1c      	ldr	r3, [pc, #112]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8001e20:	4b1a      	ldr	r3, [pc, #104]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e22:	2201      	movs	r2, #1
 8001e24:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001e26:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e2c:	4b17      	ldr	r3, [pc, #92]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e2e:	22c2      	movs	r2, #194	; 0xc2
 8001e30:	32ff      	adds	r2, #255	; 0xff
 8001e32:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e34:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8001e3a:	4b14      	ldr	r3, [pc, #80]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e3c:	2224      	movs	r2, #36	; 0x24
 8001e3e:	2101      	movs	r1, #1
 8001e40:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001e42:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001e48:	4b10      	ldr	r3, [pc, #64]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e4a:	0018      	movs	r0, r3
 8001e4c:	f001 f838 	bl	8002ec0 <HAL_ADC_Init>
 8001e50:	1e03      	subs	r3, r0, #0
 8001e52:	d001      	beq.n	8001e58 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8001e54:	f000 f9e1 	bl	800221a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001e58:	1d3b      	adds	r3, r7, #4
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	2280      	movs	r2, #128	; 0x80
 8001e62:	0152      	lsls	r2, r2, #5
 8001e64:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001e66:	1d3b      	adds	r3, r7, #4
 8001e68:	2280      	movs	r2, #128	; 0x80
 8001e6a:	0552      	lsls	r2, r2, #21
 8001e6c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001e6e:	1d3a      	adds	r2, r7, #4
 8001e70:	4b06      	ldr	r3, [pc, #24]	; (8001e8c <MX_ADC_Init+0xb0>)
 8001e72:	0011      	movs	r1, r2
 8001e74:	0018      	movs	r0, r3
 8001e76:	f001 f9fd 	bl	8003274 <HAL_ADC_ConfigChannel>
 8001e7a:	1e03      	subs	r3, r0, #0
 8001e7c:	d001      	beq.n	8001e82 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8001e7e:	f000 f9cc 	bl	800221a <Error_Handler>
  }

}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	46bd      	mov	sp, r7
 8001e86:	b004      	add	sp, #16
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	46c0      	nop			; (mov r8, r8)
 8001e8c:	200000ec 	.word	0x200000ec
 8001e90:	40012400 	.word	0x40012400

08001e94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08a      	sub	sp, #40	; 0x28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	2314      	movs	r3, #20
 8001e9e:	18fb      	adds	r3, r7, r3
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	2314      	movs	r3, #20
 8001ea4:	001a      	movs	r2, r3
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	f004 f8f0 	bl	800608c <memset>
  if(adcHandle->Instance==ADC1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a2d      	ldr	r2, [pc, #180]	; (8001f68 <HAL_ADC_MspInit+0xd4>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d154      	bne.n	8001f60 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001eb6:	4b2d      	ldr	r3, [pc, #180]	; (8001f6c <HAL_ADC_MspInit+0xd8>)
 8001eb8:	699a      	ldr	r2, [r3, #24]
 8001eba:	4b2c      	ldr	r3, [pc, #176]	; (8001f6c <HAL_ADC_MspInit+0xd8>)
 8001ebc:	2180      	movs	r1, #128	; 0x80
 8001ebe:	0089      	lsls	r1, r1, #2
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	619a      	str	r2, [r3, #24]
 8001ec4:	4b29      	ldr	r3, [pc, #164]	; (8001f6c <HAL_ADC_MspInit+0xd8>)
 8001ec6:	699a      	ldr	r2, [r3, #24]
 8001ec8:	2380      	movs	r3, #128	; 0x80
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4013      	ands	r3, r2
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed2:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <HAL_ADC_MspInit+0xd8>)
 8001ed4:	695a      	ldr	r2, [r3, #20]
 8001ed6:	4b25      	ldr	r3, [pc, #148]	; (8001f6c <HAL_ADC_MspInit+0xd8>)
 8001ed8:	2180      	movs	r1, #128	; 0x80
 8001eda:	0289      	lsls	r1, r1, #10
 8001edc:	430a      	orrs	r2, r1
 8001ede:	615a      	str	r2, [r3, #20]
 8001ee0:	4b22      	ldr	r3, [pc, #136]	; (8001f6c <HAL_ADC_MspInit+0xd8>)
 8001ee2:	695a      	ldr	r2, [r3, #20]
 8001ee4:	2380      	movs	r3, #128	; 0x80
 8001ee6:	029b      	lsls	r3, r3, #10
 8001ee8:	4013      	ands	r3, r2
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001eee:	2114      	movs	r1, #20
 8001ef0:	187b      	adds	r3, r7, r1
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ef6:	187b      	adds	r3, r7, r1
 8001ef8:	2203      	movs	r2, #3
 8001efa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	187b      	adds	r3, r7, r1
 8001efe:	2200      	movs	r2, #0
 8001f00:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f02:	187a      	adds	r2, r7, r1
 8001f04:	2390      	movs	r3, #144	; 0x90
 8001f06:	05db      	lsls	r3, r3, #23
 8001f08:	0011      	movs	r1, r2
 8001f0a:	0018      	movs	r0, r3
 8001f0c:	f001 fed4 	bl	8003cb8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001f10:	4b17      	ldr	r3, [pc, #92]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f12:	4a18      	ldr	r2, [pc, #96]	; (8001f74 <HAL_ADC_MspInit+0xe0>)
 8001f14:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f16:	4b16      	ldr	r3, [pc, #88]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f1c:	4b14      	ldr	r3, [pc, #80]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001f22:	4b13      	ldr	r3, [pc, #76]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f24:	2280      	movs	r2, #128	; 0x80
 8001f26:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f28:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f2a:	2280      	movs	r2, #128	; 0x80
 8001f2c:	0092      	lsls	r2, r2, #2
 8001f2e:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f30:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f32:	2280      	movs	r2, #128	; 0x80
 8001f34:	0112      	lsls	r2, r2, #4
 8001f36:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001f38:	4b0d      	ldr	r3, [pc, #52]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8001f3e:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001f44:	4b0a      	ldr	r3, [pc, #40]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f46:	0018      	movs	r0, r3
 8001f48:	f001 fd1e 	bl	8003988 <HAL_DMA_Init>
 8001f4c:	1e03      	subs	r3, r0, #0
 8001f4e:	d001      	beq.n	8001f54 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8001f50:	f000 f963 	bl	800221a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a06      	ldr	r2, [pc, #24]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f58:	631a      	str	r2, [r3, #48]	; 0x30
 8001f5a:	4b05      	ldr	r3, [pc, #20]	; (8001f70 <HAL_ADC_MspInit+0xdc>)
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001f60:	46c0      	nop			; (mov r8, r8)
 8001f62:	46bd      	mov	sp, r7
 8001f64:	b00a      	add	sp, #40	; 0x28
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	40012400 	.word	0x40012400
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	200000a8 	.word	0x200000a8
 8001f74:	40020008 	.word	0x40020008

08001f78 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f7e:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <MX_DMA_Init+0x38>)
 8001f80:	695a      	ldr	r2, [r3, #20]
 8001f82:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <MX_DMA_Init+0x38>)
 8001f84:	2101      	movs	r1, #1
 8001f86:	430a      	orrs	r2, r1
 8001f88:	615a      	str	r2, [r3, #20]
 8001f8a:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <MX_DMA_Init+0x38>)
 8001f8c:	695b      	ldr	r3, [r3, #20]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	4013      	ands	r3, r2
 8001f92:	607b      	str	r3, [r7, #4]
 8001f94:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001f96:	2200      	movs	r2, #0
 8001f98:	2101      	movs	r1, #1
 8001f9a:	2009      	movs	r0, #9
 8001f9c:	f001 fcc2 	bl	8003924 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001fa0:	2009      	movs	r0, #9
 8001fa2:	f001 fcd4 	bl	800394e <HAL_NVIC_EnableIRQ>

}
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	b002      	add	sp, #8
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	46c0      	nop			; (mov r8, r8)
 8001fb0:	40021000 	.word	0x40021000

08001fb4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fba:	4b10      	ldr	r3, [pc, #64]	; (8001ffc <MX_GPIO_Init+0x48>)
 8001fbc:	695a      	ldr	r2, [r3, #20]
 8001fbe:	4b0f      	ldr	r3, [pc, #60]	; (8001ffc <MX_GPIO_Init+0x48>)
 8001fc0:	2180      	movs	r1, #128	; 0x80
 8001fc2:	0289      	lsls	r1, r1, #10
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	615a      	str	r2, [r3, #20]
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <MX_GPIO_Init+0x48>)
 8001fca:	695a      	ldr	r2, [r3, #20]
 8001fcc:	2380      	movs	r3, #128	; 0x80
 8001fce:	029b      	lsls	r3, r3, #10
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fd6:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <MX_GPIO_Init+0x48>)
 8001fd8:	695a      	ldr	r2, [r3, #20]
 8001fda:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <MX_GPIO_Init+0x48>)
 8001fdc:	2180      	movs	r1, #128	; 0x80
 8001fde:	02c9      	lsls	r1, r1, #11
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	615a      	str	r2, [r3, #20]
 8001fe4:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <MX_GPIO_Init+0x48>)
 8001fe6:	695a      	ldr	r2, [r3, #20]
 8001fe8:	2380      	movs	r3, #128	; 0x80
 8001fea:	02db      	lsls	r3, r3, #11
 8001fec:	4013      	ands	r3, r2
 8001fee:	603b      	str	r3, [r7, #0]
 8001ff0:	683b      	ldr	r3, [r7, #0]

}
 8001ff2:	46c0      	nop			; (mov r8, r8)
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b002      	add	sp, #8
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	46c0      	nop			; (mov r8, r8)
 8001ffc:	40021000 	.word	0x40021000

08002000 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002004:	f000 fef8 	bl	8002df8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002008:	f000 f8aa 	bl	8002160 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800200c:	f7ff ffd2 	bl	8001fb4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002010:	f7ff ffb2 	bl	8001f78 <MX_DMA_Init>
  MX_TIM1_Init();
 8002014:	f000 fa46 	bl	80024a4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002018:	f000 fb76 	bl	8002708 <MX_TIM3_Init>
  MX_TIM2_Init();
 800201c:	f000 fb0c 	bl	8002638 <MX_TIM2_Init>
  MX_ADC_Init();
 8002020:	f7ff fedc 	bl	8001ddc <MX_ADC_Init>
  MX_USART1_UART_Init();
 8002024:	f000 fe38 	bl	8002c98 <MX_USART1_UART_Init>
  MX_TIM16_Init();
 8002028:	f000 fbec 	bl	8002804 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  // setup all output channel timer PWM
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);		// #1
 800202c:	4b43      	ldr	r3, [pc, #268]	; (800213c <main+0x13c>)
 800202e:	2100      	movs	r1, #0
 8002030:	0018      	movs	r0, r3
 8002032:	f002 fd57 	bl	8004ae4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);		// #2
 8002036:	4b41      	ldr	r3, [pc, #260]	; (800213c <main+0x13c>)
 8002038:	2104      	movs	r1, #4
 800203a:	0018      	movs	r0, r3
 800203c:	f002 fd52 	bl	8004ae4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);		// #3
 8002040:	4b3f      	ldr	r3, [pc, #252]	; (8002140 <main+0x140>)
 8002042:	2100      	movs	r1, #0
 8002044:	0018      	movs	r0, r3
 8002046:	f002 fd4d 	bl	8004ae4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);		// #4
 800204a:	4b3d      	ldr	r3, [pc, #244]	; (8002140 <main+0x140>)
 800204c:	2104      	movs	r1, #4
 800204e:	0018      	movs	r0, r3
 8002050:	f002 fd48 	bl	8004ae4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);		// #5
 8002054:	4b3a      	ldr	r3, [pc, #232]	; (8002140 <main+0x140>)
 8002056:	2108      	movs	r1, #8
 8002058:	0018      	movs	r0, r3
 800205a:	f002 fd43 	bl	8004ae4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);		// #6
 800205e:	4b38      	ldr	r3, [pc, #224]	; (8002140 <main+0x140>)
 8002060:	210c      	movs	r1, #12
 8002062:	0018      	movs	r0, r3
 8002064:	f002 fd3e 	bl	8004ae4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);		// #7
 8002068:	4b36      	ldr	r3, [pc, #216]	; (8002144 <main+0x144>)
 800206a:	2100      	movs	r1, #0
 800206c:	0018      	movs	r0, r3
 800206e:	f002 fd39 	bl	8004ae4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);		// #8
 8002072:	4b34      	ldr	r3, [pc, #208]	; (8002144 <main+0x144>)
 8002074:	2104      	movs	r1, #4
 8002076:	0018      	movs	r0, r3
 8002078:	f002 fd34 	bl	8004ae4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);		// #9
 800207c:	4b31      	ldr	r3, [pc, #196]	; (8002144 <main+0x144>)
 800207e:	2108      	movs	r1, #8
 8002080:	0018      	movs	r0, r3
 8002082:	f002 fd2f 	bl	8004ae4 <HAL_TIM_PWM_Start>

  // Capture/Compare output enable
  TIM2->CCER |= TIM_CCER_CC1E;
 8002086:	2380      	movs	r3, #128	; 0x80
 8002088:	05db      	lsls	r3, r3, #23
 800208a:	6a1a      	ldr	r2, [r3, #32]
 800208c:	2380      	movs	r3, #128	; 0x80
 800208e:	05db      	lsls	r3, r3, #23
 8002090:	2101      	movs	r1, #1
 8002092:	430a      	orrs	r2, r1
 8002094:	621a      	str	r2, [r3, #32]
  TIM2->CCER |= TIM_CCER_CC2E;
 8002096:	2380      	movs	r3, #128	; 0x80
 8002098:	05db      	lsls	r3, r3, #23
 800209a:	6a1a      	ldr	r2, [r3, #32]
 800209c:	2380      	movs	r3, #128	; 0x80
 800209e:	05db      	lsls	r3, r3, #23
 80020a0:	2110      	movs	r1, #16
 80020a2:	430a      	orrs	r2, r1
 80020a4:	621a      	str	r2, [r3, #32]

  TIM3->CCER |= TIM_CCER_CC1E;
 80020a6:	4b28      	ldr	r3, [pc, #160]	; (8002148 <main+0x148>)
 80020a8:	6a1a      	ldr	r2, [r3, #32]
 80020aa:	4b27      	ldr	r3, [pc, #156]	; (8002148 <main+0x148>)
 80020ac:	2101      	movs	r1, #1
 80020ae:	430a      	orrs	r2, r1
 80020b0:	621a      	str	r2, [r3, #32]
  TIM3->CCER |= TIM_CCER_CC2E;
 80020b2:	4b25      	ldr	r3, [pc, #148]	; (8002148 <main+0x148>)
 80020b4:	6a1a      	ldr	r2, [r3, #32]
 80020b6:	4b24      	ldr	r3, [pc, #144]	; (8002148 <main+0x148>)
 80020b8:	2110      	movs	r1, #16
 80020ba:	430a      	orrs	r2, r1
 80020bc:	621a      	str	r2, [r3, #32]
  TIM3->CCER |= TIM_CCER_CC3E;
 80020be:	4b22      	ldr	r3, [pc, #136]	; (8002148 <main+0x148>)
 80020c0:	6a1a      	ldr	r2, [r3, #32]
 80020c2:	4b21      	ldr	r3, [pc, #132]	; (8002148 <main+0x148>)
 80020c4:	2180      	movs	r1, #128	; 0x80
 80020c6:	0049      	lsls	r1, r1, #1
 80020c8:	430a      	orrs	r2, r1
 80020ca:	621a      	str	r2, [r3, #32]
  TIM3->CCER |= TIM_CCER_CC4E;
 80020cc:	4b1e      	ldr	r3, [pc, #120]	; (8002148 <main+0x148>)
 80020ce:	6a1a      	ldr	r2, [r3, #32]
 80020d0:	4b1d      	ldr	r3, [pc, #116]	; (8002148 <main+0x148>)
 80020d2:	2180      	movs	r1, #128	; 0x80
 80020d4:	0149      	lsls	r1, r1, #5
 80020d6:	430a      	orrs	r2, r1
 80020d8:	621a      	str	r2, [r3, #32]

  TIM1->CCER |= TIM_CCER_CC1E;
 80020da:	4b1c      	ldr	r3, [pc, #112]	; (800214c <main+0x14c>)
 80020dc:	6a1a      	ldr	r2, [r3, #32]
 80020de:	4b1b      	ldr	r3, [pc, #108]	; (800214c <main+0x14c>)
 80020e0:	2101      	movs	r1, #1
 80020e2:	430a      	orrs	r2, r1
 80020e4:	621a      	str	r2, [r3, #32]
  TIM1->CCER |= TIM_CCER_CC2E;
 80020e6:	4b19      	ldr	r3, [pc, #100]	; (800214c <main+0x14c>)
 80020e8:	6a1a      	ldr	r2, [r3, #32]
 80020ea:	4b18      	ldr	r3, [pc, #96]	; (800214c <main+0x14c>)
 80020ec:	2110      	movs	r1, #16
 80020ee:	430a      	orrs	r2, r1
 80020f0:	621a      	str	r2, [r3, #32]
  TIM1->CCER |= TIM_CCER_CC3E;
 80020f2:	4b16      	ldr	r3, [pc, #88]	; (800214c <main+0x14c>)
 80020f4:	6a1a      	ldr	r2, [r3, #32]
 80020f6:	4b15      	ldr	r3, [pc, #84]	; (800214c <main+0x14c>)
 80020f8:	2180      	movs	r1, #128	; 0x80
 80020fa:	0049      	lsls	r1, r1, #1
 80020fc:	430a      	orrs	r2, r1
 80020fe:	621a      	str	r2, [r3, #32]

  // set the counter reset
  TIM1->ARR = pwm_arr;
 8002100:	4b13      	ldr	r3, [pc, #76]	; (8002150 <main+0x150>)
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	4b11      	ldr	r3, [pc, #68]	; (800214c <main+0x14c>)
 8002106:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM2->ARR = pwm_arr;
 8002108:	4b11      	ldr	r3, [pc, #68]	; (8002150 <main+0x150>)
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	2380      	movs	r3, #128	; 0x80
 800210e:	05db      	lsls	r3, r3, #23
 8002110:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM3->ARR = pwm_arr;
 8002112:	4b0f      	ldr	r3, [pc, #60]	; (8002150 <main+0x150>)
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	4b0c      	ldr	r3, [pc, #48]	; (8002148 <main+0x148>)
 8002118:	62da      	str	r2, [r3, #44]	; 0x2c

  HAL_ADCEx_Calibration_Start(&hadc);
 800211a:	4b0e      	ldr	r3, [pc, #56]	; (8002154 <main+0x154>)
 800211c:	0018      	movs	r0, r3
 800211e:	f001 fab7 	bl	8003690 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc, adc_data_in, ADC_MAX_DATA_POINTS);
 8002122:	490d      	ldr	r1, [pc, #52]	; (8002158 <main+0x158>)
 8002124:	4b0b      	ldr	r3, [pc, #44]	; (8002154 <main+0x154>)
 8002126:	2240      	movs	r2, #64	; 0x40
 8002128:	0018      	movs	r0, r3
 800212a:	f001 f809 	bl	8003140 <HAL_ADC_Start_DMA>

  // enable USART receive and interrupt
  USART1->CR1 |= USART_CR1_RE | USART_CR1_UE | USART_CR1_RXNEIE;
 800212e:	4b0b      	ldr	r3, [pc, #44]	; (800215c <main+0x15c>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	4b0a      	ldr	r3, [pc, #40]	; (800215c <main+0x15c>)
 8002134:	2125      	movs	r1, #37	; 0x25
 8002136:	430a      	orrs	r2, r1
 8002138:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800213a:	e7fe      	b.n	800213a <main+0x13a>
 800213c:	200002ac 	.word	0x200002ac
 8002140:	2000022c 	.word	0x2000022c
 8002144:	2000026c 	.word	0x2000026c
 8002148:	40000400 	.word	0x40000400
 800214c:	40012c00 	.word	0x40012c00
 8002150:	20000000 	.word	0x20000000
 8002154:	200000ec 	.word	0x200000ec
 8002158:	2000012c 	.word	0x2000012c
 800215c:	40013800 	.word	0x40013800

08002160 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002160:	b590      	push	{r4, r7, lr}
 8002162:	b097      	sub	sp, #92	; 0x5c
 8002164:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002166:	2428      	movs	r4, #40	; 0x28
 8002168:	193b      	adds	r3, r7, r4
 800216a:	0018      	movs	r0, r3
 800216c:	2330      	movs	r3, #48	; 0x30
 800216e:	001a      	movs	r2, r3
 8002170:	2100      	movs	r1, #0
 8002172:	f003 ff8b 	bl	800608c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002176:	2318      	movs	r3, #24
 8002178:	18fb      	adds	r3, r7, r3
 800217a:	0018      	movs	r0, r3
 800217c:	2310      	movs	r3, #16
 800217e:	001a      	movs	r2, r3
 8002180:	2100      	movs	r1, #0
 8002182:	f003 ff83 	bl	800608c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002186:	1d3b      	adds	r3, r7, #4
 8002188:	0018      	movs	r0, r3
 800218a:	2314      	movs	r3, #20
 800218c:	001a      	movs	r2, r3
 800218e:	2100      	movs	r1, #0
 8002190:	f003 ff7c 	bl	800608c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8002194:	0021      	movs	r1, r4
 8002196:	187b      	adds	r3, r7, r1
 8002198:	2212      	movs	r2, #18
 800219a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800219c:	187b      	adds	r3, r7, r1
 800219e:	2201      	movs	r2, #1
 80021a0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80021a2:	187b      	adds	r3, r7, r1
 80021a4:	2201      	movs	r2, #1
 80021a6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021a8:	187b      	adds	r3, r7, r1
 80021aa:	2210      	movs	r2, #16
 80021ac:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80021ae:	187b      	adds	r3, r7, r1
 80021b0:	2210      	movs	r2, #16
 80021b2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80021b4:	187b      	adds	r3, r7, r1
 80021b6:	2200      	movs	r2, #0
 80021b8:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021ba:	187b      	adds	r3, r7, r1
 80021bc:	0018      	movs	r0, r3
 80021be:	f001 feeb 	bl	8003f98 <HAL_RCC_OscConfig>
 80021c2:	1e03      	subs	r3, r0, #0
 80021c4:	d001      	beq.n	80021ca <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80021c6:	f000 f828 	bl	800221a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021ca:	2118      	movs	r1, #24
 80021cc:	187b      	adds	r3, r7, r1
 80021ce:	2207      	movs	r2, #7
 80021d0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80021d2:	187b      	adds	r3, r7, r1
 80021d4:	2200      	movs	r2, #0
 80021d6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021d8:	187b      	adds	r3, r7, r1
 80021da:	2200      	movs	r2, #0
 80021dc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021de:	187b      	adds	r3, r7, r1
 80021e0:	2200      	movs	r2, #0
 80021e2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80021e4:	187b      	adds	r3, r7, r1
 80021e6:	2100      	movs	r1, #0
 80021e8:	0018      	movs	r0, r3
 80021ea:	f002 f9f1 	bl	80045d0 <HAL_RCC_ClockConfig>
 80021ee:	1e03      	subs	r3, r0, #0
 80021f0:	d001      	beq.n	80021f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80021f2:	f000 f812 	bl	800221a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	2201      	movs	r2, #1
 80021fa:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80021fc:	1d3b      	adds	r3, r7, #4
 80021fe:	2200      	movs	r2, #0
 8002200:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002202:	1d3b      	adds	r3, r7, #4
 8002204:	0018      	movs	r0, r3
 8002206:	f002 fb15 	bl	8004834 <HAL_RCCEx_PeriphCLKConfig>
 800220a:	1e03      	subs	r3, r0, #0
 800220c:	d001      	beq.n	8002212 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800220e:	f000 f804 	bl	800221a <Error_Handler>
  }
}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	46bd      	mov	sp, r7
 8002216:	b017      	add	sp, #92	; 0x5c
 8002218:	bd90      	pop	{r4, r7, pc}

0800221a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800221e:	46c0      	nop			; (mov r8, r8)
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800222a:	4b0f      	ldr	r3, [pc, #60]	; (8002268 <HAL_MspInit+0x44>)
 800222c:	699a      	ldr	r2, [r3, #24]
 800222e:	4b0e      	ldr	r3, [pc, #56]	; (8002268 <HAL_MspInit+0x44>)
 8002230:	2101      	movs	r1, #1
 8002232:	430a      	orrs	r2, r1
 8002234:	619a      	str	r2, [r3, #24]
 8002236:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <HAL_MspInit+0x44>)
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	2201      	movs	r2, #1
 800223c:	4013      	ands	r3, r2
 800223e:	607b      	str	r3, [r7, #4]
 8002240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002242:	4b09      	ldr	r3, [pc, #36]	; (8002268 <HAL_MspInit+0x44>)
 8002244:	69da      	ldr	r2, [r3, #28]
 8002246:	4b08      	ldr	r3, [pc, #32]	; (8002268 <HAL_MspInit+0x44>)
 8002248:	2180      	movs	r1, #128	; 0x80
 800224a:	0549      	lsls	r1, r1, #21
 800224c:	430a      	orrs	r2, r1
 800224e:	61da      	str	r2, [r3, #28]
 8002250:	4b05      	ldr	r3, [pc, #20]	; (8002268 <HAL_MspInit+0x44>)
 8002252:	69da      	ldr	r2, [r3, #28]
 8002254:	2380      	movs	r3, #128	; 0x80
 8002256:	055b      	lsls	r3, r3, #21
 8002258:	4013      	ands	r3, r2
 800225a:	603b      	str	r3, [r7, #0]
 800225c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	46bd      	mov	sp, r7
 8002262:	b002      	add	sp, #8
 8002264:	bd80      	pop	{r7, pc}
 8002266:	46c0      	nop			; (mov r8, r8)
 8002268:	40021000 	.word	0x40021000

0800226c <pwm_switch_on>:
extern TIM_HandleTypeDef htim16;
/* USER CODE BEGIN EV */


void pwm_switch_on()
{
 800226c:	b590      	push	{r4, r7, lr}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0

	// prevent TIM16 (the output channel reset timer) from premature fire
	TIM16->SR |= TIM_SR_UIF;
 8002272:	4b4d      	ldr	r3, [pc, #308]	; (80023a8 <pwm_switch_on+0x13c>)
 8002274:	691a      	ldr	r2, [r3, #16]
 8002276:	4b4c      	ldr	r3, [pc, #304]	; (80023a8 <pwm_switch_on+0x13c>)
 8002278:	2101      	movs	r1, #1
 800227a:	430a      	orrs	r2, r1
 800227c:	611a      	str	r2, [r3, #16]

	if ((USART1->ISR & USART_ISR_RXNE) == USART_ISR_RXNE)
 800227e:	4b4b      	ldr	r3, [pc, #300]	; (80023ac <pwm_switch_on+0x140>)
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	2220      	movs	r2, #32
 8002284:	4013      	ands	r3, r2
 8002286:	2b20      	cmp	r3, #32
 8002288:	d000      	beq.n	800228c <pwm_switch_on+0x20>
 800228a:	e088      	b.n	800239e <pwm_switch_on+0x132>
	{
		newMidiByte = (uint8_t)(USART1->RDR); 	// grab first MIDI byte from USART
 800228c:	4b47      	ldr	r3, [pc, #284]	; (80023ac <pwm_switch_on+0x140>)
 800228e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002290:	b29b      	uxth	r3, r3
 8002292:	b2db      	uxtb	r3, r3
 8002294:	001a      	movs	r2, r3
 8002296:	4b46      	ldr	r3, [pc, #280]	; (80023b0 <pwm_switch_on+0x144>)
 8002298:	601a      	str	r2, [r3, #0]

		if(newMidiByte > MIDI_MAX_NOTE) 		// catch initial MIDI command e.g. Note On
 800229a:	4b45      	ldr	r3, [pc, #276]	; (80023b0 <pwm_switch_on+0x144>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b7f      	cmp	r3, #127	; 0x7f
 80022a0:	dd0e      	ble.n	80022c0 <pwm_switch_on+0x54>
		{
			if(newMidiByte == enabledNoteOnCmd)
 80022a2:	4b43      	ldr	r3, [pc, #268]	; (80023b0 <pwm_switch_on+0x144>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	4b43      	ldr	r3, [pc, #268]	; (80023b4 <pwm_switch_on+0x148>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d000      	beq.n	80022b0 <pwm_switch_on+0x44>
 80022ae:	e076      	b.n	800239e <pwm_switch_on+0x132>
			{
				lastMidiCmd = enabledNoteOnCmd;		// remember note on cmd for next iteration
 80022b0:	4b40      	ldr	r3, [pc, #256]	; (80023b4 <pwm_switch_on+0x148>)
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b40      	ldr	r3, [pc, #256]	; (80023b8 <pwm_switch_on+0x14c>)
 80022b6:	601a      	str	r2, [r3, #0]
													// to support MIDI "Running Status"
				runningStatus = 0;
 80022b8:	4b40      	ldr	r3, [pc, #256]	; (80023bc <pwm_switch_on+0x150>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim16);
			}
		}
	}

}
 80022be:	e06e      	b.n	800239e <pwm_switch_on+0x132>
			if(lastMidiCmd == enabledNoteOnCmd)
 80022c0:	4b3d      	ldr	r3, [pc, #244]	; (80023b8 <pwm_switch_on+0x14c>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	4b3b      	ldr	r3, [pc, #236]	; (80023b4 <pwm_switch_on+0x148>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d168      	bne.n	800239e <pwm_switch_on+0x132>
				for(int m=0; m < 2; m++)			// grab second and third MIDI byte from USART
 80022cc:	2300      	movs	r3, #0
 80022ce:	607b      	str	r3, [r7, #4]
 80022d0:	e012      	b.n	80022f8 <pwm_switch_on+0x8c>
					while((USART1->ISR & USART_ISR_RXNE) != USART_ISR_RXNE){  }
 80022d2:	46c0      	nop			; (mov r8, r8)
 80022d4:	4b35      	ldr	r3, [pc, #212]	; (80023ac <pwm_switch_on+0x140>)
 80022d6:	69db      	ldr	r3, [r3, #28]
 80022d8:	2220      	movs	r2, #32
 80022da:	4013      	ands	r3, r2
 80022dc:	2b20      	cmp	r3, #32
 80022de:	d1f9      	bne.n	80022d4 <pwm_switch_on+0x68>
					midiData[m] = (uint8_t)(USART1->RDR);
 80022e0:	4b32      	ldr	r3, [pc, #200]	; (80023ac <pwm_switch_on+0x140>)
 80022e2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	b2d9      	uxtb	r1, r3
 80022e8:	4a35      	ldr	r2, [pc, #212]	; (80023c0 <pwm_switch_on+0x154>)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	18d3      	adds	r3, r2, r3
 80022ee:	1c0a      	adds	r2, r1, #0
 80022f0:	701a      	strb	r2, [r3, #0]
				for(int m=0; m < 2; m++)			// grab second and third MIDI byte from USART
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	3301      	adds	r3, #1
 80022f6:	607b      	str	r3, [r7, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	dde9      	ble.n	80022d2 <pwm_switch_on+0x66>
				uint32_t rootpwm = sqrt(adc_data_in[0]/16);
 80022fe:	4b31      	ldr	r3, [pc, #196]	; (80023c4 <pwm_switch_on+0x158>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	091b      	lsrs	r3, r3, #4
 8002304:	0018      	movs	r0, r3
 8002306:	f7ff fd19 	bl	8001d3c <__aeabi_ui2d>
 800230a:	0003      	movs	r3, r0
 800230c:	000c      	movs	r4, r1
 800230e:	0018      	movs	r0, r3
 8002310:	0021      	movs	r1, r4
 8002312:	f003 fec3 	bl	800609c <sqrt>
 8002316:	0003      	movs	r3, r0
 8002318:	000c      	movs	r4, r1
 800231a:	0018      	movs	r0, r3
 800231c:	0021      	movs	r1, r4
 800231e:	f7fd ffbd 	bl	800029c <__aeabi_d2uiz>
 8002322:	0003      	movs	r3, r0
 8002324:	603b      	str	r3, [r7, #0]
				if(rootpwm == 0) { rootpwm = 1; }
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <pwm_switch_on+0xc4>
 800232c:	2301      	movs	r3, #1
 800232e:	603b      	str	r3, [r7, #0]
				switch(newMidiByte)					// switch on out chan for the MIDI note
 8002330:	4b1f      	ldr	r3, [pc, #124]	; (80023b0 <pwm_switch_on+0x144>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	3b24      	subs	r3, #36	; 0x24
 8002336:	2b08      	cmp	r3, #8
 8002338:	d82a      	bhi.n	8002390 <pwm_switch_on+0x124>
 800233a:	009a      	lsls	r2, r3, #2
 800233c:	4b22      	ldr	r3, [pc, #136]	; (80023c8 <pwm_switch_on+0x15c>)
 800233e:	18d3      	adds	r3, r2, r3
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	469f      	mov	pc, r3
						TIM2->CCR1 = rootpwm;
 8002344:	2380      	movs	r3, #128	; 0x80
 8002346:	05db      	lsls	r3, r3, #23
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	635a      	str	r2, [r3, #52]	; 0x34
						break;
 800234c:	e020      	b.n	8002390 <pwm_switch_on+0x124>
						TIM2->CCR2 = rootpwm;
 800234e:	2380      	movs	r3, #128	; 0x80
 8002350:	05db      	lsls	r3, r3, #23
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	639a      	str	r2, [r3, #56]	; 0x38
						break;
 8002356:	e01b      	b.n	8002390 <pwm_switch_on+0x124>
						TIM3->CCR1 = rootpwm;
 8002358:	4b1c      	ldr	r3, [pc, #112]	; (80023cc <pwm_switch_on+0x160>)
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	635a      	str	r2, [r3, #52]	; 0x34
						break;
 800235e:	e017      	b.n	8002390 <pwm_switch_on+0x124>
						TIM3->CCR2 = rootpwm;
 8002360:	4b1a      	ldr	r3, [pc, #104]	; (80023cc <pwm_switch_on+0x160>)
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	639a      	str	r2, [r3, #56]	; 0x38
						break;
 8002366:	e013      	b.n	8002390 <pwm_switch_on+0x124>
						TIM3->CCR3 = rootpwm;
 8002368:	4b18      	ldr	r3, [pc, #96]	; (80023cc <pwm_switch_on+0x160>)
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	63da      	str	r2, [r3, #60]	; 0x3c
						break;
 800236e:	e00f      	b.n	8002390 <pwm_switch_on+0x124>
						TIM3->CCR4 = rootpwm;
 8002370:	4b16      	ldr	r3, [pc, #88]	; (80023cc <pwm_switch_on+0x160>)
 8002372:	683a      	ldr	r2, [r7, #0]
 8002374:	641a      	str	r2, [r3, #64]	; 0x40
						break;
 8002376:	e00b      	b.n	8002390 <pwm_switch_on+0x124>
						TIM1->CCR1 = rootpwm;
 8002378:	4b15      	ldr	r3, [pc, #84]	; (80023d0 <pwm_switch_on+0x164>)
 800237a:	683a      	ldr	r2, [r7, #0]
 800237c:	635a      	str	r2, [r3, #52]	; 0x34
						break;
 800237e:	e007      	b.n	8002390 <pwm_switch_on+0x124>
						TIM1->CCR2 = rootpwm;
 8002380:	4b13      	ldr	r3, [pc, #76]	; (80023d0 <pwm_switch_on+0x164>)
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	639a      	str	r2, [r3, #56]	; 0x38
						break;
 8002386:	e003      	b.n	8002390 <pwm_switch_on+0x124>
						TIM1->CCR3 = rootpwm;
 8002388:	4b11      	ldr	r3, [pc, #68]	; (80023d0 <pwm_switch_on+0x164>)
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	63da      	str	r2, [r3, #60]	; 0x3c
						break;
 800238e:	46c0      	nop			; (mov r8, r8)
				runningStatus = 1;
 8002390:	4b0a      	ldr	r3, [pc, #40]	; (80023bc <pwm_switch_on+0x150>)
 8002392:	2201      	movs	r2, #1
 8002394:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim16);
 8002396:	4b0f      	ldr	r3, [pc, #60]	; (80023d4 <pwm_switch_on+0x168>)
 8002398:	0018      	movs	r0, r3
 800239a:	f002 fb55 	bl	8004a48 <HAL_TIM_Base_Start_IT>
}
 800239e:	46c0      	nop			; (mov r8, r8)
 80023a0:	46bd      	mov	sp, r7
 80023a2:	b003      	add	sp, #12
 80023a4:	bd90      	pop	{r4, r7, pc}
 80023a6:	46c0      	nop			; (mov r8, r8)
 80023a8:	40014400 	.word	0x40014400
 80023ac:	40013800 	.word	0x40013800
 80023b0:	20000098 	.word	0x20000098
 80023b4:	20000004 	.word	0x20000004
 80023b8:	2000009c 	.word	0x2000009c
 80023bc:	200000a0 	.word	0x200000a0
 80023c0:	200000a4 	.word	0x200000a4
 80023c4:	2000012c 	.word	0x2000012c
 80023c8:	08006370 	.word	0x08006370
 80023cc:	40000400 	.word	0x40000400
 80023d0:	40012c00 	.word	0x40012c00
 80023d4:	200002ec 	.word	0x200002ec

080023d8 <pwm_switch_off>:


void pwm_switch_off()
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
	  TIM2->CCR1 = 0;
 80023dc:	2380      	movs	r3, #128	; 0x80
 80023de:	05db      	lsls	r3, r3, #23
 80023e0:	2200      	movs	r2, #0
 80023e2:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM2->CCR2 = 0;
 80023e4:	2380      	movs	r3, #128	; 0x80
 80023e6:	05db      	lsls	r3, r3, #23
 80023e8:	2200      	movs	r2, #0
 80023ea:	639a      	str	r2, [r3, #56]	; 0x38

	  TIM3->CCR1 = 0;
 80023ec:	4b0b      	ldr	r3, [pc, #44]	; (800241c <pwm_switch_off+0x44>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM3->CCR2 = 0;
 80023f2:	4b0a      	ldr	r3, [pc, #40]	; (800241c <pwm_switch_off+0x44>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	639a      	str	r2, [r3, #56]	; 0x38
	  TIM3->CCR3 = 0;
 80023f8:	4b08      	ldr	r3, [pc, #32]	; (800241c <pwm_switch_off+0x44>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	63da      	str	r2, [r3, #60]	; 0x3c
	  TIM3->CCR4 = 0;
 80023fe:	4b07      	ldr	r3, [pc, #28]	; (800241c <pwm_switch_off+0x44>)
 8002400:	2200      	movs	r2, #0
 8002402:	641a      	str	r2, [r3, #64]	; 0x40

	  TIM1->CCR1 = 0;
 8002404:	4b06      	ldr	r3, [pc, #24]	; (8002420 <pwm_switch_off+0x48>)
 8002406:	2200      	movs	r2, #0
 8002408:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM1->CCR2 = 0;
 800240a:	4b05      	ldr	r3, [pc, #20]	; (8002420 <pwm_switch_off+0x48>)
 800240c:	2200      	movs	r2, #0
 800240e:	639a      	str	r2, [r3, #56]	; 0x38
	  TIM1->CCR3 = 0;
 8002410:	4b03      	ldr	r3, [pc, #12]	; (8002420 <pwm_switch_off+0x48>)
 8002412:	2200      	movs	r2, #0
 8002414:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002416:	46c0      	nop			; (mov r8, r8)
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40000400 	.word	0x40000400
 8002420:	40012c00 	.word	0x40012c00

08002424 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002428:	46c0      	nop			; (mov r8, r8)
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002432:	e7fe      	b.n	8002432 <HardFault_Handler+0x4>

08002434 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002438:	46c0      	nop			; (mov r8, r8)
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800244c:	f000 fd1c 	bl	8002e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002450:	46c0      	nop			; (mov r8, r8)
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
	...

08002458 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 800245c:	4b03      	ldr	r3, [pc, #12]	; (800246c <DMA1_Channel1_IRQHandler+0x14>)
 800245e:	0018      	movs	r0, r3
 8002460:	f001 fb40 	bl	8003ae4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002464:	46c0      	nop			; (mov r8, r8)
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	46c0      	nop			; (mov r8, r8)
 800246c:	200000a8 	.word	0x200000a8

08002470 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */
	pwm_switch_off();
 8002474:	f7ff ffb0 	bl	80023d8 <pwm_switch_off>
  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002478:	4b03      	ldr	r3, [pc, #12]	; (8002488 <TIM16_IRQHandler+0x18>)
 800247a:	0018      	movs	r0, r3
 800247c:	f002 fbc3 	bl	8004c06 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002480:	46c0      	nop			; (mov r8, r8)
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	46c0      	nop			; (mov r8, r8)
 8002488:	200002ec 	.word	0x200002ec

0800248c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	pwm_switch_on();
 8002490:	f7ff feec 	bl	800226c <pwm_switch_on>

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002494:	46c0      	nop			; (mov r8, r8)
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b096      	sub	sp, #88	; 0x58
 80024a8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024aa:	2348      	movs	r3, #72	; 0x48
 80024ac:	18fb      	adds	r3, r7, r3
 80024ae:	0018      	movs	r0, r3
 80024b0:	2310      	movs	r3, #16
 80024b2:	001a      	movs	r2, r3
 80024b4:	2100      	movs	r1, #0
 80024b6:	f003 fde9 	bl	800608c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ba:	2340      	movs	r3, #64	; 0x40
 80024bc:	18fb      	adds	r3, r7, r3
 80024be:	0018      	movs	r0, r3
 80024c0:	2308      	movs	r3, #8
 80024c2:	001a      	movs	r2, r3
 80024c4:	2100      	movs	r1, #0
 80024c6:	f003 fde1 	bl	800608c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024ca:	2324      	movs	r3, #36	; 0x24
 80024cc:	18fb      	adds	r3, r7, r3
 80024ce:	0018      	movs	r0, r3
 80024d0:	231c      	movs	r3, #28
 80024d2:	001a      	movs	r2, r3
 80024d4:	2100      	movs	r1, #0
 80024d6:	f003 fdd9 	bl	800608c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80024da:	1d3b      	adds	r3, r7, #4
 80024dc:	0018      	movs	r0, r3
 80024de:	2320      	movs	r3, #32
 80024e0:	001a      	movs	r2, r3
 80024e2:	2100      	movs	r1, #0
 80024e4:	f003 fdd2 	bl	800608c <memset>

  htim1.Instance = TIM1;
 80024e8:	4b51      	ldr	r3, [pc, #324]	; (8002630 <MX_TIM1_Init+0x18c>)
 80024ea:	4a52      	ldr	r2, [pc, #328]	; (8002634 <MX_TIM1_Init+0x190>)
 80024ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 80024ee:	4b50      	ldr	r3, [pc, #320]	; (8002630 <MX_TIM1_Init+0x18c>)
 80024f0:	2201      	movs	r2, #1
 80024f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f4:	4b4e      	ldr	r3, [pc, #312]	; (8002630 <MX_TIM1_Init+0x18c>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 80024fa:	4b4d      	ldr	r3, [pc, #308]	; (8002630 <MX_TIM1_Init+0x18c>)
 80024fc:	22ff      	movs	r2, #255	; 0xff
 80024fe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002500:	4b4b      	ldr	r3, [pc, #300]	; (8002630 <MX_TIM1_Init+0x18c>)
 8002502:	2200      	movs	r2, #0
 8002504:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002506:	4b4a      	ldr	r3, [pc, #296]	; (8002630 <MX_TIM1_Init+0x18c>)
 8002508:	2200      	movs	r2, #0
 800250a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800250c:	4b48      	ldr	r3, [pc, #288]	; (8002630 <MX_TIM1_Init+0x18c>)
 800250e:	2200      	movs	r2, #0
 8002510:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002512:	4b47      	ldr	r3, [pc, #284]	; (8002630 <MX_TIM1_Init+0x18c>)
 8002514:	0018      	movs	r0, r3
 8002516:	f002 fa6b 	bl	80049f0 <HAL_TIM_Base_Init>
 800251a:	1e03      	subs	r3, r0, #0
 800251c:	d001      	beq.n	8002522 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800251e:	f7ff fe7c 	bl	800221a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002522:	2148      	movs	r1, #72	; 0x48
 8002524:	187b      	adds	r3, r7, r1
 8002526:	2280      	movs	r2, #128	; 0x80
 8002528:	0152      	lsls	r2, r2, #5
 800252a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800252c:	187a      	adds	r2, r7, r1
 800252e:	4b40      	ldr	r3, [pc, #256]	; (8002630 <MX_TIM1_Init+0x18c>)
 8002530:	0011      	movs	r1, r2
 8002532:	0018      	movs	r0, r3
 8002534:	f002 fd36 	bl	8004fa4 <HAL_TIM_ConfigClockSource>
 8002538:	1e03      	subs	r3, r0, #0
 800253a:	d001      	beq.n	8002540 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 800253c:	f7ff fe6d 	bl	800221a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002540:	4b3b      	ldr	r3, [pc, #236]	; (8002630 <MX_TIM1_Init+0x18c>)
 8002542:	0018      	movs	r0, r3
 8002544:	f002 faa2 	bl	8004a8c <HAL_TIM_PWM_Init>
 8002548:	1e03      	subs	r3, r0, #0
 800254a:	d001      	beq.n	8002550 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 800254c:	f7ff fe65 	bl	800221a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002550:	2140      	movs	r1, #64	; 0x40
 8002552:	187b      	adds	r3, r7, r1
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002558:	187b      	adds	r3, r7, r1
 800255a:	2200      	movs	r2, #0
 800255c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800255e:	187a      	adds	r2, r7, r1
 8002560:	4b33      	ldr	r3, [pc, #204]	; (8002630 <MX_TIM1_Init+0x18c>)
 8002562:	0011      	movs	r1, r2
 8002564:	0018      	movs	r0, r3
 8002566:	f003 f93d 	bl	80057e4 <HAL_TIMEx_MasterConfigSynchronization>
 800256a:	1e03      	subs	r3, r0, #0
 800256c:	d001      	beq.n	8002572 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 800256e:	f7ff fe54 	bl	800221a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002572:	2124      	movs	r1, #36	; 0x24
 8002574:	187b      	adds	r3, r7, r1
 8002576:	2260      	movs	r2, #96	; 0x60
 8002578:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800257a:	187b      	adds	r3, r7, r1
 800257c:	2200      	movs	r2, #0
 800257e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002580:	187b      	adds	r3, r7, r1
 8002582:	2200      	movs	r2, #0
 8002584:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002586:	187b      	adds	r3, r7, r1
 8002588:	2200      	movs	r2, #0
 800258a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800258c:	187b      	adds	r3, r7, r1
 800258e:	2200      	movs	r2, #0
 8002590:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002592:	187b      	adds	r3, r7, r1
 8002594:	2200      	movs	r2, #0
 8002596:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002598:	187b      	adds	r3, r7, r1
 800259a:	2200      	movs	r2, #0
 800259c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800259e:	1879      	adds	r1, r7, r1
 80025a0:	4b23      	ldr	r3, [pc, #140]	; (8002630 <MX_TIM1_Init+0x18c>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	0018      	movs	r0, r3
 80025a6:	f002 fc45 	bl	8004e34 <HAL_TIM_PWM_ConfigChannel>
 80025aa:	1e03      	subs	r3, r0, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80025ae:	f7ff fe34 	bl	800221a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025b2:	2324      	movs	r3, #36	; 0x24
 80025b4:	18f9      	adds	r1, r7, r3
 80025b6:	4b1e      	ldr	r3, [pc, #120]	; (8002630 <MX_TIM1_Init+0x18c>)
 80025b8:	2204      	movs	r2, #4
 80025ba:	0018      	movs	r0, r3
 80025bc:	f002 fc3a 	bl	8004e34 <HAL_TIM_PWM_ConfigChannel>
 80025c0:	1e03      	subs	r3, r0, #0
 80025c2:	d001      	beq.n	80025c8 <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 80025c4:	f7ff fe29 	bl	800221a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025c8:	2324      	movs	r3, #36	; 0x24
 80025ca:	18f9      	adds	r1, r7, r3
 80025cc:	4b18      	ldr	r3, [pc, #96]	; (8002630 <MX_TIM1_Init+0x18c>)
 80025ce:	2208      	movs	r2, #8
 80025d0:	0018      	movs	r0, r3
 80025d2:	f002 fc2f 	bl	8004e34 <HAL_TIM_PWM_ConfigChannel>
 80025d6:	1e03      	subs	r3, r0, #0
 80025d8:	d001      	beq.n	80025de <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 80025da:	f7ff fe1e 	bl	800221a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80025de:	1d3b      	adds	r3, r7, #4
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80025e4:	1d3b      	adds	r3, r7, #4
 80025e6:	2200      	movs	r2, #0
 80025e8:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80025ea:	1d3b      	adds	r3, r7, #4
 80025ec:	2200      	movs	r2, #0
 80025ee:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80025f0:	1d3b      	adds	r3, r7, #4
 80025f2:	2200      	movs	r2, #0
 80025f4:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80025f6:	1d3b      	adds	r3, r7, #4
 80025f8:	2200      	movs	r2, #0
 80025fa:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80025fc:	1d3b      	adds	r3, r7, #4
 80025fe:	2280      	movs	r2, #128	; 0x80
 8002600:	0192      	lsls	r2, r2, #6
 8002602:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002604:	1d3b      	adds	r3, r7, #4
 8002606:	2200      	movs	r2, #0
 8002608:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800260a:	1d3a      	adds	r2, r7, #4
 800260c:	4b08      	ldr	r3, [pc, #32]	; (8002630 <MX_TIM1_Init+0x18c>)
 800260e:	0011      	movs	r1, r2
 8002610:	0018      	movs	r0, r3
 8002612:	f003 f945 	bl	80058a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002616:	1e03      	subs	r3, r0, #0
 8002618:	d001      	beq.n	800261e <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 800261a:	f7ff fdfe 	bl	800221a <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 800261e:	4b04      	ldr	r3, [pc, #16]	; (8002630 <MX_TIM1_Init+0x18c>)
 8002620:	0018      	movs	r0, r3
 8002622:	f000 f98f 	bl	8002944 <HAL_TIM_MspPostInit>

}
 8002626:	46c0      	nop			; (mov r8, r8)
 8002628:	46bd      	mov	sp, r7
 800262a:	b016      	add	sp, #88	; 0x58
 800262c:	bd80      	pop	{r7, pc}
 800262e:	46c0      	nop			; (mov r8, r8)
 8002630:	2000026c 	.word	0x2000026c
 8002634:	40012c00 	.word	0x40012c00

08002638 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08a      	sub	sp, #40	; 0x28
 800263c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800263e:	2320      	movs	r3, #32
 8002640:	18fb      	adds	r3, r7, r3
 8002642:	0018      	movs	r0, r3
 8002644:	2308      	movs	r3, #8
 8002646:	001a      	movs	r2, r3
 8002648:	2100      	movs	r1, #0
 800264a:	f003 fd1f 	bl	800608c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800264e:	1d3b      	adds	r3, r7, #4
 8002650:	0018      	movs	r0, r3
 8002652:	231c      	movs	r3, #28
 8002654:	001a      	movs	r2, r3
 8002656:	2100      	movs	r1, #0
 8002658:	f003 fd18 	bl	800608c <memset>

  htim2.Instance = TIM2;
 800265c:	4b29      	ldr	r3, [pc, #164]	; (8002704 <MX_TIM2_Init+0xcc>)
 800265e:	2280      	movs	r2, #128	; 0x80
 8002660:	05d2      	lsls	r2, r2, #23
 8002662:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8002664:	4b27      	ldr	r3, [pc, #156]	; (8002704 <MX_TIM2_Init+0xcc>)
 8002666:	2201      	movs	r2, #1
 8002668:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800266a:	4b26      	ldr	r3, [pc, #152]	; (8002704 <MX_TIM2_Init+0xcc>)
 800266c:	2200      	movs	r2, #0
 800266e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64;
 8002670:	4b24      	ldr	r3, [pc, #144]	; (8002704 <MX_TIM2_Init+0xcc>)
 8002672:	2240      	movs	r2, #64	; 0x40
 8002674:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002676:	4b23      	ldr	r3, [pc, #140]	; (8002704 <MX_TIM2_Init+0xcc>)
 8002678:	2200      	movs	r2, #0
 800267a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800267c:	4b21      	ldr	r3, [pc, #132]	; (8002704 <MX_TIM2_Init+0xcc>)
 800267e:	2200      	movs	r2, #0
 8002680:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002682:	4b20      	ldr	r3, [pc, #128]	; (8002704 <MX_TIM2_Init+0xcc>)
 8002684:	0018      	movs	r0, r3
 8002686:	f002 fa01 	bl	8004a8c <HAL_TIM_PWM_Init>
 800268a:	1e03      	subs	r3, r0, #0
 800268c:	d001      	beq.n	8002692 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800268e:	f7ff fdc4 	bl	800221a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002692:	2120      	movs	r1, #32
 8002694:	187b      	adds	r3, r7, r1
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800269a:	187b      	adds	r3, r7, r1
 800269c:	2200      	movs	r2, #0
 800269e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026a0:	187a      	adds	r2, r7, r1
 80026a2:	4b18      	ldr	r3, [pc, #96]	; (8002704 <MX_TIM2_Init+0xcc>)
 80026a4:	0011      	movs	r1, r2
 80026a6:	0018      	movs	r0, r3
 80026a8:	f003 f89c 	bl	80057e4 <HAL_TIMEx_MasterConfigSynchronization>
 80026ac:	1e03      	subs	r3, r0, #0
 80026ae:	d001      	beq.n	80026b4 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80026b0:	f7ff fdb3 	bl	800221a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026b4:	1d3b      	adds	r3, r7, #4
 80026b6:	2260      	movs	r2, #96	; 0x60
 80026b8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80026ba:	1d3b      	adds	r3, r7, #4
 80026bc:	2200      	movs	r2, #0
 80026be:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026c0:	1d3b      	adds	r3, r7, #4
 80026c2:	2200      	movs	r2, #0
 80026c4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026c6:	1d3b      	adds	r3, r7, #4
 80026c8:	2200      	movs	r2, #0
 80026ca:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026cc:	1d39      	adds	r1, r7, #4
 80026ce:	4b0d      	ldr	r3, [pc, #52]	; (8002704 <MX_TIM2_Init+0xcc>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	0018      	movs	r0, r3
 80026d4:	f002 fbae 	bl	8004e34 <HAL_TIM_PWM_ConfigChannel>
 80026d8:	1e03      	subs	r3, r0, #0
 80026da:	d001      	beq.n	80026e0 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 80026dc:	f7ff fd9d 	bl	800221a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026e0:	1d39      	adds	r1, r7, #4
 80026e2:	4b08      	ldr	r3, [pc, #32]	; (8002704 <MX_TIM2_Init+0xcc>)
 80026e4:	2204      	movs	r2, #4
 80026e6:	0018      	movs	r0, r3
 80026e8:	f002 fba4 	bl	8004e34 <HAL_TIM_PWM_ConfigChannel>
 80026ec:	1e03      	subs	r3, r0, #0
 80026ee:	d001      	beq.n	80026f4 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80026f0:	f7ff fd93 	bl	800221a <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 80026f4:	4b03      	ldr	r3, [pc, #12]	; (8002704 <MX_TIM2_Init+0xcc>)
 80026f6:	0018      	movs	r0, r3
 80026f8:	f000 f924 	bl	8002944 <HAL_TIM_MspPostInit>

}
 80026fc:	46c0      	nop			; (mov r8, r8)
 80026fe:	46bd      	mov	sp, r7
 8002700:	b00a      	add	sp, #40	; 0x28
 8002702:	bd80      	pop	{r7, pc}
 8002704:	200002ac 	.word	0x200002ac

08002708 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08a      	sub	sp, #40	; 0x28
 800270c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800270e:	2320      	movs	r3, #32
 8002710:	18fb      	adds	r3, r7, r3
 8002712:	0018      	movs	r0, r3
 8002714:	2308      	movs	r3, #8
 8002716:	001a      	movs	r2, r3
 8002718:	2100      	movs	r1, #0
 800271a:	f003 fcb7 	bl	800608c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800271e:	1d3b      	adds	r3, r7, #4
 8002720:	0018      	movs	r0, r3
 8002722:	231c      	movs	r3, #28
 8002724:	001a      	movs	r2, r3
 8002726:	2100      	movs	r1, #0
 8002728:	f003 fcb0 	bl	800608c <memset>

  htim3.Instance = TIM3;
 800272c:	4b33      	ldr	r3, [pc, #204]	; (80027fc <MX_TIM3_Init+0xf4>)
 800272e:	4a34      	ldr	r2, [pc, #208]	; (8002800 <MX_TIM3_Init+0xf8>)
 8002730:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8002732:	4b32      	ldr	r3, [pc, #200]	; (80027fc <MX_TIM3_Init+0xf4>)
 8002734:	2201      	movs	r2, #1
 8002736:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002738:	4b30      	ldr	r3, [pc, #192]	; (80027fc <MX_TIM3_Init+0xf4>)
 800273a:	2200      	movs	r2, #0
 800273c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 800273e:	4b2f      	ldr	r3, [pc, #188]	; (80027fc <MX_TIM3_Init+0xf4>)
 8002740:	22ff      	movs	r2, #255	; 0xff
 8002742:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002744:	4b2d      	ldr	r3, [pc, #180]	; (80027fc <MX_TIM3_Init+0xf4>)
 8002746:	2200      	movs	r2, #0
 8002748:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800274a:	4b2c      	ldr	r3, [pc, #176]	; (80027fc <MX_TIM3_Init+0xf4>)
 800274c:	2200      	movs	r2, #0
 800274e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002750:	4b2a      	ldr	r3, [pc, #168]	; (80027fc <MX_TIM3_Init+0xf4>)
 8002752:	0018      	movs	r0, r3
 8002754:	f002 f99a 	bl	8004a8c <HAL_TIM_PWM_Init>
 8002758:	1e03      	subs	r3, r0, #0
 800275a:	d001      	beq.n	8002760 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800275c:	f7ff fd5d 	bl	800221a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002760:	2120      	movs	r1, #32
 8002762:	187b      	adds	r3, r7, r1
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002768:	187b      	adds	r3, r7, r1
 800276a:	2200      	movs	r2, #0
 800276c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800276e:	187a      	adds	r2, r7, r1
 8002770:	4b22      	ldr	r3, [pc, #136]	; (80027fc <MX_TIM3_Init+0xf4>)
 8002772:	0011      	movs	r1, r2
 8002774:	0018      	movs	r0, r3
 8002776:	f003 f835 	bl	80057e4 <HAL_TIMEx_MasterConfigSynchronization>
 800277a:	1e03      	subs	r3, r0, #0
 800277c:	d001      	beq.n	8002782 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800277e:	f7ff fd4c 	bl	800221a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002782:	1d3b      	adds	r3, r7, #4
 8002784:	2260      	movs	r2, #96	; 0x60
 8002786:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002788:	1d3b      	adds	r3, r7, #4
 800278a:	2200      	movs	r2, #0
 800278c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800278e:	1d3b      	adds	r3, r7, #4
 8002790:	2200      	movs	r2, #0
 8002792:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002794:	1d3b      	adds	r3, r7, #4
 8002796:	2200      	movs	r2, #0
 8002798:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800279a:	1d39      	adds	r1, r7, #4
 800279c:	4b17      	ldr	r3, [pc, #92]	; (80027fc <MX_TIM3_Init+0xf4>)
 800279e:	2200      	movs	r2, #0
 80027a0:	0018      	movs	r0, r3
 80027a2:	f002 fb47 	bl	8004e34 <HAL_TIM_PWM_ConfigChannel>
 80027a6:	1e03      	subs	r3, r0, #0
 80027a8:	d001      	beq.n	80027ae <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 80027aa:	f7ff fd36 	bl	800221a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027ae:	1d39      	adds	r1, r7, #4
 80027b0:	4b12      	ldr	r3, [pc, #72]	; (80027fc <MX_TIM3_Init+0xf4>)
 80027b2:	2204      	movs	r2, #4
 80027b4:	0018      	movs	r0, r3
 80027b6:	f002 fb3d 	bl	8004e34 <HAL_TIM_PWM_ConfigChannel>
 80027ba:	1e03      	subs	r3, r0, #0
 80027bc:	d001      	beq.n	80027c2 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 80027be:	f7ff fd2c 	bl	800221a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80027c2:	1d39      	adds	r1, r7, #4
 80027c4:	4b0d      	ldr	r3, [pc, #52]	; (80027fc <MX_TIM3_Init+0xf4>)
 80027c6:	2208      	movs	r2, #8
 80027c8:	0018      	movs	r0, r3
 80027ca:	f002 fb33 	bl	8004e34 <HAL_TIM_PWM_ConfigChannel>
 80027ce:	1e03      	subs	r3, r0, #0
 80027d0:	d001      	beq.n	80027d6 <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 80027d2:	f7ff fd22 	bl	800221a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80027d6:	1d39      	adds	r1, r7, #4
 80027d8:	4b08      	ldr	r3, [pc, #32]	; (80027fc <MX_TIM3_Init+0xf4>)
 80027da:	220c      	movs	r2, #12
 80027dc:	0018      	movs	r0, r3
 80027de:	f002 fb29 	bl	8004e34 <HAL_TIM_PWM_ConfigChannel>
 80027e2:	1e03      	subs	r3, r0, #0
 80027e4:	d001      	beq.n	80027ea <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 80027e6:	f7ff fd18 	bl	800221a <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80027ea:	4b04      	ldr	r3, [pc, #16]	; (80027fc <MX_TIM3_Init+0xf4>)
 80027ec:	0018      	movs	r0, r3
 80027ee:	f000 f8a9 	bl	8002944 <HAL_TIM_MspPostInit>

}
 80027f2:	46c0      	nop			; (mov r8, r8)
 80027f4:	46bd      	mov	sp, r7
 80027f6:	b00a      	add	sp, #40	; 0x28
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	46c0      	nop			; (mov r8, r8)
 80027fc:	2000022c 	.word	0x2000022c
 8002800:	40000400 	.word	0x40000400

08002804 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8002808:	4b14      	ldr	r3, [pc, #80]	; (800285c <MX_TIM16_Init+0x58>)
 800280a:	4a15      	ldr	r2, [pc, #84]	; (8002860 <MX_TIM16_Init+0x5c>)
 800280c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 64;
 800280e:	4b13      	ldr	r3, [pc, #76]	; (800285c <MX_TIM16_Init+0x58>)
 8002810:	2240      	movs	r2, #64	; 0x40
 8002812:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002814:	4b11      	ldr	r3, [pc, #68]	; (800285c <MX_TIM16_Init+0x58>)
 8002816:	2200      	movs	r2, #0
 8002818:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 800281a:	4b10      	ldr	r3, [pc, #64]	; (800285c <MX_TIM16_Init+0x58>)
 800281c:	4a11      	ldr	r2, [pc, #68]	; (8002864 <MX_TIM16_Init+0x60>)
 800281e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002820:	4b0e      	ldr	r3, [pc, #56]	; (800285c <MX_TIM16_Init+0x58>)
 8002822:	2200      	movs	r2, #0
 8002824:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002826:	4b0d      	ldr	r3, [pc, #52]	; (800285c <MX_TIM16_Init+0x58>)
 8002828:	2200      	movs	r2, #0
 800282a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800282c:	4b0b      	ldr	r3, [pc, #44]	; (800285c <MX_TIM16_Init+0x58>)
 800282e:	2200      	movs	r2, #0
 8002830:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002832:	4b0a      	ldr	r3, [pc, #40]	; (800285c <MX_TIM16_Init+0x58>)
 8002834:	0018      	movs	r0, r3
 8002836:	f002 f8db 	bl	80049f0 <HAL_TIM_Base_Init>
 800283a:	1e03      	subs	r3, r0, #0
 800283c:	d001      	beq.n	8002842 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 800283e:	f7ff fcec 	bl	800221a <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8002842:	4b06      	ldr	r3, [pc, #24]	; (800285c <MX_TIM16_Init+0x58>)
 8002844:	2108      	movs	r1, #8
 8002846:	0018      	movs	r0, r3
 8002848:	f002 f998 	bl	8004b7c <HAL_TIM_OnePulse_Init>
 800284c:	1e03      	subs	r3, r0, #0
 800284e:	d001      	beq.n	8002854 <MX_TIM16_Init+0x50>
  {
    Error_Handler();
 8002850:	f7ff fce3 	bl	800221a <Error_Handler>
  }

}
 8002854:	46c0      	nop			; (mov r8, r8)
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	46c0      	nop			; (mov r8, r8)
 800285c:	200002ec 	.word	0x200002ec
 8002860:	40014400 	.word	0x40014400
 8002864:	0000ffff 	.word	0x0000ffff

08002868 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a18      	ldr	r2, [pc, #96]	; (80028d8 <HAL_TIM_Base_MspInit+0x70>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d10e      	bne.n	8002898 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800287a:	4b18      	ldr	r3, [pc, #96]	; (80028dc <HAL_TIM_Base_MspInit+0x74>)
 800287c:	699a      	ldr	r2, [r3, #24]
 800287e:	4b17      	ldr	r3, [pc, #92]	; (80028dc <HAL_TIM_Base_MspInit+0x74>)
 8002880:	2180      	movs	r1, #128	; 0x80
 8002882:	0109      	lsls	r1, r1, #4
 8002884:	430a      	orrs	r2, r1
 8002886:	619a      	str	r2, [r3, #24]
 8002888:	4b14      	ldr	r3, [pc, #80]	; (80028dc <HAL_TIM_Base_MspInit+0x74>)
 800288a:	699a      	ldr	r2, [r3, #24]
 800288c:	2380      	movs	r3, #128	; 0x80
 800288e:	011b      	lsls	r3, r3, #4
 8002890:	4013      	ands	r3, r2
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8002896:	e01a      	b.n	80028ce <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM16)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a10      	ldr	r2, [pc, #64]	; (80028e0 <HAL_TIM_Base_MspInit+0x78>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d115      	bne.n	80028ce <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80028a2:	4b0e      	ldr	r3, [pc, #56]	; (80028dc <HAL_TIM_Base_MspInit+0x74>)
 80028a4:	699a      	ldr	r2, [r3, #24]
 80028a6:	4b0d      	ldr	r3, [pc, #52]	; (80028dc <HAL_TIM_Base_MspInit+0x74>)
 80028a8:	2180      	movs	r1, #128	; 0x80
 80028aa:	0289      	lsls	r1, r1, #10
 80028ac:	430a      	orrs	r2, r1
 80028ae:	619a      	str	r2, [r3, #24]
 80028b0:	4b0a      	ldr	r3, [pc, #40]	; (80028dc <HAL_TIM_Base_MspInit+0x74>)
 80028b2:	699a      	ldr	r2, [r3, #24]
 80028b4:	2380      	movs	r3, #128	; 0x80
 80028b6:	029b      	lsls	r3, r3, #10
 80028b8:	4013      	ands	r3, r2
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80028be:	2200      	movs	r2, #0
 80028c0:	2100      	movs	r1, #0
 80028c2:	2015      	movs	r0, #21
 80028c4:	f001 f82e 	bl	8003924 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80028c8:	2015      	movs	r0, #21
 80028ca:	f001 f840 	bl	800394e <HAL_NVIC_EnableIRQ>
}
 80028ce:	46c0      	nop			; (mov r8, r8)
 80028d0:	46bd      	mov	sp, r7
 80028d2:	b004      	add	sp, #16
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	46c0      	nop			; (mov r8, r8)
 80028d8:	40012c00 	.word	0x40012c00
 80028dc:	40021000 	.word	0x40021000
 80028e0:	40014400 	.word	0x40014400

080028e4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	2380      	movs	r3, #128	; 0x80
 80028f2:	05db      	lsls	r3, r3, #23
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d10c      	bne.n	8002912 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028f8:	4b10      	ldr	r3, [pc, #64]	; (800293c <HAL_TIM_PWM_MspInit+0x58>)
 80028fa:	69da      	ldr	r2, [r3, #28]
 80028fc:	4b0f      	ldr	r3, [pc, #60]	; (800293c <HAL_TIM_PWM_MspInit+0x58>)
 80028fe:	2101      	movs	r1, #1
 8002900:	430a      	orrs	r2, r1
 8002902:	61da      	str	r2, [r3, #28]
 8002904:	4b0d      	ldr	r3, [pc, #52]	; (800293c <HAL_TIM_PWM_MspInit+0x58>)
 8002906:	69db      	ldr	r3, [r3, #28]
 8002908:	2201      	movs	r2, #1
 800290a:	4013      	ands	r3, r2
 800290c:	60fb      	str	r3, [r7, #12]
 800290e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002910:	e010      	b.n	8002934 <HAL_TIM_PWM_MspInit+0x50>
  else if(tim_pwmHandle->Instance==TIM3)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a0a      	ldr	r2, [pc, #40]	; (8002940 <HAL_TIM_PWM_MspInit+0x5c>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d10b      	bne.n	8002934 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800291c:	4b07      	ldr	r3, [pc, #28]	; (800293c <HAL_TIM_PWM_MspInit+0x58>)
 800291e:	69da      	ldr	r2, [r3, #28]
 8002920:	4b06      	ldr	r3, [pc, #24]	; (800293c <HAL_TIM_PWM_MspInit+0x58>)
 8002922:	2102      	movs	r1, #2
 8002924:	430a      	orrs	r2, r1
 8002926:	61da      	str	r2, [r3, #28]
 8002928:	4b04      	ldr	r3, [pc, #16]	; (800293c <HAL_TIM_PWM_MspInit+0x58>)
 800292a:	69db      	ldr	r3, [r3, #28]
 800292c:	2202      	movs	r2, #2
 800292e:	4013      	ands	r3, r2
 8002930:	60bb      	str	r3, [r7, #8]
 8002932:	68bb      	ldr	r3, [r7, #8]
}
 8002934:	46c0      	nop			; (mov r8, r8)
 8002936:	46bd      	mov	sp, r7
 8002938:	b004      	add	sp, #16
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40021000 	.word	0x40021000
 8002940:	40000400 	.word	0x40000400

08002944 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002944:	b590      	push	{r4, r7, lr}
 8002946:	b08d      	sub	sp, #52	; 0x34
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800294c:	231c      	movs	r3, #28
 800294e:	18fb      	adds	r3, r7, r3
 8002950:	0018      	movs	r0, r3
 8002952:	2314      	movs	r3, #20
 8002954:	001a      	movs	r2, r3
 8002956:	2100      	movs	r1, #0
 8002958:	f003 fb98 	bl	800608c <memset>
  if(timHandle->Instance==TIM1)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a54      	ldr	r2, [pc, #336]	; (8002ab4 <HAL_TIM_MspPostInit+0x170>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d126      	bne.n	80029b4 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002966:	4b54      	ldr	r3, [pc, #336]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 8002968:	695a      	ldr	r2, [r3, #20]
 800296a:	4b53      	ldr	r3, [pc, #332]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 800296c:	2180      	movs	r1, #128	; 0x80
 800296e:	0289      	lsls	r1, r1, #10
 8002970:	430a      	orrs	r2, r1
 8002972:	615a      	str	r2, [r3, #20]
 8002974:	4b50      	ldr	r3, [pc, #320]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 8002976:	695a      	ldr	r2, [r3, #20]
 8002978:	2380      	movs	r3, #128	; 0x80
 800297a:	029b      	lsls	r3, r3, #10
 800297c:	4013      	ands	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
 8002980:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002982:	211c      	movs	r1, #28
 8002984:	187b      	adds	r3, r7, r1
 8002986:	22e0      	movs	r2, #224	; 0xe0
 8002988:	00d2      	lsls	r2, r2, #3
 800298a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298c:	187b      	adds	r3, r7, r1
 800298e:	2202      	movs	r2, #2
 8002990:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002992:	187b      	adds	r3, r7, r1
 8002994:	2200      	movs	r2, #0
 8002996:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002998:	187b      	adds	r3, r7, r1
 800299a:	2200      	movs	r2, #0
 800299c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800299e:	187b      	adds	r3, r7, r1
 80029a0:	2202      	movs	r2, #2
 80029a2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a4:	187a      	adds	r2, r7, r1
 80029a6:	2390      	movs	r3, #144	; 0x90
 80029a8:	05db      	lsls	r3, r3, #23
 80029aa:	0011      	movs	r1, r2
 80029ac:	0018      	movs	r0, r3
 80029ae:	f001 f983 	bl	8003cb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80029b2:	e07a      	b.n	8002aaa <HAL_TIM_MspPostInit+0x166>
  else if(timHandle->Instance==TIM2)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	2380      	movs	r3, #128	; 0x80
 80029ba:	05db      	lsls	r3, r3, #23
 80029bc:	429a      	cmp	r2, r3
 80029be:	d14b      	bne.n	8002a58 <HAL_TIM_MspPostInit+0x114>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029c0:	4b3d      	ldr	r3, [pc, #244]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 80029c2:	695a      	ldr	r2, [r3, #20]
 80029c4:	4b3c      	ldr	r3, [pc, #240]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 80029c6:	2180      	movs	r1, #128	; 0x80
 80029c8:	0289      	lsls	r1, r1, #10
 80029ca:	430a      	orrs	r2, r1
 80029cc:	615a      	str	r2, [r3, #20]
 80029ce:	4b3a      	ldr	r3, [pc, #232]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 80029d0:	695a      	ldr	r2, [r3, #20]
 80029d2:	2380      	movs	r3, #128	; 0x80
 80029d4:	029b      	lsls	r3, r3, #10
 80029d6:	4013      	ands	r3, r2
 80029d8:	617b      	str	r3, [r7, #20]
 80029da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029dc:	4b36      	ldr	r3, [pc, #216]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 80029de:	695a      	ldr	r2, [r3, #20]
 80029e0:	4b35      	ldr	r3, [pc, #212]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 80029e2:	2180      	movs	r1, #128	; 0x80
 80029e4:	02c9      	lsls	r1, r1, #11
 80029e6:	430a      	orrs	r2, r1
 80029e8:	615a      	str	r2, [r3, #20]
 80029ea:	4b33      	ldr	r3, [pc, #204]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 80029ec:	695a      	ldr	r2, [r3, #20]
 80029ee:	2380      	movs	r3, #128	; 0x80
 80029f0:	02db      	lsls	r3, r3, #11
 80029f2:	4013      	ands	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80029f8:	211c      	movs	r1, #28
 80029fa:	187b      	adds	r3, r7, r1
 80029fc:	2280      	movs	r2, #128	; 0x80
 80029fe:	0212      	lsls	r2, r2, #8
 8002a00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a02:	000c      	movs	r4, r1
 8002a04:	193b      	adds	r3, r7, r4
 8002a06:	2202      	movs	r2, #2
 8002a08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	193b      	adds	r3, r7, r4
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a10:	193b      	adds	r3, r7, r4
 8002a12:	2200      	movs	r2, #0
 8002a14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002a16:	193b      	adds	r3, r7, r4
 8002a18:	2202      	movs	r2, #2
 8002a1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a1c:	193a      	adds	r2, r7, r4
 8002a1e:	2390      	movs	r3, #144	; 0x90
 8002a20:	05db      	lsls	r3, r3, #23
 8002a22:	0011      	movs	r1, r2
 8002a24:	0018      	movs	r0, r3
 8002a26:	f001 f947 	bl	8003cb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a2a:	0021      	movs	r1, r4
 8002a2c:	187b      	adds	r3, r7, r1
 8002a2e:	2208      	movs	r2, #8
 8002a30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a32:	187b      	adds	r3, r7, r1
 8002a34:	2202      	movs	r2, #2
 8002a36:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a38:	187b      	adds	r3, r7, r1
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3e:	187b      	adds	r3, r7, r1
 8002a40:	2200      	movs	r2, #0
 8002a42:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002a44:	187b      	adds	r3, r7, r1
 8002a46:	2202      	movs	r2, #2
 8002a48:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a4a:	187b      	adds	r3, r7, r1
 8002a4c:	4a1b      	ldr	r2, [pc, #108]	; (8002abc <HAL_TIM_MspPostInit+0x178>)
 8002a4e:	0019      	movs	r1, r3
 8002a50:	0010      	movs	r0, r2
 8002a52:	f001 f931 	bl	8003cb8 <HAL_GPIO_Init>
}
 8002a56:	e028      	b.n	8002aaa <HAL_TIM_MspPostInit+0x166>
  else if(timHandle->Instance==TIM3)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a18      	ldr	r2, [pc, #96]	; (8002ac0 <HAL_TIM_MspPostInit+0x17c>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d123      	bne.n	8002aaa <HAL_TIM_MspPostInit+0x166>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a62:	4b15      	ldr	r3, [pc, #84]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 8002a64:	695a      	ldr	r2, [r3, #20]
 8002a66:	4b14      	ldr	r3, [pc, #80]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 8002a68:	2180      	movs	r1, #128	; 0x80
 8002a6a:	02c9      	lsls	r1, r1, #11
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	615a      	str	r2, [r3, #20]
 8002a70:	4b11      	ldr	r3, [pc, #68]	; (8002ab8 <HAL_TIM_MspPostInit+0x174>)
 8002a72:	695a      	ldr	r2, [r3, #20]
 8002a74:	2380      	movs	r3, #128	; 0x80
 8002a76:	02db      	lsls	r3, r3, #11
 8002a78:	4013      	ands	r3, r2
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002a7e:	211c      	movs	r1, #28
 8002a80:	187b      	adds	r3, r7, r1
 8002a82:	2233      	movs	r2, #51	; 0x33
 8002a84:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a86:	187b      	adds	r3, r7, r1
 8002a88:	2202      	movs	r2, #2
 8002a8a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8c:	187b      	adds	r3, r7, r1
 8002a8e:	2200      	movs	r2, #0
 8002a90:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a92:	187b      	adds	r3, r7, r1
 8002a94:	2200      	movs	r2, #0
 8002a96:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002a98:	187b      	adds	r3, r7, r1
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a9e:	187b      	adds	r3, r7, r1
 8002aa0:	4a06      	ldr	r2, [pc, #24]	; (8002abc <HAL_TIM_MspPostInit+0x178>)
 8002aa2:	0019      	movs	r1, r3
 8002aa4:	0010      	movs	r0, r2
 8002aa6:	f001 f907 	bl	8003cb8 <HAL_GPIO_Init>
}
 8002aaa:	46c0      	nop			; (mov r8, r8)
 8002aac:	46bd      	mov	sp, r7
 8002aae:	b00d      	add	sp, #52	; 0x34
 8002ab0:	bd90      	pop	{r4, r7, pc}
 8002ab2:	46c0      	nop			; (mov r8, r8)
 8002ab4:	40012c00 	.word	0x40012c00
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	48000400 	.word	0x48000400
 8002ac0:	40000400 	.word	0x40000400

08002ac4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	0002      	movs	r2, r0
 8002acc:	1dfb      	adds	r3, r7, #7
 8002ace:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ad0:	1dfb      	adds	r3, r7, #7
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b7f      	cmp	r3, #127	; 0x7f
 8002ad6:	d809      	bhi.n	8002aec <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ad8:	1dfb      	adds	r3, r7, #7
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	001a      	movs	r2, r3
 8002ade:	231f      	movs	r3, #31
 8002ae0:	401a      	ands	r2, r3
 8002ae2:	4b04      	ldr	r3, [pc, #16]	; (8002af4 <__NVIC_EnableIRQ+0x30>)
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	4091      	lsls	r1, r2
 8002ae8:	000a      	movs	r2, r1
 8002aea:	601a      	str	r2, [r3, #0]
  }
}
 8002aec:	46c0      	nop			; (mov r8, r8)
 8002aee:	46bd      	mov	sp, r7
 8002af0:	b002      	add	sp, #8
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	e000e100 	.word	0xe000e100

08002af8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002af8:	b590      	push	{r4, r7, lr}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	0002      	movs	r2, r0
 8002b00:	6039      	str	r1, [r7, #0]
 8002b02:	1dfb      	adds	r3, r7, #7
 8002b04:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002b06:	1dfb      	adds	r3, r7, #7
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b7f      	cmp	r3, #127	; 0x7f
 8002b0c:	d828      	bhi.n	8002b60 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b0e:	4a2f      	ldr	r2, [pc, #188]	; (8002bcc <__NVIC_SetPriority+0xd4>)
 8002b10:	1dfb      	adds	r3, r7, #7
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	b25b      	sxtb	r3, r3
 8002b16:	089b      	lsrs	r3, r3, #2
 8002b18:	33c0      	adds	r3, #192	; 0xc0
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	589b      	ldr	r3, [r3, r2]
 8002b1e:	1dfa      	adds	r2, r7, #7
 8002b20:	7812      	ldrb	r2, [r2, #0]
 8002b22:	0011      	movs	r1, r2
 8002b24:	2203      	movs	r2, #3
 8002b26:	400a      	ands	r2, r1
 8002b28:	00d2      	lsls	r2, r2, #3
 8002b2a:	21ff      	movs	r1, #255	; 0xff
 8002b2c:	4091      	lsls	r1, r2
 8002b2e:	000a      	movs	r2, r1
 8002b30:	43d2      	mvns	r2, r2
 8002b32:	401a      	ands	r2, r3
 8002b34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	019b      	lsls	r3, r3, #6
 8002b3a:	22ff      	movs	r2, #255	; 0xff
 8002b3c:	401a      	ands	r2, r3
 8002b3e:	1dfb      	adds	r3, r7, #7
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	0018      	movs	r0, r3
 8002b44:	2303      	movs	r3, #3
 8002b46:	4003      	ands	r3, r0
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b4c:	481f      	ldr	r0, [pc, #124]	; (8002bcc <__NVIC_SetPriority+0xd4>)
 8002b4e:	1dfb      	adds	r3, r7, #7
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	b25b      	sxtb	r3, r3
 8002b54:	089b      	lsrs	r3, r3, #2
 8002b56:	430a      	orrs	r2, r1
 8002b58:	33c0      	adds	r3, #192	; 0xc0
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002b5e:	e031      	b.n	8002bc4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b60:	4a1b      	ldr	r2, [pc, #108]	; (8002bd0 <__NVIC_SetPriority+0xd8>)
 8002b62:	1dfb      	adds	r3, r7, #7
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	0019      	movs	r1, r3
 8002b68:	230f      	movs	r3, #15
 8002b6a:	400b      	ands	r3, r1
 8002b6c:	3b08      	subs	r3, #8
 8002b6e:	089b      	lsrs	r3, r3, #2
 8002b70:	3306      	adds	r3, #6
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	18d3      	adds	r3, r2, r3
 8002b76:	3304      	adds	r3, #4
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	1dfa      	adds	r2, r7, #7
 8002b7c:	7812      	ldrb	r2, [r2, #0]
 8002b7e:	0011      	movs	r1, r2
 8002b80:	2203      	movs	r2, #3
 8002b82:	400a      	ands	r2, r1
 8002b84:	00d2      	lsls	r2, r2, #3
 8002b86:	21ff      	movs	r1, #255	; 0xff
 8002b88:	4091      	lsls	r1, r2
 8002b8a:	000a      	movs	r2, r1
 8002b8c:	43d2      	mvns	r2, r2
 8002b8e:	401a      	ands	r2, r3
 8002b90:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	019b      	lsls	r3, r3, #6
 8002b96:	22ff      	movs	r2, #255	; 0xff
 8002b98:	401a      	ands	r2, r3
 8002b9a:	1dfb      	adds	r3, r7, #7
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	4003      	ands	r3, r0
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ba8:	4809      	ldr	r0, [pc, #36]	; (8002bd0 <__NVIC_SetPriority+0xd8>)
 8002baa:	1dfb      	adds	r3, r7, #7
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	001c      	movs	r4, r3
 8002bb0:	230f      	movs	r3, #15
 8002bb2:	4023      	ands	r3, r4
 8002bb4:	3b08      	subs	r3, #8
 8002bb6:	089b      	lsrs	r3, r3, #2
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	3306      	adds	r3, #6
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	18c3      	adds	r3, r0, r3
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	601a      	str	r2, [r3, #0]
}
 8002bc4:	46c0      	nop			; (mov r8, r8)
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	b003      	add	sp, #12
 8002bca:	bd90      	pop	{r4, r7, pc}
 8002bcc:	e000e100 	.word	0xe000e100
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2201      	movs	r2, #1
 8002be2:	431a      	orrs	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	601a      	str	r2, [r3, #0]
}
 8002be8:	46c0      	nop			; (mov r8, r8)
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b002      	add	sp, #8
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN feature is supported), CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard feature is supported), IREN (if Irda feature is supported) and HDSEL bits in the USART_CR3 register.
  */
#if defined(USART_LIN_SUPPORT)
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	4a07      	ldr	r2, [pc, #28]	; (8002c1c <LL_USART_ConfigAsyncMode+0x2c>)
 8002bfe:	401a      	ands	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
#endif /* USART_LIN_SUPPORT */
#if defined(USART_SMARTCARD_SUPPORT)
#if defined(USART_IRDA_SUPPORT)
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	222a      	movs	r2, #42	; 0x2a
 8002c0a:	4393      	bics	r3, r2
 8002c0c:	001a      	movs	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
#else
  CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
#endif /* USART_IRDA_SUPPORT */
#endif /* USART_SMARTCARD_SUPPORT */
}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	46bd      	mov	sp, r7
 8002c16:	b002      	add	sp, #8
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	ffffb7ff 	.word	0xffffb7ff

08002c20 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	4a03      	ldr	r2, [pc, #12]	; (8002c3c <LL_USART_DisableIT_CTS+0x1c>)
 8002c2e:	401a      	ands	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	609a      	str	r2, [r3, #8]
}
 8002c34:	46c0      	nop			; (mov r8, r8)
 8002c36:	46bd      	mov	sp, r7
 8002c38:	b002      	add	sp, #8
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	fffffbff 	.word	0xfffffbff

08002c40 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8002c48:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <LL_AHB1_GRP1_EnableClock+0x28>)
 8002c4a:	6959      	ldr	r1, [r3, #20]
 8002c4c:	4b06      	ldr	r3, [pc, #24]	; (8002c68 <LL_AHB1_GRP1_EnableClock+0x28>)
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	615a      	str	r2, [r3, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002c54:	4b04      	ldr	r3, [pc, #16]	; (8002c68 <LL_AHB1_GRP1_EnableClock+0x28>)
 8002c56:	695b      	ldr	r3, [r3, #20]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
}
 8002c60:	46c0      	nop			; (mov r8, r8)
 8002c62:	46bd      	mov	sp, r7
 8002c64:	b004      	add	sp, #16
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	40021000 	.word	0x40021000

08002c6c <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002c74:	4b07      	ldr	r3, [pc, #28]	; (8002c94 <LL_APB1_GRP2_EnableClock+0x28>)
 8002c76:	6999      	ldr	r1, [r3, #24]
 8002c78:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <LL_APB1_GRP2_EnableClock+0x28>)
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002c80:	4b04      	ldr	r3, [pc, #16]	; (8002c94 <LL_APB1_GRP2_EnableClock+0x28>)
 8002c82:	699b      	ldr	r3, [r3, #24]
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	4013      	ands	r3, r2
 8002c88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
}
 8002c8c:	46c0      	nop			; (mov r8, r8)
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	b004      	add	sp, #16
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	40021000 	.word	0x40021000

08002c98 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c98:	b590      	push	{r4, r7, lr}
 8002c9a:	b08f      	sub	sp, #60	; 0x3c
 8002c9c:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002c9e:	241c      	movs	r4, #28
 8002ca0:	193b      	adds	r3, r7, r4
 8002ca2:	0018      	movs	r0, r3
 8002ca4:	231c      	movs	r3, #28
 8002ca6:	001a      	movs	r2, r3
 8002ca8:	2100      	movs	r1, #0
 8002caa:	f003 f9ef 	bl	800608c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cae:	1d3b      	adds	r3, r7, #4
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	2318      	movs	r3, #24
 8002cb4:	001a      	movs	r2, r3
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	f003 f9e8 	bl	800608c <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_USART1);
 8002cbc:	2380      	movs	r3, #128	; 0x80
 8002cbe:	01db      	lsls	r3, r3, #7
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	f7ff ffd3 	bl	8002c6c <LL_APB1_GRP2_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002cc6:	2380      	movs	r3, #128	; 0x80
 8002cc8:	02db      	lsls	r3, r3, #11
 8002cca:	0018      	movs	r0, r3
 8002ccc:	f7ff ffb8 	bl	8002c40 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration  
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8002cd0:	1d3b      	adds	r3, r7, #4
 8002cd2:	2240      	movs	r2, #64	; 0x40
 8002cd4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002cd6:	1d3b      	adds	r3, r7, #4
 8002cd8:	2202      	movs	r2, #2
 8002cda:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002cdc:	1d3b      	adds	r3, r7, #4
 8002cde:	2203      	movs	r2, #3
 8002ce0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ce2:	1d3b      	adds	r3, r7, #4
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002ce8:	1d3b      	adds	r3, r7, #4
 8002cea:	2200      	movs	r2, #0
 8002cec:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8002cee:	1d3b      	adds	r3, r7, #4
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf4:	1d3b      	adds	r3, r7, #4
 8002cf6:	4a28      	ldr	r2, [pc, #160]	; (8002d98 <MX_USART1_UART_Init+0x100>)
 8002cf8:	0019      	movs	r1, r3
 8002cfa:	0010      	movs	r0, r2
 8002cfc:	f002 fefc 	bl	8005af8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8002d00:	1d3b      	adds	r3, r7, #4
 8002d02:	2280      	movs	r2, #128	; 0x80
 8002d04:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002d06:	1d3b      	adds	r3, r7, #4
 8002d08:	2202      	movs	r2, #2
 8002d0a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002d0c:	1d3b      	adds	r3, r7, #4
 8002d0e:	2203      	movs	r2, #3
 8002d10:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002d12:	1d3b      	adds	r3, r7, #4
 8002d14:	2200      	movs	r2, #0
 8002d16:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002d18:	1d3b      	adds	r3, r7, #4
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8002d1e:	1d3b      	adds	r3, r7, #4
 8002d20:	2200      	movs	r2, #0
 8002d22:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d24:	1d3b      	adds	r3, r7, #4
 8002d26:	4a1c      	ldr	r2, [pc, #112]	; (8002d98 <MX_USART1_UART_Init+0x100>)
 8002d28:	0019      	movs	r1, r3
 8002d2a:	0010      	movs	r0, r2
 8002d2c:	f002 fee4 	bl	8005af8 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, 0);
 8002d30:	2100      	movs	r1, #0
 8002d32:	201b      	movs	r0, #27
 8002d34:	f7ff fee0 	bl	8002af8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8002d38:	201b      	movs	r0, #27
 8002d3a:	f7ff fec3 	bl	8002ac4 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 31250;
 8002d3e:	0021      	movs	r1, r4
 8002d40:	187b      	adds	r3, r7, r1
 8002d42:	4a16      	ldr	r2, [pc, #88]	; (8002d9c <MX_USART1_UART_Init+0x104>)
 8002d44:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002d46:	187b      	adds	r3, r7, r1
 8002d48:	2200      	movs	r2, #0
 8002d4a:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002d4c:	187b      	adds	r3, r7, r1
 8002d4e:	2200      	movs	r2, #0
 8002d50:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002d52:	187b      	adds	r3, r7, r1
 8002d54:	2200      	movs	r2, #0
 8002d56:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002d58:	187b      	adds	r3, r7, r1
 8002d5a:	220c      	movs	r2, #12
 8002d5c:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002d5e:	187b      	adds	r3, r7, r1
 8002d60:	2200      	movs	r2, #0
 8002d62:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002d64:	187b      	adds	r3, r7, r1
 8002d66:	2200      	movs	r2, #0
 8002d68:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART1, &USART_InitStruct);
 8002d6a:	187b      	adds	r3, r7, r1
 8002d6c:	4a0c      	ldr	r2, [pc, #48]	; (8002da0 <MX_USART1_UART_Init+0x108>)
 8002d6e:	0019      	movs	r1, r3
 8002d70:	0010      	movs	r0, r2
 8002d72:	f003 f8f9 	bl	8005f68 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART1);
 8002d76:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <MX_USART1_UART_Init+0x108>)
 8002d78:	0018      	movs	r0, r3
 8002d7a:	f7ff ff51 	bl	8002c20 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART1);
 8002d7e:	4b08      	ldr	r3, [pc, #32]	; (8002da0 <MX_USART1_UART_Init+0x108>)
 8002d80:	0018      	movs	r0, r3
 8002d82:	f7ff ff35 	bl	8002bf0 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8002d86:	4b06      	ldr	r3, [pc, #24]	; (8002da0 <MX_USART1_UART_Init+0x108>)
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f7ff ff23 	bl	8002bd4 <LL_USART_Enable>

}
 8002d8e:	46c0      	nop			; (mov r8, r8)
 8002d90:	46bd      	mov	sp, r7
 8002d92:	b00f      	add	sp, #60	; 0x3c
 8002d94:	bd90      	pop	{r4, r7, pc}
 8002d96:	46c0      	nop			; (mov r8, r8)
 8002d98:	48000400 	.word	0x48000400
 8002d9c:	00007a12 	.word	0x00007a12
 8002da0:	40013800 	.word	0x40013800

08002da4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002da4:	480d      	ldr	r0, [pc, #52]	; (8002ddc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002da6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002da8:	480d      	ldr	r0, [pc, #52]	; (8002de0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002daa:	490e      	ldr	r1, [pc, #56]	; (8002de4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002dac:	4a0e      	ldr	r2, [pc, #56]	; (8002de8 <LoopForever+0xe>)
  movs r3, #0
 8002dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002db0:	e002      	b.n	8002db8 <LoopCopyDataInit>

08002db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002db6:	3304      	adds	r3, #4

08002db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dbc:	d3f9      	bcc.n	8002db2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dbe:	4a0b      	ldr	r2, [pc, #44]	; (8002dec <LoopForever+0x12>)
  ldr r4, =_ebss
 8002dc0:	4c0b      	ldr	r4, [pc, #44]	; (8002df0 <LoopForever+0x16>)
  movs r3, #0
 8002dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dc4:	e001      	b.n	8002dca <LoopFillZerobss>

08002dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dc8:	3204      	adds	r2, #4

08002dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dcc:	d3fb      	bcc.n	8002dc6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002dce:	f7ff fb64 	bl	800249a <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002dd2:	f003 f937 	bl	8006044 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002dd6:	f7ff f913 	bl	8002000 <main>

08002dda <LoopForever>:

LoopForever:
    b LoopForever
 8002dda:	e7fe      	b.n	8002dda <LoopForever>
  ldr   r0, =_estack
 8002ddc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002de4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002de8:	080063bc 	.word	0x080063bc
  ldr r2, =_sbss
 8002dec:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002df0:	20000330 	.word	0x20000330

08002df4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002df4:	e7fe      	b.n	8002df4 <ADC1_COMP_IRQHandler>
	...

08002df8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dfc:	4b07      	ldr	r3, [pc, #28]	; (8002e1c <HAL_Init+0x24>)
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	4b06      	ldr	r3, [pc, #24]	; (8002e1c <HAL_Init+0x24>)
 8002e02:	2110      	movs	r1, #16
 8002e04:	430a      	orrs	r2, r1
 8002e06:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002e08:	2000      	movs	r0, #0
 8002e0a:	f000 f809 	bl	8002e20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e0e:	f7ff fa09 	bl	8002224 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	0018      	movs	r0, r3
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	40022000 	.word	0x40022000

08002e20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e20:	b590      	push	{r4, r7, lr}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e28:	4b14      	ldr	r3, [pc, #80]	; (8002e7c <HAL_InitTick+0x5c>)
 8002e2a:	681c      	ldr	r4, [r3, #0]
 8002e2c:	4b14      	ldr	r3, [pc, #80]	; (8002e80 <HAL_InitTick+0x60>)
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	0019      	movs	r1, r3
 8002e32:	23fa      	movs	r3, #250	; 0xfa
 8002e34:	0098      	lsls	r0, r3, #2
 8002e36:	f7fd f967 	bl	8000108 <__udivsi3>
 8002e3a:	0003      	movs	r3, r0
 8002e3c:	0019      	movs	r1, r3
 8002e3e:	0020      	movs	r0, r4
 8002e40:	f7fd f962 	bl	8000108 <__udivsi3>
 8002e44:	0003      	movs	r3, r0
 8002e46:	0018      	movs	r0, r3
 8002e48:	f000 fd91 	bl	800396e <HAL_SYSTICK_Config>
 8002e4c:	1e03      	subs	r3, r0, #0
 8002e4e:	d001      	beq.n	8002e54 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e00f      	b.n	8002e74 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b03      	cmp	r3, #3
 8002e58:	d80b      	bhi.n	8002e72 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e5a:	6879      	ldr	r1, [r7, #4]
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	425b      	negs	r3, r3
 8002e60:	2200      	movs	r2, #0
 8002e62:	0018      	movs	r0, r3
 8002e64:	f000 fd5e 	bl	8003924 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e68:	4b06      	ldr	r3, [pc, #24]	; (8002e84 <HAL_InitTick+0x64>)
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	e000      	b.n	8002e74 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
}
 8002e74:	0018      	movs	r0, r3
 8002e76:	46bd      	mov	sp, r7
 8002e78:	b003      	add	sp, #12
 8002e7a:	bd90      	pop	{r4, r7, pc}
 8002e7c:	20000008 	.word	0x20000008
 8002e80:	20000010 	.word	0x20000010
 8002e84:	2000000c 	.word	0x2000000c

08002e88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e8c:	4b05      	ldr	r3, [pc, #20]	; (8002ea4 <HAL_IncTick+0x1c>)
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	001a      	movs	r2, r3
 8002e92:	4b05      	ldr	r3, [pc, #20]	; (8002ea8 <HAL_IncTick+0x20>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	18d2      	adds	r2, r2, r3
 8002e98:	4b03      	ldr	r3, [pc, #12]	; (8002ea8 <HAL_IncTick+0x20>)
 8002e9a:	601a      	str	r2, [r3, #0]
}
 8002e9c:	46c0      	nop			; (mov r8, r8)
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	46c0      	nop			; (mov r8, r8)
 8002ea4:	20000010 	.word	0x20000010
 8002ea8:	2000032c 	.word	0x2000032c

08002eac <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  return uwTick;
 8002eb0:	4b02      	ldr	r3, [pc, #8]	; (8002ebc <HAL_GetTick+0x10>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
}
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	46c0      	nop			; (mov r8, r8)
 8002ebc:	2000032c 	.word	0x2000032c

08002ec0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec8:	230f      	movs	r3, #15
 8002eca:	18fb      	adds	r3, r7, r3
 8002ecc:	2200      	movs	r2, #0
 8002ece:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e125      	b.n	800312a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10a      	bne.n	8002efc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2234      	movs	r2, #52	; 0x34
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	0018      	movs	r0, r3
 8002ef8:	f7fe ffcc 	bl	8001e94 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f00:	2210      	movs	r2, #16
 8002f02:	4013      	ands	r3, r2
 8002f04:	d000      	beq.n	8002f08 <HAL_ADC_Init+0x48>
 8002f06:	e103      	b.n	8003110 <HAL_ADC_Init+0x250>
 8002f08:	230f      	movs	r3, #15
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d000      	beq.n	8002f14 <HAL_ADC_Init+0x54>
 8002f12:	e0fd      	b.n	8003110 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	2204      	movs	r2, #4
 8002f1c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002f1e:	d000      	beq.n	8002f22 <HAL_ADC_Init+0x62>
 8002f20:	e0f6      	b.n	8003110 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f26:	4a83      	ldr	r2, [pc, #524]	; (8003134 <HAL_ADC_Init+0x274>)
 8002f28:	4013      	ands	r3, r2
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	431a      	orrs	r2, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	2203      	movs	r2, #3
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d112      	bne.n	8002f66 <HAL_ADC_Init+0xa6>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2201      	movs	r2, #1
 8002f48:	4013      	ands	r3, r2
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d009      	beq.n	8002f62 <HAL_ADC_Init+0xa2>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	2380      	movs	r3, #128	; 0x80
 8002f56:	021b      	lsls	r3, r3, #8
 8002f58:	401a      	ands	r2, r3
 8002f5a:	2380      	movs	r3, #128	; 0x80
 8002f5c:	021b      	lsls	r3, r3, #8
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d101      	bne.n	8002f66 <HAL_ADC_Init+0xa6>
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <HAL_ADC_Init+0xa8>
 8002f66:	2300      	movs	r3, #0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d116      	bne.n	8002f9a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	2218      	movs	r2, #24
 8002f74:	4393      	bics	r3, r2
 8002f76:	0019      	movs	r1, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	691b      	ldr	r3, [r3, #16]
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	0899      	lsrs	r1, r3, #2
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	68da      	ldr	r2, [r3, #12]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4964      	ldr	r1, [pc, #400]	; (8003138 <HAL_ADC_Init+0x278>)
 8002fa6:	400a      	ands	r2, r1
 8002fa8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	7e1b      	ldrb	r3, [r3, #24]
 8002fae:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	7e5b      	ldrb	r3, [r3, #25]
 8002fb4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002fb6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	7e9b      	ldrb	r3, [r3, #26]
 8002fbc:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002fbe:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d002      	beq.n	8002fce <HAL_ADC_Init+0x10e>
 8002fc8:	2380      	movs	r3, #128	; 0x80
 8002fca:	015b      	lsls	r3, r3, #5
 8002fcc:	e000      	b.n	8002fd0 <HAL_ADC_Init+0x110>
 8002fce:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002fd0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002fd6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d101      	bne.n	8002fe4 <HAL_ADC_Init+0x124>
 8002fe0:	2304      	movs	r3, #4
 8002fe2:	e000      	b.n	8002fe6 <HAL_ADC_Init+0x126>
 8002fe4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002fe6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2124      	movs	r1, #36	; 0x24
 8002fec:	5c5b      	ldrb	r3, [r3, r1]
 8002fee:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002ff0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	7edb      	ldrb	r3, [r3, #27]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d115      	bne.n	800302c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	7e9b      	ldrb	r3, [r3, #26]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d105      	bne.n	8003014 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	2280      	movs	r2, #128	; 0x80
 800300c:	0252      	lsls	r2, r2, #9
 800300e:	4313      	orrs	r3, r2
 8003010:	60bb      	str	r3, [r7, #8]
 8003012:	e00b      	b.n	800302c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003018:	2220      	movs	r2, #32
 800301a:	431a      	orrs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003024:	2201      	movs	r2, #1
 8003026:	431a      	orrs	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	69da      	ldr	r2, [r3, #28]
 8003030:	23c2      	movs	r3, #194	; 0xc2
 8003032:	33ff      	adds	r3, #255	; 0xff
 8003034:	429a      	cmp	r2, r3
 8003036:	d007      	beq.n	8003048 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003040:	4313      	orrs	r3, r2
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	4313      	orrs	r3, r2
 8003046:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68d9      	ldr	r1, [r3, #12]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	430a      	orrs	r2, r1
 8003056:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800305c:	2380      	movs	r3, #128	; 0x80
 800305e:	055b      	lsls	r3, r3, #21
 8003060:	429a      	cmp	r2, r3
 8003062:	d01b      	beq.n	800309c <HAL_ADC_Init+0x1dc>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003068:	2b01      	cmp	r3, #1
 800306a:	d017      	beq.n	800309c <HAL_ADC_Init+0x1dc>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003070:	2b02      	cmp	r3, #2
 8003072:	d013      	beq.n	800309c <HAL_ADC_Init+0x1dc>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003078:	2b03      	cmp	r3, #3
 800307a:	d00f      	beq.n	800309c <HAL_ADC_Init+0x1dc>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003080:	2b04      	cmp	r3, #4
 8003082:	d00b      	beq.n	800309c <HAL_ADC_Init+0x1dc>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003088:	2b05      	cmp	r3, #5
 800308a:	d007      	beq.n	800309c <HAL_ADC_Init+0x1dc>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003090:	2b06      	cmp	r3, #6
 8003092:	d003      	beq.n	800309c <HAL_ADC_Init+0x1dc>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003098:	2b07      	cmp	r3, #7
 800309a:	d112      	bne.n	80030c2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	695a      	ldr	r2, [r3, #20]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2107      	movs	r1, #7
 80030a8:	438a      	bics	r2, r1
 80030aa:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6959      	ldr	r1, [r3, #20]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b6:	2207      	movs	r2, #7
 80030b8:	401a      	ands	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	4a1c      	ldr	r2, [pc, #112]	; (800313c <HAL_ADC_Init+0x27c>)
 80030ca:	4013      	ands	r3, r2
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d10b      	bne.n	80030ea <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030dc:	2203      	movs	r2, #3
 80030de:	4393      	bics	r3, r2
 80030e0:	2201      	movs	r2, #1
 80030e2:	431a      	orrs	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80030e8:	e01c      	b.n	8003124 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ee:	2212      	movs	r2, #18
 80030f0:	4393      	bics	r3, r2
 80030f2:	2210      	movs	r2, #16
 80030f4:	431a      	orrs	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030fe:	2201      	movs	r2, #1
 8003100:	431a      	orrs	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8003106:	230f      	movs	r3, #15
 8003108:	18fb      	adds	r3, r7, r3
 800310a:	2201      	movs	r2, #1
 800310c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800310e:	e009      	b.n	8003124 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003114:	2210      	movs	r2, #16
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 800311c:	230f      	movs	r3, #15
 800311e:	18fb      	adds	r3, r7, r3
 8003120:	2201      	movs	r2, #1
 8003122:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003124:	230f      	movs	r3, #15
 8003126:	18fb      	adds	r3, r7, r3
 8003128:	781b      	ldrb	r3, [r3, #0]
}
 800312a:	0018      	movs	r0, r3
 800312c:	46bd      	mov	sp, r7
 800312e:	b004      	add	sp, #16
 8003130:	bd80      	pop	{r7, pc}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	fffffefd 	.word	0xfffffefd
 8003138:	fffe0219 	.word	0xfffe0219
 800313c:	833fffe7 	.word	0x833fffe7

08003140 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003140:	b590      	push	{r4, r7, lr}
 8003142:	b087      	sub	sp, #28
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800314c:	2317      	movs	r3, #23
 800314e:	18fb      	adds	r3, r7, r3
 8003150:	2200      	movs	r2, #0
 8003152:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	2204      	movs	r2, #4
 800315c:	4013      	ands	r3, r2
 800315e:	d15e      	bne.n	800321e <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2234      	movs	r2, #52	; 0x34
 8003164:	5c9b      	ldrb	r3, [r3, r2]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d101      	bne.n	800316e <HAL_ADC_Start_DMA+0x2e>
 800316a:	2302      	movs	r3, #2
 800316c:	e05e      	b.n	800322c <HAL_ADC_Start_DMA+0xec>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2234      	movs	r2, #52	; 0x34
 8003172:	2101      	movs	r1, #1
 8003174:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	7e5b      	ldrb	r3, [r3, #25]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d007      	beq.n	800318e <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800317e:	2317      	movs	r3, #23
 8003180:	18fc      	adds	r4, r7, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	0018      	movs	r0, r3
 8003186:	f000 f983 	bl	8003490 <ADC_Enable>
 800318a:	0003      	movs	r3, r0
 800318c:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800318e:	2317      	movs	r3, #23
 8003190:	18fb      	adds	r3, r7, r3
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d146      	bne.n	8003226 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319c:	4a25      	ldr	r2, [pc, #148]	; (8003234 <HAL_ADC_Start_DMA+0xf4>)
 800319e:	4013      	ands	r3, r2
 80031a0:	2280      	movs	r2, #128	; 0x80
 80031a2:	0052      	lsls	r2, r2, #1
 80031a4:	431a      	orrs	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2234      	movs	r2, #52	; 0x34
 80031b4:	2100      	movs	r1, #0
 80031b6:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031bc:	4a1e      	ldr	r2, [pc, #120]	; (8003238 <HAL_ADC_Start_DMA+0xf8>)
 80031be:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c4:	4a1d      	ldr	r2, [pc, #116]	; (800323c <HAL_ADC_Start_DMA+0xfc>)
 80031c6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031cc:	4a1c      	ldr	r2, [pc, #112]	; (8003240 <HAL_ADC_Start_DMA+0x100>)
 80031ce:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	221c      	movs	r2, #28
 80031d6:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2110      	movs	r1, #16
 80031e4:	430a      	orrs	r2, r1
 80031e6:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68da      	ldr	r2, [r3, #12]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2101      	movs	r1, #1
 80031f4:	430a      	orrs	r2, r1
 80031f6:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	3340      	adds	r3, #64	; 0x40
 8003202:	0019      	movs	r1, r3
 8003204:	68ba      	ldr	r2, [r7, #8]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f000 fc06 	bl	8003a18 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	689a      	ldr	r2, [r3, #8]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2104      	movs	r1, #4
 8003218:	430a      	orrs	r2, r1
 800321a:	609a      	str	r2, [r3, #8]
 800321c:	e003      	b.n	8003226 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800321e:	2317      	movs	r3, #23
 8003220:	18fb      	adds	r3, r7, r3
 8003222:	2202      	movs	r2, #2
 8003224:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003226:	2317      	movs	r3, #23
 8003228:	18fb      	adds	r3, r7, r3
 800322a:	781b      	ldrb	r3, [r3, #0]
}
 800322c:	0018      	movs	r0, r3
 800322e:	46bd      	mov	sp, r7
 8003230:	b007      	add	sp, #28
 8003232:	bd90      	pop	{r4, r7, pc}
 8003234:	fffff0fe 	.word	0xfffff0fe
 8003238:	08003589 	.word	0x08003589
 800323c:	0800363d 	.word	0x0800363d
 8003240:	0800365b 	.word	0x0800365b

08003244 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800324c:	46c0      	nop			; (mov r8, r8)
 800324e:	46bd      	mov	sp, r7
 8003250:	b002      	add	sp, #8
 8003252:	bd80      	pop	{r7, pc}

08003254 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800325c:	46c0      	nop			; (mov r8, r8)
 800325e:	46bd      	mov	sp, r7
 8003260:	b002      	add	sp, #8
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800326c:	46c0      	nop			; (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	b002      	add	sp, #8
 8003272:	bd80      	pop	{r7, pc}

08003274 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800327e:	230f      	movs	r3, #15
 8003280:	18fb      	adds	r3, r7, r3
 8003282:	2200      	movs	r2, #0
 8003284:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8003286:	2300      	movs	r3, #0
 8003288:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800328e:	2380      	movs	r3, #128	; 0x80
 8003290:	055b      	lsls	r3, r3, #21
 8003292:	429a      	cmp	r2, r3
 8003294:	d011      	beq.n	80032ba <HAL_ADC_ConfigChannel+0x46>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329a:	2b01      	cmp	r3, #1
 800329c:	d00d      	beq.n	80032ba <HAL_ADC_ConfigChannel+0x46>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d009      	beq.n	80032ba <HAL_ADC_ConfigChannel+0x46>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032aa:	2b03      	cmp	r3, #3
 80032ac:	d005      	beq.n	80032ba <HAL_ADC_ConfigChannel+0x46>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b2:	2b04      	cmp	r3, #4
 80032b4:	d001      	beq.n	80032ba <HAL_ADC_ConfigChannel+0x46>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2234      	movs	r2, #52	; 0x34
 80032be:	5c9b      	ldrb	r3, [r3, r2]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d101      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x54>
 80032c4:	2302      	movs	r3, #2
 80032c6:	e0d0      	b.n	800346a <HAL_ADC_ConfigChannel+0x1f6>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2234      	movs	r2, #52	; 0x34
 80032cc:	2101      	movs	r1, #1
 80032ce:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	2204      	movs	r2, #4
 80032d8:	4013      	ands	r3, r2
 80032da:	d000      	beq.n	80032de <HAL_ADC_ConfigChannel+0x6a>
 80032dc:	e0b4      	b.n	8003448 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	4a64      	ldr	r2, [pc, #400]	; (8003474 <HAL_ADC_ConfigChannel+0x200>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d100      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x76>
 80032e8:	e082      	b.n	80033f0 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2201      	movs	r2, #1
 80032f6:	409a      	lsls	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003304:	2380      	movs	r3, #128	; 0x80
 8003306:	055b      	lsls	r3, r3, #21
 8003308:	429a      	cmp	r2, r3
 800330a:	d037      	beq.n	800337c <HAL_ADC_ConfigChannel+0x108>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003310:	2b01      	cmp	r3, #1
 8003312:	d033      	beq.n	800337c <HAL_ADC_ConfigChannel+0x108>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003318:	2b02      	cmp	r3, #2
 800331a:	d02f      	beq.n	800337c <HAL_ADC_ConfigChannel+0x108>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003320:	2b03      	cmp	r3, #3
 8003322:	d02b      	beq.n	800337c <HAL_ADC_ConfigChannel+0x108>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003328:	2b04      	cmp	r3, #4
 800332a:	d027      	beq.n	800337c <HAL_ADC_ConfigChannel+0x108>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003330:	2b05      	cmp	r3, #5
 8003332:	d023      	beq.n	800337c <HAL_ADC_ConfigChannel+0x108>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003338:	2b06      	cmp	r3, #6
 800333a:	d01f      	beq.n	800337c <HAL_ADC_ConfigChannel+0x108>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003340:	2b07      	cmp	r3, #7
 8003342:	d01b      	beq.n	800337c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	2107      	movs	r1, #7
 8003350:	400b      	ands	r3, r1
 8003352:	429a      	cmp	r2, r3
 8003354:	d012      	beq.n	800337c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	695a      	ldr	r2, [r3, #20]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2107      	movs	r1, #7
 8003362:	438a      	bics	r2, r1
 8003364:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6959      	ldr	r1, [r3, #20]
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	2207      	movs	r2, #7
 8003372:	401a      	ands	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2b10      	cmp	r3, #16
 8003382:	d007      	beq.n	8003394 <HAL_ADC_ConfigChannel+0x120>
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2b11      	cmp	r3, #17
 800338a:	d003      	beq.n	8003394 <HAL_ADC_ConfigChannel+0x120>
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2b12      	cmp	r3, #18
 8003392:	d163      	bne.n	800345c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003394:	4b38      	ldr	r3, [pc, #224]	; (8003478 <HAL_ADC_ConfigChannel+0x204>)
 8003396:	6819      	ldr	r1, [r3, #0]
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2b10      	cmp	r3, #16
 800339e:	d009      	beq.n	80033b4 <HAL_ADC_ConfigChannel+0x140>
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2b11      	cmp	r3, #17
 80033a6:	d102      	bne.n	80033ae <HAL_ADC_ConfigChannel+0x13a>
 80033a8:	2380      	movs	r3, #128	; 0x80
 80033aa:	03db      	lsls	r3, r3, #15
 80033ac:	e004      	b.n	80033b8 <HAL_ADC_ConfigChannel+0x144>
 80033ae:	2380      	movs	r3, #128	; 0x80
 80033b0:	045b      	lsls	r3, r3, #17
 80033b2:	e001      	b.n	80033b8 <HAL_ADC_ConfigChannel+0x144>
 80033b4:	2380      	movs	r3, #128	; 0x80
 80033b6:	041b      	lsls	r3, r3, #16
 80033b8:	4a2f      	ldr	r2, [pc, #188]	; (8003478 <HAL_ADC_ConfigChannel+0x204>)
 80033ba:	430b      	orrs	r3, r1
 80033bc:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2b10      	cmp	r3, #16
 80033c4:	d14a      	bne.n	800345c <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80033c6:	4b2d      	ldr	r3, [pc, #180]	; (800347c <HAL_ADC_ConfigChannel+0x208>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	492d      	ldr	r1, [pc, #180]	; (8003480 <HAL_ADC_ConfigChannel+0x20c>)
 80033cc:	0018      	movs	r0, r3
 80033ce:	f7fc fe9b 	bl	8000108 <__udivsi3>
 80033d2:	0003      	movs	r3, r0
 80033d4:	001a      	movs	r2, r3
 80033d6:	0013      	movs	r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	189b      	adds	r3, r3, r2
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80033e0:	e002      	b.n	80033e8 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	3b01      	subs	r3, #1
 80033e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1f9      	bne.n	80033e2 <HAL_ADC_ConfigChannel+0x16e>
 80033ee:	e035      	b.n	800345c <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2101      	movs	r1, #1
 80033fc:	4099      	lsls	r1, r3
 80033fe:	000b      	movs	r3, r1
 8003400:	43d9      	mvns	r1, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	400a      	ands	r2, r1
 8003408:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2b10      	cmp	r3, #16
 8003410:	d007      	beq.n	8003422 <HAL_ADC_ConfigChannel+0x1ae>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2b11      	cmp	r3, #17
 8003418:	d003      	beq.n	8003422 <HAL_ADC_ConfigChannel+0x1ae>
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2b12      	cmp	r3, #18
 8003420:	d11c      	bne.n	800345c <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003422:	4b15      	ldr	r3, [pc, #84]	; (8003478 <HAL_ADC_ConfigChannel+0x204>)
 8003424:	6819      	ldr	r1, [r3, #0]
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2b10      	cmp	r3, #16
 800342c:	d007      	beq.n	800343e <HAL_ADC_ConfigChannel+0x1ca>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2b11      	cmp	r3, #17
 8003434:	d101      	bne.n	800343a <HAL_ADC_ConfigChannel+0x1c6>
 8003436:	4b13      	ldr	r3, [pc, #76]	; (8003484 <HAL_ADC_ConfigChannel+0x210>)
 8003438:	e002      	b.n	8003440 <HAL_ADC_ConfigChannel+0x1cc>
 800343a:	4b13      	ldr	r3, [pc, #76]	; (8003488 <HAL_ADC_ConfigChannel+0x214>)
 800343c:	e000      	b.n	8003440 <HAL_ADC_ConfigChannel+0x1cc>
 800343e:	4b13      	ldr	r3, [pc, #76]	; (800348c <HAL_ADC_ConfigChannel+0x218>)
 8003440:	4a0d      	ldr	r2, [pc, #52]	; (8003478 <HAL_ADC_ConfigChannel+0x204>)
 8003442:	400b      	ands	r3, r1
 8003444:	6013      	str	r3, [r2, #0]
 8003446:	e009      	b.n	800345c <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800344c:	2220      	movs	r2, #32
 800344e:	431a      	orrs	r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003454:	230f      	movs	r3, #15
 8003456:	18fb      	adds	r3, r7, r3
 8003458:	2201      	movs	r2, #1
 800345a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2234      	movs	r2, #52	; 0x34
 8003460:	2100      	movs	r1, #0
 8003462:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003464:	230f      	movs	r3, #15
 8003466:	18fb      	adds	r3, r7, r3
 8003468:	781b      	ldrb	r3, [r3, #0]
}
 800346a:	0018      	movs	r0, r3
 800346c:	46bd      	mov	sp, r7
 800346e:	b004      	add	sp, #16
 8003470:	bd80      	pop	{r7, pc}
 8003472:	46c0      	nop			; (mov r8, r8)
 8003474:	00001001 	.word	0x00001001
 8003478:	40012708 	.word	0x40012708
 800347c:	20000008 	.word	0x20000008
 8003480:	000f4240 	.word	0x000f4240
 8003484:	ffbfffff 	.word	0xffbfffff
 8003488:	feffffff 	.word	0xfeffffff
 800348c:	ff7fffff 	.word	0xff7fffff

08003490 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003498:	2300      	movs	r3, #0
 800349a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800349c:	2300      	movs	r3, #0
 800349e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	2203      	movs	r2, #3
 80034a8:	4013      	ands	r3, r2
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d112      	bne.n	80034d4 <ADC_Enable+0x44>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2201      	movs	r2, #1
 80034b6:	4013      	ands	r3, r2
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d009      	beq.n	80034d0 <ADC_Enable+0x40>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68da      	ldr	r2, [r3, #12]
 80034c2:	2380      	movs	r3, #128	; 0x80
 80034c4:	021b      	lsls	r3, r3, #8
 80034c6:	401a      	ands	r2, r3
 80034c8:	2380      	movs	r3, #128	; 0x80
 80034ca:	021b      	lsls	r3, r3, #8
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d101      	bne.n	80034d4 <ADC_Enable+0x44>
 80034d0:	2301      	movs	r3, #1
 80034d2:	e000      	b.n	80034d6 <ADC_Enable+0x46>
 80034d4:	2300      	movs	r3, #0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d14b      	bne.n	8003572 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	4a26      	ldr	r2, [pc, #152]	; (800357c <ADC_Enable+0xec>)
 80034e2:	4013      	ands	r3, r2
 80034e4:	d00d      	beq.n	8003502 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ea:	2210      	movs	r2, #16
 80034ec:	431a      	orrs	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f6:	2201      	movs	r2, #1
 80034f8:	431a      	orrs	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e038      	b.n	8003574 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689a      	ldr	r2, [r3, #8]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2101      	movs	r1, #1
 800350e:	430a      	orrs	r2, r1
 8003510:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003512:	4b1b      	ldr	r3, [pc, #108]	; (8003580 <ADC_Enable+0xf0>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	491b      	ldr	r1, [pc, #108]	; (8003584 <ADC_Enable+0xf4>)
 8003518:	0018      	movs	r0, r3
 800351a:	f7fc fdf5 	bl	8000108 <__udivsi3>
 800351e:	0003      	movs	r3, r0
 8003520:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003522:	e002      	b.n	800352a <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	3b01      	subs	r3, #1
 8003528:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1f9      	bne.n	8003524 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003530:	f7ff fcbc 	bl	8002eac <HAL_GetTick>
 8003534:	0003      	movs	r3, r0
 8003536:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003538:	e014      	b.n	8003564 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800353a:	f7ff fcb7 	bl	8002eac <HAL_GetTick>
 800353e:	0002      	movs	r2, r0
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b02      	cmp	r3, #2
 8003546:	d90d      	bls.n	8003564 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354c:	2210      	movs	r2, #16
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003558:	2201      	movs	r2, #1
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e007      	b.n	8003574 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2201      	movs	r2, #1
 800356c:	4013      	ands	r3, r2
 800356e:	2b01      	cmp	r3, #1
 8003570:	d1e3      	bne.n	800353a <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	0018      	movs	r0, r3
 8003576:	46bd      	mov	sp, r7
 8003578:	b004      	add	sp, #16
 800357a:	bd80      	pop	{r7, pc}
 800357c:	80000017 	.word	0x80000017
 8003580:	20000008 	.word	0x20000008
 8003584:	000f4240 	.word	0x000f4240

08003588 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800359a:	2250      	movs	r2, #80	; 0x50
 800359c:	4013      	ands	r3, r2
 800359e:	d140      	bne.n	8003622 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a4:	2280      	movs	r2, #128	; 0x80
 80035a6:	0092      	lsls	r2, r2, #2
 80035a8:	431a      	orrs	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	23c0      	movs	r3, #192	; 0xc0
 80035b6:	011b      	lsls	r3, r3, #4
 80035b8:	4013      	ands	r3, r2
 80035ba:	d12d      	bne.n	8003618 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d129      	bne.n	8003618 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2208      	movs	r2, #8
 80035cc:	4013      	ands	r3, r2
 80035ce:	2b08      	cmp	r3, #8
 80035d0:	d122      	bne.n	8003618 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	2204      	movs	r2, #4
 80035da:	4013      	ands	r3, r2
 80035dc:	d110      	bne.n	8003600 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	210c      	movs	r1, #12
 80035ea:	438a      	bics	r2, r1
 80035ec:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f2:	4a11      	ldr	r2, [pc, #68]	; (8003638 <ADC_DMAConvCplt+0xb0>)
 80035f4:	4013      	ands	r3, r2
 80035f6:	2201      	movs	r2, #1
 80035f8:	431a      	orrs	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	639a      	str	r2, [r3, #56]	; 0x38
 80035fe:	e00b      	b.n	8003618 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003604:	2220      	movs	r2, #32
 8003606:	431a      	orrs	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003610:	2201      	movs	r2, #1
 8003612:	431a      	orrs	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	0018      	movs	r0, r3
 800361c:	f7ff fe12 	bl	8003244 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8003620:	e005      	b.n	800362e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	0010      	movs	r0, r2
 800362c:	4798      	blx	r3
}
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	46bd      	mov	sp, r7
 8003632:	b004      	add	sp, #16
 8003634:	bd80      	pop	{r7, pc}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	fffffefe 	.word	0xfffffefe

0800363c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	0018      	movs	r0, r3
 800364e:	f7ff fe01 	bl	8003254 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003652:	46c0      	nop			; (mov r8, r8)
 8003654:	46bd      	mov	sp, r7
 8003656:	b004      	add	sp, #16
 8003658:	bd80      	pop	{r7, pc}

0800365a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800365a:	b580      	push	{r7, lr}
 800365c:	b084      	sub	sp, #16
 800365e:	af00      	add	r7, sp, #0
 8003660:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003666:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366c:	2240      	movs	r2, #64	; 0x40
 800366e:	431a      	orrs	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003678:	2204      	movs	r2, #4
 800367a:	431a      	orrs	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	0018      	movs	r0, r3
 8003684:	f7ff fdee 	bl	8003264 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003688:	46c0      	nop			; (mov r8, r8)
 800368a:	46bd      	mov	sp, r7
 800368c:	b004      	add	sp, #16
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003698:	2317      	movs	r3, #23
 800369a:	18fb      	adds	r3, r7, r3
 800369c:	2200      	movs	r2, #0
 800369e:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80036a0:	2300      	movs	r3, #0
 80036a2:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80036a4:	2300      	movs	r3, #0
 80036a6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2234      	movs	r2, #52	; 0x34
 80036ac:	5c9b      	ldrb	r3, [r3, r2]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d101      	bne.n	80036b6 <HAL_ADCEx_Calibration_Start+0x26>
 80036b2:	2302      	movs	r3, #2
 80036b4:	e084      	b.n	80037c0 <HAL_ADCEx_Calibration_Start+0x130>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2234      	movs	r2, #52	; 0x34
 80036ba:	2101      	movs	r1, #1
 80036bc:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2203      	movs	r2, #3
 80036c6:	4013      	ands	r3, r2
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d112      	bne.n	80036f2 <HAL_ADCEx_Calibration_Start+0x62>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2201      	movs	r2, #1
 80036d4:	4013      	ands	r3, r2
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d009      	beq.n	80036ee <HAL_ADCEx_Calibration_Start+0x5e>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68da      	ldr	r2, [r3, #12]
 80036e0:	2380      	movs	r3, #128	; 0x80
 80036e2:	021b      	lsls	r3, r3, #8
 80036e4:	401a      	ands	r2, r3
 80036e6:	2380      	movs	r3, #128	; 0x80
 80036e8:	021b      	lsls	r3, r3, #8
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d101      	bne.n	80036f2 <HAL_ADCEx_Calibration_Start+0x62>
 80036ee:	2301      	movs	r3, #1
 80036f0:	e000      	b.n	80036f4 <HAL_ADCEx_Calibration_Start+0x64>
 80036f2:	2300      	movs	r3, #0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d152      	bne.n	800379e <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036fc:	4a32      	ldr	r2, [pc, #200]	; (80037c8 <HAL_ADCEx_Calibration_Start+0x138>)
 80036fe:	4013      	ands	r3, r2
 8003700:	2202      	movs	r2, #2
 8003702:	431a      	orrs	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	2203      	movs	r2, #3
 8003710:	4013      	ands	r3, r2
 8003712:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	68da      	ldr	r2, [r3, #12]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2103      	movs	r1, #3
 8003720:	438a      	bics	r2, r1
 8003722:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2180      	movs	r1, #128	; 0x80
 8003730:	0609      	lsls	r1, r1, #24
 8003732:	430a      	orrs	r2, r1
 8003734:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8003736:	f7ff fbb9 	bl	8002eac <HAL_GetTick>
 800373a:	0003      	movs	r3, r0
 800373c:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800373e:	e014      	b.n	800376a <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003740:	f7ff fbb4 	bl	8002eac <HAL_GetTick>
 8003744:	0002      	movs	r2, r0
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b02      	cmp	r3, #2
 800374c:	d90d      	bls.n	800376a <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003752:	2212      	movs	r2, #18
 8003754:	4393      	bics	r3, r2
 8003756:	2210      	movs	r2, #16
 8003758:	431a      	orrs	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	639a      	str	r2, [r3, #56]	; 0x38
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2234      	movs	r2, #52	; 0x34
 8003762:	2100      	movs	r1, #0
 8003764:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e02a      	b.n	80037c0 <HAL_ADCEx_Calibration_Start+0x130>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	0fdb      	lsrs	r3, r3, #31
 8003772:	07da      	lsls	r2, r3, #31
 8003774:	2380      	movs	r3, #128	; 0x80
 8003776:	061b      	lsls	r3, r3, #24
 8003778:	429a      	cmp	r2, r3
 800377a:	d0e1      	beq.n	8003740 <HAL_ADCEx_Calibration_Start+0xb0>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68d9      	ldr	r1, [r3, #12]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	430a      	orrs	r2, r1
 800378a:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003790:	2203      	movs	r2, #3
 8003792:	4393      	bics	r3, r2
 8003794:	2201      	movs	r2, #1
 8003796:	431a      	orrs	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	639a      	str	r2, [r3, #56]	; 0x38
 800379c:	e009      	b.n	80037b2 <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037a2:	2220      	movs	r2, #32
 80037a4:	431a      	orrs	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80037aa:	2317      	movs	r3, #23
 80037ac:	18fb      	adds	r3, r7, r3
 80037ae:	2201      	movs	r2, #1
 80037b0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2234      	movs	r2, #52	; 0x34
 80037b6:	2100      	movs	r1, #0
 80037b8:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80037ba:	2317      	movs	r3, #23
 80037bc:	18fb      	adds	r3, r7, r3
 80037be:	781b      	ldrb	r3, [r3, #0]
}
 80037c0:	0018      	movs	r0, r3
 80037c2:	46bd      	mov	sp, r7
 80037c4:	b006      	add	sp, #24
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	fffffefd 	.word	0xfffffefd

080037cc <__NVIC_EnableIRQ>:
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	0002      	movs	r2, r0
 80037d4:	1dfb      	adds	r3, r7, #7
 80037d6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80037d8:	1dfb      	adds	r3, r7, #7
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	2b7f      	cmp	r3, #127	; 0x7f
 80037de:	d809      	bhi.n	80037f4 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037e0:	1dfb      	adds	r3, r7, #7
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	001a      	movs	r2, r3
 80037e6:	231f      	movs	r3, #31
 80037e8:	401a      	ands	r2, r3
 80037ea:	4b04      	ldr	r3, [pc, #16]	; (80037fc <__NVIC_EnableIRQ+0x30>)
 80037ec:	2101      	movs	r1, #1
 80037ee:	4091      	lsls	r1, r2
 80037f0:	000a      	movs	r2, r1
 80037f2:	601a      	str	r2, [r3, #0]
}
 80037f4:	46c0      	nop			; (mov r8, r8)
 80037f6:	46bd      	mov	sp, r7
 80037f8:	b002      	add	sp, #8
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	e000e100 	.word	0xe000e100

08003800 <__NVIC_SetPriority>:
{
 8003800:	b590      	push	{r4, r7, lr}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	0002      	movs	r2, r0
 8003808:	6039      	str	r1, [r7, #0]
 800380a:	1dfb      	adds	r3, r7, #7
 800380c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800380e:	1dfb      	adds	r3, r7, #7
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	2b7f      	cmp	r3, #127	; 0x7f
 8003814:	d828      	bhi.n	8003868 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003816:	4a2f      	ldr	r2, [pc, #188]	; (80038d4 <__NVIC_SetPriority+0xd4>)
 8003818:	1dfb      	adds	r3, r7, #7
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	b25b      	sxtb	r3, r3
 800381e:	089b      	lsrs	r3, r3, #2
 8003820:	33c0      	adds	r3, #192	; 0xc0
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	589b      	ldr	r3, [r3, r2]
 8003826:	1dfa      	adds	r2, r7, #7
 8003828:	7812      	ldrb	r2, [r2, #0]
 800382a:	0011      	movs	r1, r2
 800382c:	2203      	movs	r2, #3
 800382e:	400a      	ands	r2, r1
 8003830:	00d2      	lsls	r2, r2, #3
 8003832:	21ff      	movs	r1, #255	; 0xff
 8003834:	4091      	lsls	r1, r2
 8003836:	000a      	movs	r2, r1
 8003838:	43d2      	mvns	r2, r2
 800383a:	401a      	ands	r2, r3
 800383c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	019b      	lsls	r3, r3, #6
 8003842:	22ff      	movs	r2, #255	; 0xff
 8003844:	401a      	ands	r2, r3
 8003846:	1dfb      	adds	r3, r7, #7
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	0018      	movs	r0, r3
 800384c:	2303      	movs	r3, #3
 800384e:	4003      	ands	r3, r0
 8003850:	00db      	lsls	r3, r3, #3
 8003852:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003854:	481f      	ldr	r0, [pc, #124]	; (80038d4 <__NVIC_SetPriority+0xd4>)
 8003856:	1dfb      	adds	r3, r7, #7
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	b25b      	sxtb	r3, r3
 800385c:	089b      	lsrs	r3, r3, #2
 800385e:	430a      	orrs	r2, r1
 8003860:	33c0      	adds	r3, #192	; 0xc0
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	501a      	str	r2, [r3, r0]
}
 8003866:	e031      	b.n	80038cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003868:	4a1b      	ldr	r2, [pc, #108]	; (80038d8 <__NVIC_SetPriority+0xd8>)
 800386a:	1dfb      	adds	r3, r7, #7
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	0019      	movs	r1, r3
 8003870:	230f      	movs	r3, #15
 8003872:	400b      	ands	r3, r1
 8003874:	3b08      	subs	r3, #8
 8003876:	089b      	lsrs	r3, r3, #2
 8003878:	3306      	adds	r3, #6
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	18d3      	adds	r3, r2, r3
 800387e:	3304      	adds	r3, #4
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	1dfa      	adds	r2, r7, #7
 8003884:	7812      	ldrb	r2, [r2, #0]
 8003886:	0011      	movs	r1, r2
 8003888:	2203      	movs	r2, #3
 800388a:	400a      	ands	r2, r1
 800388c:	00d2      	lsls	r2, r2, #3
 800388e:	21ff      	movs	r1, #255	; 0xff
 8003890:	4091      	lsls	r1, r2
 8003892:	000a      	movs	r2, r1
 8003894:	43d2      	mvns	r2, r2
 8003896:	401a      	ands	r2, r3
 8003898:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	019b      	lsls	r3, r3, #6
 800389e:	22ff      	movs	r2, #255	; 0xff
 80038a0:	401a      	ands	r2, r3
 80038a2:	1dfb      	adds	r3, r7, #7
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	0018      	movs	r0, r3
 80038a8:	2303      	movs	r3, #3
 80038aa:	4003      	ands	r3, r0
 80038ac:	00db      	lsls	r3, r3, #3
 80038ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038b0:	4809      	ldr	r0, [pc, #36]	; (80038d8 <__NVIC_SetPriority+0xd8>)
 80038b2:	1dfb      	adds	r3, r7, #7
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	001c      	movs	r4, r3
 80038b8:	230f      	movs	r3, #15
 80038ba:	4023      	ands	r3, r4
 80038bc:	3b08      	subs	r3, #8
 80038be:	089b      	lsrs	r3, r3, #2
 80038c0:	430a      	orrs	r2, r1
 80038c2:	3306      	adds	r3, #6
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	18c3      	adds	r3, r0, r3
 80038c8:	3304      	adds	r3, #4
 80038ca:	601a      	str	r2, [r3, #0]
}
 80038cc:	46c0      	nop			; (mov r8, r8)
 80038ce:	46bd      	mov	sp, r7
 80038d0:	b003      	add	sp, #12
 80038d2:	bd90      	pop	{r4, r7, pc}
 80038d4:	e000e100 	.word	0xe000e100
 80038d8:	e000ed00 	.word	0xe000ed00

080038dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	3b01      	subs	r3, #1
 80038e8:	4a0c      	ldr	r2, [pc, #48]	; (800391c <SysTick_Config+0x40>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d901      	bls.n	80038f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ee:	2301      	movs	r3, #1
 80038f0:	e010      	b.n	8003914 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038f2:	4b0b      	ldr	r3, [pc, #44]	; (8003920 <SysTick_Config+0x44>)
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	3a01      	subs	r2, #1
 80038f8:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038fa:	2301      	movs	r3, #1
 80038fc:	425b      	negs	r3, r3
 80038fe:	2103      	movs	r1, #3
 8003900:	0018      	movs	r0, r3
 8003902:	f7ff ff7d 	bl	8003800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003906:	4b06      	ldr	r3, [pc, #24]	; (8003920 <SysTick_Config+0x44>)
 8003908:	2200      	movs	r2, #0
 800390a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800390c:	4b04      	ldr	r3, [pc, #16]	; (8003920 <SysTick_Config+0x44>)
 800390e:	2207      	movs	r2, #7
 8003910:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003912:	2300      	movs	r3, #0
}
 8003914:	0018      	movs	r0, r3
 8003916:	46bd      	mov	sp, r7
 8003918:	b002      	add	sp, #8
 800391a:	bd80      	pop	{r7, pc}
 800391c:	00ffffff 	.word	0x00ffffff
 8003920:	e000e010 	.word	0xe000e010

08003924 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	60b9      	str	r1, [r7, #8]
 800392c:	607a      	str	r2, [r7, #4]
 800392e:	210f      	movs	r1, #15
 8003930:	187b      	adds	r3, r7, r1
 8003932:	1c02      	adds	r2, r0, #0
 8003934:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	187b      	adds	r3, r7, r1
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	b25b      	sxtb	r3, r3
 800393e:	0011      	movs	r1, r2
 8003940:	0018      	movs	r0, r3
 8003942:	f7ff ff5d 	bl	8003800 <__NVIC_SetPriority>
}
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	46bd      	mov	sp, r7
 800394a:	b004      	add	sp, #16
 800394c:	bd80      	pop	{r7, pc}

0800394e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b082      	sub	sp, #8
 8003952:	af00      	add	r7, sp, #0
 8003954:	0002      	movs	r2, r0
 8003956:	1dfb      	adds	r3, r7, #7
 8003958:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800395a:	1dfb      	adds	r3, r7, #7
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	b25b      	sxtb	r3, r3
 8003960:	0018      	movs	r0, r3
 8003962:	f7ff ff33 	bl	80037cc <__NVIC_EnableIRQ>
}
 8003966:	46c0      	nop			; (mov r8, r8)
 8003968:	46bd      	mov	sp, r7
 800396a:	b002      	add	sp, #8
 800396c:	bd80      	pop	{r7, pc}

0800396e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b082      	sub	sp, #8
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	0018      	movs	r0, r3
 800397a:	f7ff ffaf 	bl	80038dc <SysTick_Config>
 800397e:	0003      	movs	r3, r0
}
 8003980:	0018      	movs	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	b002      	add	sp, #8
 8003986:	bd80      	pop	{r7, pc}

08003988 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003990:	2300      	movs	r3, #0
 8003992:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d101      	bne.n	800399e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e036      	b.n	8003a0c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2221      	movs	r2, #33	; 0x21
 80039a2:	2102      	movs	r1, #2
 80039a4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	4a18      	ldr	r2, [pc, #96]	; (8003a14 <HAL_DMA_Init+0x8c>)
 80039b2:	4013      	ands	r3, r2
 80039b4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80039be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	69db      	ldr	r3, [r3, #28]
 80039dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	0018      	movs	r0, r3
 80039f0:	f000 f946 	bl	8003c80 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2221      	movs	r2, #33	; 0x21
 80039fe:	2101      	movs	r1, #1
 8003a00:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2220      	movs	r2, #32
 8003a06:	2100      	movs	r1, #0
 8003a08:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}  
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	b004      	add	sp, #16
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	ffffc00f 	.word	0xffffc00f

08003a18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	607a      	str	r2, [r7, #4]
 8003a24:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003a26:	2317      	movs	r3, #23
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2220      	movs	r2, #32
 8003a32:	5c9b      	ldrb	r3, [r3, r2]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d101      	bne.n	8003a3c <HAL_DMA_Start_IT+0x24>
 8003a38:	2302      	movs	r3, #2
 8003a3a:	e04f      	b.n	8003adc <HAL_DMA_Start_IT+0xc4>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2220      	movs	r2, #32
 8003a40:	2101      	movs	r1, #1
 8003a42:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2221      	movs	r2, #33	; 0x21
 8003a48:	5c9b      	ldrb	r3, [r3, r2]
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d13a      	bne.n	8003ac6 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2221      	movs	r2, #33	; 0x21
 8003a54:	2102      	movs	r1, #2
 8003a56:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2101      	movs	r1, #1
 8003a6a:	438a      	bics	r2, r1
 8003a6c:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	68b9      	ldr	r1, [r7, #8]
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 f8d7 	bl	8003c28 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d008      	beq.n	8003a94 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	210e      	movs	r1, #14
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	e00f      	b.n	8003ab4 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	210a      	movs	r1, #10
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2104      	movs	r1, #4
 8003ab0:	438a      	bics	r2, r1
 8003ab2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2101      	movs	r1, #1
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	601a      	str	r2, [r3, #0]
 8003ac4:	e007      	b.n	8003ad6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2220      	movs	r2, #32
 8003aca:	2100      	movs	r1, #0
 8003acc:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003ace:	2317      	movs	r3, #23
 8003ad0:	18fb      	adds	r3, r7, r3
 8003ad2:	2202      	movs	r2, #2
 8003ad4:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8003ad6:	2317      	movs	r3, #23
 8003ad8:	18fb      	adds	r3, r7, r3
 8003ada:	781b      	ldrb	r3, [r3, #0]
} 
 8003adc:	0018      	movs	r0, r3
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	b006      	add	sp, #24
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b00:	2204      	movs	r2, #4
 8003b02:	409a      	lsls	r2, r3
 8003b04:	0013      	movs	r3, r2
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	4013      	ands	r3, r2
 8003b0a:	d024      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x72>
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	2204      	movs	r2, #4
 8003b10:	4013      	ands	r3, r2
 8003b12:	d020      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	d107      	bne.n	8003b30 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2104      	movs	r1, #4
 8003b2c:	438a      	bics	r2, r1
 8003b2e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b38:	2104      	movs	r1, #4
 8003b3a:	4091      	lsls	r1, r2
 8003b3c:	000a      	movs	r2, r1
 8003b3e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d100      	bne.n	8003b4a <HAL_DMA_IRQHandler+0x66>
 8003b48:	e06a      	b.n	8003c20 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	0010      	movs	r0, r2
 8003b52:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8003b54:	e064      	b.n	8003c20 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	409a      	lsls	r2, r3
 8003b5e:	0013      	movs	r3, r2
 8003b60:	68fa      	ldr	r2, [r7, #12]
 8003b62:	4013      	ands	r3, r2
 8003b64:	d02b      	beq.n	8003bbe <HAL_DMA_IRQHandler+0xda>
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	2202      	movs	r2, #2
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	d027      	beq.n	8003bbe <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2220      	movs	r2, #32
 8003b76:	4013      	ands	r3, r2
 8003b78:	d10b      	bne.n	8003b92 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	210a      	movs	r1, #10
 8003b86:	438a      	bics	r2, r1
 8003b88:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2221      	movs	r2, #33	; 0x21
 8003b8e:	2101      	movs	r1, #1
 8003b90:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9a:	2102      	movs	r1, #2
 8003b9c:	4091      	lsls	r1, r2
 8003b9e:	000a      	movs	r2, r1
 8003ba0:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2220      	movs	r2, #32
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d036      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	0010      	movs	r0, r2
 8003bba:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003bbc:	e030      	b.n	8003c20 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc2:	2208      	movs	r2, #8
 8003bc4:	409a      	lsls	r2, r3
 8003bc6:	0013      	movs	r3, r2
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	d028      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x13c>
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	2208      	movs	r2, #8
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	d024      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	210e      	movs	r1, #14
 8003be2:	438a      	bics	r2, r1
 8003be4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bee:	2101      	movs	r1, #1
 8003bf0:	4091      	lsls	r1, r2
 8003bf2:	000a      	movs	r2, r1
 8003bf4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2221      	movs	r2, #33	; 0x21
 8003c00:	2101      	movs	r1, #1
 8003c02:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2220      	movs	r2, #32
 8003c08:	2100      	movs	r1, #0
 8003c0a:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d005      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	0010      	movs	r0, r2
 8003c1c:	4798      	blx	r3
    }
   }
}  
 8003c1e:	e7ff      	b.n	8003c20 <HAL_DMA_IRQHandler+0x13c>
 8003c20:	46c0      	nop			; (mov r8, r8)
 8003c22:	46bd      	mov	sp, r7
 8003c24:	b004      	add	sp, #16
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	607a      	str	r2, [r7, #4]
 8003c34:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3e:	2101      	movs	r1, #1
 8003c40:	4091      	lsls	r1, r2
 8003c42:	000a      	movs	r2, r1
 8003c44:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	2b10      	cmp	r3, #16
 8003c54:	d108      	bne.n	8003c68 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	68ba      	ldr	r2, [r7, #8]
 8003c64:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c66:	e007      	b.n	8003c78 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68ba      	ldr	r2, [r7, #8]
 8003c6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	60da      	str	r2, [r3, #12]
}
 8003c78:	46c0      	nop			; (mov r8, r8)
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	b004      	add	sp, #16
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a08      	ldr	r2, [pc, #32]	; (8003cb0 <DMA_CalcBaseAndBitshift+0x30>)
 8003c8e:	4694      	mov	ip, r2
 8003c90:	4463      	add	r3, ip
 8003c92:	2114      	movs	r1, #20
 8003c94:	0018      	movs	r0, r3
 8003c96:	f7fc fa37 	bl	8000108 <__udivsi3>
 8003c9a:	0003      	movs	r3, r0
 8003c9c:	009a      	lsls	r2, r3, #2
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a03      	ldr	r2, [pc, #12]	; (8003cb4 <DMA_CalcBaseAndBitshift+0x34>)
 8003ca6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003ca8:	46c0      	nop			; (mov r8, r8)
 8003caa:	46bd      	mov	sp, r7
 8003cac:	b002      	add	sp, #8
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	bffdfff8 	.word	0xbffdfff8
 8003cb4:	40020000 	.word	0x40020000

08003cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cc6:	e14f      	b.n	8003f68 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2101      	movs	r1, #1
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	4091      	lsls	r1, r2
 8003cd2:	000a      	movs	r2, r1
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d100      	bne.n	8003ce0 <HAL_GPIO_Init+0x28>
 8003cde:	e140      	b.n	8003f62 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d003      	beq.n	8003cf0 <HAL_GPIO_Init+0x38>
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	2b12      	cmp	r3, #18
 8003cee:	d123      	bne.n	8003d38 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	08da      	lsrs	r2, r3, #3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	3208      	adds	r2, #8
 8003cf8:	0092      	lsls	r2, r2, #2
 8003cfa:	58d3      	ldr	r3, [r2, r3]
 8003cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	2207      	movs	r2, #7
 8003d02:	4013      	ands	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	220f      	movs	r2, #15
 8003d08:	409a      	lsls	r2, r3
 8003d0a:	0013      	movs	r3, r2
 8003d0c:	43da      	mvns	r2, r3
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	4013      	ands	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	691a      	ldr	r2, [r3, #16]
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	2107      	movs	r1, #7
 8003d1c:	400b      	ands	r3, r1
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	409a      	lsls	r2, r3
 8003d22:	0013      	movs	r3, r2
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	08da      	lsrs	r2, r3, #3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	3208      	adds	r2, #8
 8003d32:	0092      	lsls	r2, r2, #2
 8003d34:	6939      	ldr	r1, [r7, #16]
 8003d36:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	005b      	lsls	r3, r3, #1
 8003d42:	2203      	movs	r2, #3
 8003d44:	409a      	lsls	r2, r3
 8003d46:	0013      	movs	r3, r2
 8003d48:	43da      	mvns	r2, r3
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2203      	movs	r2, #3
 8003d56:	401a      	ands	r2, r3
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	409a      	lsls	r2, r3
 8003d5e:	0013      	movs	r3, r2
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	693a      	ldr	r2, [r7, #16]
 8003d6a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d00b      	beq.n	8003d8c <HAL_GPIO_Init+0xd4>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d007      	beq.n	8003d8c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d80:	2b11      	cmp	r3, #17
 8003d82:	d003      	beq.n	8003d8c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	2b12      	cmp	r3, #18
 8003d8a:	d130      	bne.n	8003dee <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	2203      	movs	r2, #3
 8003d98:	409a      	lsls	r2, r3
 8003d9a:	0013      	movs	r3, r2
 8003d9c:	43da      	mvns	r2, r3
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	4013      	ands	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	409a      	lsls	r2, r3
 8003dae:	0013      	movs	r3, r2
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	0013      	movs	r3, r2
 8003dca:	43da      	mvns	r2, r3
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	091b      	lsrs	r3, r3, #4
 8003dd8:	2201      	movs	r2, #1
 8003dda:	401a      	ands	r2, r3
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	409a      	lsls	r2, r3
 8003de0:	0013      	movs	r3, r2
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	2203      	movs	r2, #3
 8003dfa:	409a      	lsls	r2, r3
 8003dfc:	0013      	movs	r3, r2
 8003dfe:	43da      	mvns	r2, r3
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	4013      	ands	r3, r2
 8003e04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	689a      	ldr	r2, [r3, #8]
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	005b      	lsls	r3, r3, #1
 8003e0e:	409a      	lsls	r2, r3
 8003e10:	0013      	movs	r3, r2
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	2380      	movs	r3, #128	; 0x80
 8003e24:	055b      	lsls	r3, r3, #21
 8003e26:	4013      	ands	r3, r2
 8003e28:	d100      	bne.n	8003e2c <HAL_GPIO_Init+0x174>
 8003e2a:	e09a      	b.n	8003f62 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e2c:	4b54      	ldr	r3, [pc, #336]	; (8003f80 <HAL_GPIO_Init+0x2c8>)
 8003e2e:	699a      	ldr	r2, [r3, #24]
 8003e30:	4b53      	ldr	r3, [pc, #332]	; (8003f80 <HAL_GPIO_Init+0x2c8>)
 8003e32:	2101      	movs	r1, #1
 8003e34:	430a      	orrs	r2, r1
 8003e36:	619a      	str	r2, [r3, #24]
 8003e38:	4b51      	ldr	r3, [pc, #324]	; (8003f80 <HAL_GPIO_Init+0x2c8>)
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	4013      	ands	r3, r2
 8003e40:	60bb      	str	r3, [r7, #8]
 8003e42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e44:	4a4f      	ldr	r2, [pc, #316]	; (8003f84 <HAL_GPIO_Init+0x2cc>)
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	089b      	lsrs	r3, r3, #2
 8003e4a:	3302      	adds	r3, #2
 8003e4c:	009b      	lsls	r3, r3, #2
 8003e4e:	589b      	ldr	r3, [r3, r2]
 8003e50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2203      	movs	r2, #3
 8003e56:	4013      	ands	r3, r2
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	220f      	movs	r2, #15
 8003e5c:	409a      	lsls	r2, r3
 8003e5e:	0013      	movs	r3, r2
 8003e60:	43da      	mvns	r2, r3
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	4013      	ands	r3, r2
 8003e66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	2390      	movs	r3, #144	; 0x90
 8003e6c:	05db      	lsls	r3, r3, #23
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d013      	beq.n	8003e9a <HAL_GPIO_Init+0x1e2>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a44      	ldr	r2, [pc, #272]	; (8003f88 <HAL_GPIO_Init+0x2d0>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d00d      	beq.n	8003e96 <HAL_GPIO_Init+0x1de>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a43      	ldr	r2, [pc, #268]	; (8003f8c <HAL_GPIO_Init+0x2d4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d007      	beq.n	8003e92 <HAL_GPIO_Init+0x1da>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a42      	ldr	r2, [pc, #264]	; (8003f90 <HAL_GPIO_Init+0x2d8>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d101      	bne.n	8003e8e <HAL_GPIO_Init+0x1d6>
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e006      	b.n	8003e9c <HAL_GPIO_Init+0x1e4>
 8003e8e:	2305      	movs	r3, #5
 8003e90:	e004      	b.n	8003e9c <HAL_GPIO_Init+0x1e4>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e002      	b.n	8003e9c <HAL_GPIO_Init+0x1e4>
 8003e96:	2301      	movs	r3, #1
 8003e98:	e000      	b.n	8003e9c <HAL_GPIO_Init+0x1e4>
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	2103      	movs	r1, #3
 8003ea0:	400a      	ands	r2, r1
 8003ea2:	0092      	lsls	r2, r2, #2
 8003ea4:	4093      	lsls	r3, r2
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003eac:	4935      	ldr	r1, [pc, #212]	; (8003f84 <HAL_GPIO_Init+0x2cc>)
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	089b      	lsrs	r3, r3, #2
 8003eb2:	3302      	adds	r3, #2
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	693a      	ldr	r2, [r7, #16]
 8003eb8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003eba:	4b36      	ldr	r3, [pc, #216]	; (8003f94 <HAL_GPIO_Init+0x2dc>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	43da      	mvns	r2, r3
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	2380      	movs	r3, #128	; 0x80
 8003ed0:	025b      	lsls	r3, r3, #9
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	d003      	beq.n	8003ede <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003ede:	4b2d      	ldr	r3, [pc, #180]	; (8003f94 <HAL_GPIO_Init+0x2dc>)
 8003ee0:	693a      	ldr	r2, [r7, #16]
 8003ee2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003ee4:	4b2b      	ldr	r3, [pc, #172]	; (8003f94 <HAL_GPIO_Init+0x2dc>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	43da      	mvns	r2, r3
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	2380      	movs	r3, #128	; 0x80
 8003efa:	029b      	lsls	r3, r3, #10
 8003efc:	4013      	ands	r3, r2
 8003efe:	d003      	beq.n	8003f08 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003f00:	693a      	ldr	r2, [r7, #16]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003f08:	4b22      	ldr	r3, [pc, #136]	; (8003f94 <HAL_GPIO_Init+0x2dc>)
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f0e:	4b21      	ldr	r3, [pc, #132]	; (8003f94 <HAL_GPIO_Init+0x2dc>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	43da      	mvns	r2, r3
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	2380      	movs	r3, #128	; 0x80
 8003f24:	035b      	lsls	r3, r3, #13
 8003f26:	4013      	ands	r3, r2
 8003f28:	d003      	beq.n	8003f32 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003f32:	4b18      	ldr	r3, [pc, #96]	; (8003f94 <HAL_GPIO_Init+0x2dc>)
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003f38:	4b16      	ldr	r3, [pc, #88]	; (8003f94 <HAL_GPIO_Init+0x2dc>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	43da      	mvns	r2, r3
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	4013      	ands	r3, r2
 8003f46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	2380      	movs	r3, #128	; 0x80
 8003f4e:	039b      	lsls	r3, r3, #14
 8003f50:	4013      	ands	r3, r2
 8003f52:	d003      	beq.n	8003f5c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003f5c:	4b0d      	ldr	r3, [pc, #52]	; (8003f94 <HAL_GPIO_Init+0x2dc>)
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	3301      	adds	r3, #1
 8003f66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	40da      	lsrs	r2, r3
 8003f70:	1e13      	subs	r3, r2, #0
 8003f72:	d000      	beq.n	8003f76 <HAL_GPIO_Init+0x2be>
 8003f74:	e6a8      	b.n	8003cc8 <HAL_GPIO_Init+0x10>
  } 
}
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	b006      	add	sp, #24
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	46c0      	nop			; (mov r8, r8)
 8003f80:	40021000 	.word	0x40021000
 8003f84:	40010000 	.word	0x40010000
 8003f88:	48000400 	.word	0x48000400
 8003f8c:	48000800 	.word	0x48000800
 8003f90:	48000c00 	.word	0x48000c00
 8003f94:	40010400 	.word	0x40010400

08003f98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b088      	sub	sp, #32
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e303      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	d100      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x1e>
 8003fb4:	e08d      	b.n	80040d2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003fb6:	4bc4      	ldr	r3, [pc, #784]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	220c      	movs	r2, #12
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	2b04      	cmp	r3, #4
 8003fc0:	d00e      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003fc2:	4bc1      	ldr	r3, [pc, #772]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	220c      	movs	r2, #12
 8003fc8:	4013      	ands	r3, r2
 8003fca:	2b08      	cmp	r3, #8
 8003fcc:	d116      	bne.n	8003ffc <HAL_RCC_OscConfig+0x64>
 8003fce:	4bbe      	ldr	r3, [pc, #760]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8003fd0:	685a      	ldr	r2, [r3, #4]
 8003fd2:	2380      	movs	r3, #128	; 0x80
 8003fd4:	025b      	lsls	r3, r3, #9
 8003fd6:	401a      	ands	r2, r3
 8003fd8:	2380      	movs	r3, #128	; 0x80
 8003fda:	025b      	lsls	r3, r3, #9
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d10d      	bne.n	8003ffc <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe0:	4bb9      	ldr	r3, [pc, #740]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	2380      	movs	r3, #128	; 0x80
 8003fe6:	029b      	lsls	r3, r3, #10
 8003fe8:	4013      	ands	r3, r2
 8003fea:	d100      	bne.n	8003fee <HAL_RCC_OscConfig+0x56>
 8003fec:	e070      	b.n	80040d0 <HAL_RCC_OscConfig+0x138>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d000      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x60>
 8003ff6:	e06b      	b.n	80040d0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e2da      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d107      	bne.n	8004014 <HAL_RCC_OscConfig+0x7c>
 8004004:	4bb0      	ldr	r3, [pc, #704]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	4baf      	ldr	r3, [pc, #700]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800400a:	2180      	movs	r1, #128	; 0x80
 800400c:	0249      	lsls	r1, r1, #9
 800400e:	430a      	orrs	r2, r1
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	e02f      	b.n	8004074 <HAL_RCC_OscConfig+0xdc>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d10c      	bne.n	8004036 <HAL_RCC_OscConfig+0x9e>
 800401c:	4baa      	ldr	r3, [pc, #680]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	4ba9      	ldr	r3, [pc, #676]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004022:	49aa      	ldr	r1, [pc, #680]	; (80042cc <HAL_RCC_OscConfig+0x334>)
 8004024:	400a      	ands	r2, r1
 8004026:	601a      	str	r2, [r3, #0]
 8004028:	4ba7      	ldr	r3, [pc, #668]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	4ba6      	ldr	r3, [pc, #664]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800402e:	49a8      	ldr	r1, [pc, #672]	; (80042d0 <HAL_RCC_OscConfig+0x338>)
 8004030:	400a      	ands	r2, r1
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	e01e      	b.n	8004074 <HAL_RCC_OscConfig+0xdc>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	2b05      	cmp	r3, #5
 800403c:	d10e      	bne.n	800405c <HAL_RCC_OscConfig+0xc4>
 800403e:	4ba2      	ldr	r3, [pc, #648]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	4ba1      	ldr	r3, [pc, #644]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004044:	2180      	movs	r1, #128	; 0x80
 8004046:	02c9      	lsls	r1, r1, #11
 8004048:	430a      	orrs	r2, r1
 800404a:	601a      	str	r2, [r3, #0]
 800404c:	4b9e      	ldr	r3, [pc, #632]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	4b9d      	ldr	r3, [pc, #628]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004052:	2180      	movs	r1, #128	; 0x80
 8004054:	0249      	lsls	r1, r1, #9
 8004056:	430a      	orrs	r2, r1
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	e00b      	b.n	8004074 <HAL_RCC_OscConfig+0xdc>
 800405c:	4b9a      	ldr	r3, [pc, #616]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	4b99      	ldr	r3, [pc, #612]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004062:	499a      	ldr	r1, [pc, #616]	; (80042cc <HAL_RCC_OscConfig+0x334>)
 8004064:	400a      	ands	r2, r1
 8004066:	601a      	str	r2, [r3, #0]
 8004068:	4b97      	ldr	r3, [pc, #604]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	4b96      	ldr	r3, [pc, #600]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800406e:	4998      	ldr	r1, [pc, #608]	; (80042d0 <HAL_RCC_OscConfig+0x338>)
 8004070:	400a      	ands	r2, r1
 8004072:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d014      	beq.n	80040a6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407c:	f7fe ff16 	bl	8002eac <HAL_GetTick>
 8004080:	0003      	movs	r3, r0
 8004082:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004084:	e008      	b.n	8004098 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004086:	f7fe ff11 	bl	8002eac <HAL_GetTick>
 800408a:	0002      	movs	r2, r0
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	2b64      	cmp	r3, #100	; 0x64
 8004092:	d901      	bls.n	8004098 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e28c      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004098:	4b8b      	ldr	r3, [pc, #556]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	2380      	movs	r3, #128	; 0x80
 800409e:	029b      	lsls	r3, r3, #10
 80040a0:	4013      	ands	r3, r2
 80040a2:	d0f0      	beq.n	8004086 <HAL_RCC_OscConfig+0xee>
 80040a4:	e015      	b.n	80040d2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a6:	f7fe ff01 	bl	8002eac <HAL_GetTick>
 80040aa:	0003      	movs	r3, r0
 80040ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040ae:	e008      	b.n	80040c2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040b0:	f7fe fefc 	bl	8002eac <HAL_GetTick>
 80040b4:	0002      	movs	r2, r0
 80040b6:	69bb      	ldr	r3, [r7, #24]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	2b64      	cmp	r3, #100	; 0x64
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e277      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040c2:	4b81      	ldr	r3, [pc, #516]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	2380      	movs	r3, #128	; 0x80
 80040c8:	029b      	lsls	r3, r3, #10
 80040ca:	4013      	ands	r3, r2
 80040cc:	d1f0      	bne.n	80040b0 <HAL_RCC_OscConfig+0x118>
 80040ce:	e000      	b.n	80040d2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040d0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2202      	movs	r2, #2
 80040d8:	4013      	ands	r3, r2
 80040da:	d100      	bne.n	80040de <HAL_RCC_OscConfig+0x146>
 80040dc:	e069      	b.n	80041b2 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80040de:	4b7a      	ldr	r3, [pc, #488]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	220c      	movs	r2, #12
 80040e4:	4013      	ands	r3, r2
 80040e6:	d00b      	beq.n	8004100 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80040e8:	4b77      	ldr	r3, [pc, #476]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	220c      	movs	r2, #12
 80040ee:	4013      	ands	r3, r2
 80040f0:	2b08      	cmp	r3, #8
 80040f2:	d11c      	bne.n	800412e <HAL_RCC_OscConfig+0x196>
 80040f4:	4b74      	ldr	r3, [pc, #464]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	2380      	movs	r3, #128	; 0x80
 80040fa:	025b      	lsls	r3, r3, #9
 80040fc:	4013      	ands	r3, r2
 80040fe:	d116      	bne.n	800412e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004100:	4b71      	ldr	r3, [pc, #452]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2202      	movs	r2, #2
 8004106:	4013      	ands	r3, r2
 8004108:	d005      	beq.n	8004116 <HAL_RCC_OscConfig+0x17e>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d001      	beq.n	8004116 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e24d      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004116:	4b6c      	ldr	r3, [pc, #432]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	22f8      	movs	r2, #248	; 0xf8
 800411c:	4393      	bics	r3, r2
 800411e:	0019      	movs	r1, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	00da      	lsls	r2, r3, #3
 8004126:	4b68      	ldr	r3, [pc, #416]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004128:	430a      	orrs	r2, r1
 800412a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800412c:	e041      	b.n	80041b2 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d024      	beq.n	8004180 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004136:	4b64      	ldr	r3, [pc, #400]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	4b63      	ldr	r3, [pc, #396]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800413c:	2101      	movs	r1, #1
 800413e:	430a      	orrs	r2, r1
 8004140:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004142:	f7fe feb3 	bl	8002eac <HAL_GetTick>
 8004146:	0003      	movs	r3, r0
 8004148:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800414c:	f7fe feae 	bl	8002eac <HAL_GetTick>
 8004150:	0002      	movs	r2, r0
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e229      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800415e:	4b5a      	ldr	r3, [pc, #360]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2202      	movs	r2, #2
 8004164:	4013      	ands	r3, r2
 8004166:	d0f1      	beq.n	800414c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004168:	4b57      	ldr	r3, [pc, #348]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	22f8      	movs	r2, #248	; 0xf8
 800416e:	4393      	bics	r3, r2
 8004170:	0019      	movs	r1, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	00da      	lsls	r2, r3, #3
 8004178:	4b53      	ldr	r3, [pc, #332]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800417a:	430a      	orrs	r2, r1
 800417c:	601a      	str	r2, [r3, #0]
 800417e:	e018      	b.n	80041b2 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004180:	4b51      	ldr	r3, [pc, #324]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	4b50      	ldr	r3, [pc, #320]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004186:	2101      	movs	r1, #1
 8004188:	438a      	bics	r2, r1
 800418a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418c:	f7fe fe8e 	bl	8002eac <HAL_GetTick>
 8004190:	0003      	movs	r3, r0
 8004192:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004194:	e008      	b.n	80041a8 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004196:	f7fe fe89 	bl	8002eac <HAL_GetTick>
 800419a:	0002      	movs	r2, r0
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d901      	bls.n	80041a8 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e204      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041a8:	4b47      	ldr	r3, [pc, #284]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2202      	movs	r2, #2
 80041ae:	4013      	ands	r3, r2
 80041b0:	d1f1      	bne.n	8004196 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2208      	movs	r2, #8
 80041b8:	4013      	ands	r3, r2
 80041ba:	d036      	beq.n	800422a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	69db      	ldr	r3, [r3, #28]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d019      	beq.n	80041f8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041c4:	4b40      	ldr	r3, [pc, #256]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80041c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041c8:	4b3f      	ldr	r3, [pc, #252]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80041ca:	2101      	movs	r1, #1
 80041cc:	430a      	orrs	r2, r1
 80041ce:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041d0:	f7fe fe6c 	bl	8002eac <HAL_GetTick>
 80041d4:	0003      	movs	r3, r0
 80041d6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041d8:	e008      	b.n	80041ec <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041da:	f7fe fe67 	bl	8002eac <HAL_GetTick>
 80041de:	0002      	movs	r2, r0
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d901      	bls.n	80041ec <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e1e2      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ec:	4b36      	ldr	r3, [pc, #216]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80041ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f0:	2202      	movs	r2, #2
 80041f2:	4013      	ands	r3, r2
 80041f4:	d0f1      	beq.n	80041da <HAL_RCC_OscConfig+0x242>
 80041f6:	e018      	b.n	800422a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041f8:	4b33      	ldr	r3, [pc, #204]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80041fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041fc:	4b32      	ldr	r3, [pc, #200]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80041fe:	2101      	movs	r1, #1
 8004200:	438a      	bics	r2, r1
 8004202:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004204:	f7fe fe52 	bl	8002eac <HAL_GetTick>
 8004208:	0003      	movs	r3, r0
 800420a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800420c:	e008      	b.n	8004220 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800420e:	f7fe fe4d 	bl	8002eac <HAL_GetTick>
 8004212:	0002      	movs	r2, r0
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d901      	bls.n	8004220 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e1c8      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004220:	4b29      	ldr	r3, [pc, #164]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004224:	2202      	movs	r2, #2
 8004226:	4013      	ands	r3, r2
 8004228:	d1f1      	bne.n	800420e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2204      	movs	r2, #4
 8004230:	4013      	ands	r3, r2
 8004232:	d100      	bne.n	8004236 <HAL_RCC_OscConfig+0x29e>
 8004234:	e0b6      	b.n	80043a4 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004236:	231f      	movs	r3, #31
 8004238:	18fb      	adds	r3, r7, r3
 800423a:	2200      	movs	r2, #0
 800423c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800423e:	4b22      	ldr	r3, [pc, #136]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004240:	69da      	ldr	r2, [r3, #28]
 8004242:	2380      	movs	r3, #128	; 0x80
 8004244:	055b      	lsls	r3, r3, #21
 8004246:	4013      	ands	r3, r2
 8004248:	d111      	bne.n	800426e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800424a:	4b1f      	ldr	r3, [pc, #124]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800424c:	69da      	ldr	r2, [r3, #28]
 800424e:	4b1e      	ldr	r3, [pc, #120]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 8004250:	2180      	movs	r1, #128	; 0x80
 8004252:	0549      	lsls	r1, r1, #21
 8004254:	430a      	orrs	r2, r1
 8004256:	61da      	str	r2, [r3, #28]
 8004258:	4b1b      	ldr	r3, [pc, #108]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 800425a:	69da      	ldr	r2, [r3, #28]
 800425c:	2380      	movs	r3, #128	; 0x80
 800425e:	055b      	lsls	r3, r3, #21
 8004260:	4013      	ands	r3, r2
 8004262:	60fb      	str	r3, [r7, #12]
 8004264:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004266:	231f      	movs	r3, #31
 8004268:	18fb      	adds	r3, r7, r3
 800426a:	2201      	movs	r2, #1
 800426c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800426e:	4b19      	ldr	r3, [pc, #100]	; (80042d4 <HAL_RCC_OscConfig+0x33c>)
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	2380      	movs	r3, #128	; 0x80
 8004274:	005b      	lsls	r3, r3, #1
 8004276:	4013      	ands	r3, r2
 8004278:	d11a      	bne.n	80042b0 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800427a:	4b16      	ldr	r3, [pc, #88]	; (80042d4 <HAL_RCC_OscConfig+0x33c>)
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	4b15      	ldr	r3, [pc, #84]	; (80042d4 <HAL_RCC_OscConfig+0x33c>)
 8004280:	2180      	movs	r1, #128	; 0x80
 8004282:	0049      	lsls	r1, r1, #1
 8004284:	430a      	orrs	r2, r1
 8004286:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004288:	f7fe fe10 	bl	8002eac <HAL_GetTick>
 800428c:	0003      	movs	r3, r0
 800428e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004290:	e008      	b.n	80042a4 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004292:	f7fe fe0b 	bl	8002eac <HAL_GetTick>
 8004296:	0002      	movs	r2, r0
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b64      	cmp	r3, #100	; 0x64
 800429e:	d901      	bls.n	80042a4 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e186      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a4:	4b0b      	ldr	r3, [pc, #44]	; (80042d4 <HAL_RCC_OscConfig+0x33c>)
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	2380      	movs	r3, #128	; 0x80
 80042aa:	005b      	lsls	r3, r3, #1
 80042ac:	4013      	ands	r3, r2
 80042ae:	d0f0      	beq.n	8004292 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d10f      	bne.n	80042d8 <HAL_RCC_OscConfig+0x340>
 80042b8:	4b03      	ldr	r3, [pc, #12]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80042ba:	6a1a      	ldr	r2, [r3, #32]
 80042bc:	4b02      	ldr	r3, [pc, #8]	; (80042c8 <HAL_RCC_OscConfig+0x330>)
 80042be:	2101      	movs	r1, #1
 80042c0:	430a      	orrs	r2, r1
 80042c2:	621a      	str	r2, [r3, #32]
 80042c4:	e036      	b.n	8004334 <HAL_RCC_OscConfig+0x39c>
 80042c6:	46c0      	nop			; (mov r8, r8)
 80042c8:	40021000 	.word	0x40021000
 80042cc:	fffeffff 	.word	0xfffeffff
 80042d0:	fffbffff 	.word	0xfffbffff
 80042d4:	40007000 	.word	0x40007000
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10c      	bne.n	80042fa <HAL_RCC_OscConfig+0x362>
 80042e0:	4bb6      	ldr	r3, [pc, #728]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80042e2:	6a1a      	ldr	r2, [r3, #32]
 80042e4:	4bb5      	ldr	r3, [pc, #724]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80042e6:	2101      	movs	r1, #1
 80042e8:	438a      	bics	r2, r1
 80042ea:	621a      	str	r2, [r3, #32]
 80042ec:	4bb3      	ldr	r3, [pc, #716]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80042ee:	6a1a      	ldr	r2, [r3, #32]
 80042f0:	4bb2      	ldr	r3, [pc, #712]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80042f2:	2104      	movs	r1, #4
 80042f4:	438a      	bics	r2, r1
 80042f6:	621a      	str	r2, [r3, #32]
 80042f8:	e01c      	b.n	8004334 <HAL_RCC_OscConfig+0x39c>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	2b05      	cmp	r3, #5
 8004300:	d10c      	bne.n	800431c <HAL_RCC_OscConfig+0x384>
 8004302:	4bae      	ldr	r3, [pc, #696]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004304:	6a1a      	ldr	r2, [r3, #32]
 8004306:	4bad      	ldr	r3, [pc, #692]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004308:	2104      	movs	r1, #4
 800430a:	430a      	orrs	r2, r1
 800430c:	621a      	str	r2, [r3, #32]
 800430e:	4bab      	ldr	r3, [pc, #684]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004310:	6a1a      	ldr	r2, [r3, #32]
 8004312:	4baa      	ldr	r3, [pc, #680]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004314:	2101      	movs	r1, #1
 8004316:	430a      	orrs	r2, r1
 8004318:	621a      	str	r2, [r3, #32]
 800431a:	e00b      	b.n	8004334 <HAL_RCC_OscConfig+0x39c>
 800431c:	4ba7      	ldr	r3, [pc, #668]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800431e:	6a1a      	ldr	r2, [r3, #32]
 8004320:	4ba6      	ldr	r3, [pc, #664]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004322:	2101      	movs	r1, #1
 8004324:	438a      	bics	r2, r1
 8004326:	621a      	str	r2, [r3, #32]
 8004328:	4ba4      	ldr	r3, [pc, #656]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800432a:	6a1a      	ldr	r2, [r3, #32]
 800432c:	4ba3      	ldr	r3, [pc, #652]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800432e:	2104      	movs	r1, #4
 8004330:	438a      	bics	r2, r1
 8004332:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d014      	beq.n	8004366 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800433c:	f7fe fdb6 	bl	8002eac <HAL_GetTick>
 8004340:	0003      	movs	r3, r0
 8004342:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004344:	e009      	b.n	800435a <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004346:	f7fe fdb1 	bl	8002eac <HAL_GetTick>
 800434a:	0002      	movs	r2, r0
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	4a9b      	ldr	r2, [pc, #620]	; (80045c0 <HAL_RCC_OscConfig+0x628>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e12b      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800435a:	4b98      	ldr	r3, [pc, #608]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800435c:	6a1b      	ldr	r3, [r3, #32]
 800435e:	2202      	movs	r2, #2
 8004360:	4013      	ands	r3, r2
 8004362:	d0f0      	beq.n	8004346 <HAL_RCC_OscConfig+0x3ae>
 8004364:	e013      	b.n	800438e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004366:	f7fe fda1 	bl	8002eac <HAL_GetTick>
 800436a:	0003      	movs	r3, r0
 800436c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800436e:	e009      	b.n	8004384 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004370:	f7fe fd9c 	bl	8002eac <HAL_GetTick>
 8004374:	0002      	movs	r2, r0
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	4a91      	ldr	r2, [pc, #580]	; (80045c0 <HAL_RCC_OscConfig+0x628>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d901      	bls.n	8004384 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e116      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004384:	4b8d      	ldr	r3, [pc, #564]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004386:	6a1b      	ldr	r3, [r3, #32]
 8004388:	2202      	movs	r2, #2
 800438a:	4013      	ands	r3, r2
 800438c:	d1f0      	bne.n	8004370 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800438e:	231f      	movs	r3, #31
 8004390:	18fb      	adds	r3, r7, r3
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	2b01      	cmp	r3, #1
 8004396:	d105      	bne.n	80043a4 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004398:	4b88      	ldr	r3, [pc, #544]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800439a:	69da      	ldr	r2, [r3, #28]
 800439c:	4b87      	ldr	r3, [pc, #540]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800439e:	4989      	ldr	r1, [pc, #548]	; (80045c4 <HAL_RCC_OscConfig+0x62c>)
 80043a0:	400a      	ands	r2, r1
 80043a2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2210      	movs	r2, #16
 80043aa:	4013      	ands	r3, r2
 80043ac:	d063      	beq.n	8004476 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d12a      	bne.n	800440c <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80043b6:	4b81      	ldr	r3, [pc, #516]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80043b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043ba:	4b80      	ldr	r3, [pc, #512]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80043bc:	2104      	movs	r1, #4
 80043be:	430a      	orrs	r2, r1
 80043c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80043c2:	4b7e      	ldr	r3, [pc, #504]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80043c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043c6:	4b7d      	ldr	r3, [pc, #500]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80043c8:	2101      	movs	r1, #1
 80043ca:	430a      	orrs	r2, r1
 80043cc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043ce:	f7fe fd6d 	bl	8002eac <HAL_GetTick>
 80043d2:	0003      	movs	r3, r0
 80043d4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80043d6:	e008      	b.n	80043ea <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80043d8:	f7fe fd68 	bl	8002eac <HAL_GetTick>
 80043dc:	0002      	movs	r2, r0
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d901      	bls.n	80043ea <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e0e3      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80043ea:	4b74      	ldr	r3, [pc, #464]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80043ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ee:	2202      	movs	r2, #2
 80043f0:	4013      	ands	r3, r2
 80043f2:	d0f1      	beq.n	80043d8 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80043f4:	4b71      	ldr	r3, [pc, #452]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80043f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043f8:	22f8      	movs	r2, #248	; 0xf8
 80043fa:	4393      	bics	r3, r2
 80043fc:	0019      	movs	r1, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	00da      	lsls	r2, r3, #3
 8004404:	4b6d      	ldr	r3, [pc, #436]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004406:	430a      	orrs	r2, r1
 8004408:	635a      	str	r2, [r3, #52]	; 0x34
 800440a:	e034      	b.n	8004476 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	3305      	adds	r3, #5
 8004412:	d111      	bne.n	8004438 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004414:	4b69      	ldr	r3, [pc, #420]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004416:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004418:	4b68      	ldr	r3, [pc, #416]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800441a:	2104      	movs	r1, #4
 800441c:	438a      	bics	r2, r1
 800441e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004420:	4b66      	ldr	r3, [pc, #408]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004424:	22f8      	movs	r2, #248	; 0xf8
 8004426:	4393      	bics	r3, r2
 8004428:	0019      	movs	r1, r3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	00da      	lsls	r2, r3, #3
 8004430:	4b62      	ldr	r3, [pc, #392]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004432:	430a      	orrs	r2, r1
 8004434:	635a      	str	r2, [r3, #52]	; 0x34
 8004436:	e01e      	b.n	8004476 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004438:	4b60      	ldr	r3, [pc, #384]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800443a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800443c:	4b5f      	ldr	r3, [pc, #380]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800443e:	2104      	movs	r1, #4
 8004440:	430a      	orrs	r2, r1
 8004442:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004444:	4b5d      	ldr	r3, [pc, #372]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004446:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004448:	4b5c      	ldr	r3, [pc, #368]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800444a:	2101      	movs	r1, #1
 800444c:	438a      	bics	r2, r1
 800444e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004450:	f7fe fd2c 	bl	8002eac <HAL_GetTick>
 8004454:	0003      	movs	r3, r0
 8004456:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004458:	e008      	b.n	800446c <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800445a:	f7fe fd27 	bl	8002eac <HAL_GetTick>
 800445e:	0002      	movs	r2, r0
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	2b02      	cmp	r3, #2
 8004466:	d901      	bls.n	800446c <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8004468:	2303      	movs	r3, #3
 800446a:	e0a2      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800446c:	4b53      	ldr	r3, [pc, #332]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800446e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004470:	2202      	movs	r2, #2
 8004472:	4013      	ands	r3, r2
 8004474:	d1f1      	bne.n	800445a <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d100      	bne.n	8004480 <HAL_RCC_OscConfig+0x4e8>
 800447e:	e097      	b.n	80045b0 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004480:	4b4e      	ldr	r3, [pc, #312]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	220c      	movs	r2, #12
 8004486:	4013      	ands	r3, r2
 8004488:	2b08      	cmp	r3, #8
 800448a:	d100      	bne.n	800448e <HAL_RCC_OscConfig+0x4f6>
 800448c:	e06b      	b.n	8004566 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	2b02      	cmp	r3, #2
 8004494:	d14c      	bne.n	8004530 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004496:	4b49      	ldr	r3, [pc, #292]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	4b48      	ldr	r3, [pc, #288]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800449c:	494a      	ldr	r1, [pc, #296]	; (80045c8 <HAL_RCC_OscConfig+0x630>)
 800449e:	400a      	ands	r2, r1
 80044a0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a2:	f7fe fd03 	bl	8002eac <HAL_GetTick>
 80044a6:	0003      	movs	r3, r0
 80044a8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044ac:	f7fe fcfe 	bl	8002eac <HAL_GetTick>
 80044b0:	0002      	movs	r2, r0
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e079      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044be:	4b3f      	ldr	r3, [pc, #252]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	2380      	movs	r3, #128	; 0x80
 80044c4:	049b      	lsls	r3, r3, #18
 80044c6:	4013      	ands	r3, r2
 80044c8:	d1f0      	bne.n	80044ac <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044ca:	4b3c      	ldr	r3, [pc, #240]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80044cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ce:	220f      	movs	r2, #15
 80044d0:	4393      	bics	r3, r2
 80044d2:	0019      	movs	r1, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044d8:	4b38      	ldr	r3, [pc, #224]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80044da:	430a      	orrs	r2, r1
 80044dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80044de:	4b37      	ldr	r3, [pc, #220]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	4a3a      	ldr	r2, [pc, #232]	; (80045cc <HAL_RCC_OscConfig+0x634>)
 80044e4:	4013      	ands	r3, r2
 80044e6:	0019      	movs	r1, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f0:	431a      	orrs	r2, r3
 80044f2:	4b32      	ldr	r3, [pc, #200]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80044f4:	430a      	orrs	r2, r1
 80044f6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044f8:	4b30      	ldr	r3, [pc, #192]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	4b2f      	ldr	r3, [pc, #188]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 80044fe:	2180      	movs	r1, #128	; 0x80
 8004500:	0449      	lsls	r1, r1, #17
 8004502:	430a      	orrs	r2, r1
 8004504:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004506:	f7fe fcd1 	bl	8002eac <HAL_GetTick>
 800450a:	0003      	movs	r3, r0
 800450c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004510:	f7fe fccc 	bl	8002eac <HAL_GetTick>
 8004514:	0002      	movs	r2, r0
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e047      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004522:	4b26      	ldr	r3, [pc, #152]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	2380      	movs	r3, #128	; 0x80
 8004528:	049b      	lsls	r3, r3, #18
 800452a:	4013      	ands	r3, r2
 800452c:	d0f0      	beq.n	8004510 <HAL_RCC_OscConfig+0x578>
 800452e:	e03f      	b.n	80045b0 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004530:	4b22      	ldr	r3, [pc, #136]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	4b21      	ldr	r3, [pc, #132]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004536:	4924      	ldr	r1, [pc, #144]	; (80045c8 <HAL_RCC_OscConfig+0x630>)
 8004538:	400a      	ands	r2, r1
 800453a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800453c:	f7fe fcb6 	bl	8002eac <HAL_GetTick>
 8004540:	0003      	movs	r3, r0
 8004542:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004544:	e008      	b.n	8004558 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004546:	f7fe fcb1 	bl	8002eac <HAL_GetTick>
 800454a:	0002      	movs	r2, r0
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	2b02      	cmp	r3, #2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e02c      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004558:	4b18      	ldr	r3, [pc, #96]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	2380      	movs	r3, #128	; 0x80
 800455e:	049b      	lsls	r3, r3, #18
 8004560:	4013      	ands	r3, r2
 8004562:	d1f0      	bne.n	8004546 <HAL_RCC_OscConfig+0x5ae>
 8004564:	e024      	b.n	80045b0 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d101      	bne.n	8004572 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e01f      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004572:	4b12      	ldr	r3, [pc, #72]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004578:	4b10      	ldr	r3, [pc, #64]	; (80045bc <HAL_RCC_OscConfig+0x624>)
 800457a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	2380      	movs	r3, #128	; 0x80
 8004582:	025b      	lsls	r3, r3, #9
 8004584:	401a      	ands	r2, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458a:	429a      	cmp	r2, r3
 800458c:	d10e      	bne.n	80045ac <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	220f      	movs	r2, #15
 8004592:	401a      	ands	r2, r3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004598:	429a      	cmp	r2, r3
 800459a:	d107      	bne.n	80045ac <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800459c:	697a      	ldr	r2, [r7, #20]
 800459e:	23f0      	movs	r3, #240	; 0xf0
 80045a0:	039b      	lsls	r3, r3, #14
 80045a2:	401a      	ands	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d001      	beq.n	80045b0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e000      	b.n	80045b2 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	0018      	movs	r0, r3
 80045b4:	46bd      	mov	sp, r7
 80045b6:	b008      	add	sp, #32
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	46c0      	nop			; (mov r8, r8)
 80045bc:	40021000 	.word	0x40021000
 80045c0:	00001388 	.word	0x00001388
 80045c4:	efffffff 	.word	0xefffffff
 80045c8:	feffffff 	.word	0xfeffffff
 80045cc:	ffc2ffff 	.word	0xffc2ffff

080045d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e0b3      	b.n	800474c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045e4:	4b5b      	ldr	r3, [pc, #364]	; (8004754 <HAL_RCC_ClockConfig+0x184>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2201      	movs	r2, #1
 80045ea:	4013      	ands	r3, r2
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d911      	bls.n	8004616 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045f2:	4b58      	ldr	r3, [pc, #352]	; (8004754 <HAL_RCC_ClockConfig+0x184>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2201      	movs	r2, #1
 80045f8:	4393      	bics	r3, r2
 80045fa:	0019      	movs	r1, r3
 80045fc:	4b55      	ldr	r3, [pc, #340]	; (8004754 <HAL_RCC_ClockConfig+0x184>)
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	430a      	orrs	r2, r1
 8004602:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004604:	4b53      	ldr	r3, [pc, #332]	; (8004754 <HAL_RCC_ClockConfig+0x184>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2201      	movs	r2, #1
 800460a:	4013      	ands	r3, r2
 800460c:	683a      	ldr	r2, [r7, #0]
 800460e:	429a      	cmp	r2, r3
 8004610:	d001      	beq.n	8004616 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e09a      	b.n	800474c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2202      	movs	r2, #2
 800461c:	4013      	ands	r3, r2
 800461e:	d015      	beq.n	800464c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2204      	movs	r2, #4
 8004626:	4013      	ands	r3, r2
 8004628:	d006      	beq.n	8004638 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800462a:	4b4b      	ldr	r3, [pc, #300]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	4b4a      	ldr	r3, [pc, #296]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 8004630:	21e0      	movs	r1, #224	; 0xe0
 8004632:	00c9      	lsls	r1, r1, #3
 8004634:	430a      	orrs	r2, r1
 8004636:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004638:	4b47      	ldr	r3, [pc, #284]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	22f0      	movs	r2, #240	; 0xf0
 800463e:	4393      	bics	r3, r2
 8004640:	0019      	movs	r1, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	4b44      	ldr	r3, [pc, #272]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 8004648:	430a      	orrs	r2, r1
 800464a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2201      	movs	r2, #1
 8004652:	4013      	ands	r3, r2
 8004654:	d040      	beq.n	80046d8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d107      	bne.n	800466e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800465e:	4b3e      	ldr	r3, [pc, #248]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	2380      	movs	r3, #128	; 0x80
 8004664:	029b      	lsls	r3, r3, #10
 8004666:	4013      	ands	r3, r2
 8004668:	d114      	bne.n	8004694 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e06e      	b.n	800474c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b02      	cmp	r3, #2
 8004674:	d107      	bne.n	8004686 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004676:	4b38      	ldr	r3, [pc, #224]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	2380      	movs	r3, #128	; 0x80
 800467c:	049b      	lsls	r3, r3, #18
 800467e:	4013      	ands	r3, r2
 8004680:	d108      	bne.n	8004694 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e062      	b.n	800474c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004686:	4b34      	ldr	r3, [pc, #208]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2202      	movs	r2, #2
 800468c:	4013      	ands	r3, r2
 800468e:	d101      	bne.n	8004694 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e05b      	b.n	800474c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004694:	4b30      	ldr	r3, [pc, #192]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	2203      	movs	r2, #3
 800469a:	4393      	bics	r3, r2
 800469c:	0019      	movs	r1, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685a      	ldr	r2, [r3, #4]
 80046a2:	4b2d      	ldr	r3, [pc, #180]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 80046a4:	430a      	orrs	r2, r1
 80046a6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046a8:	f7fe fc00 	bl	8002eac <HAL_GetTick>
 80046ac:	0003      	movs	r3, r0
 80046ae:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046b0:	e009      	b.n	80046c6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046b2:	f7fe fbfb 	bl	8002eac <HAL_GetTick>
 80046b6:	0002      	movs	r2, r0
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	4a27      	ldr	r2, [pc, #156]	; (800475c <HAL_RCC_ClockConfig+0x18c>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d901      	bls.n	80046c6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e042      	b.n	800474c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046c6:	4b24      	ldr	r3, [pc, #144]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	220c      	movs	r2, #12
 80046cc:	401a      	ands	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d1ec      	bne.n	80046b2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046d8:	4b1e      	ldr	r3, [pc, #120]	; (8004754 <HAL_RCC_ClockConfig+0x184>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2201      	movs	r2, #1
 80046de:	4013      	ands	r3, r2
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d211      	bcs.n	800470a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046e6:	4b1b      	ldr	r3, [pc, #108]	; (8004754 <HAL_RCC_ClockConfig+0x184>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2201      	movs	r2, #1
 80046ec:	4393      	bics	r3, r2
 80046ee:	0019      	movs	r1, r3
 80046f0:	4b18      	ldr	r3, [pc, #96]	; (8004754 <HAL_RCC_ClockConfig+0x184>)
 80046f2:	683a      	ldr	r2, [r7, #0]
 80046f4:	430a      	orrs	r2, r1
 80046f6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046f8:	4b16      	ldr	r3, [pc, #88]	; (8004754 <HAL_RCC_ClockConfig+0x184>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2201      	movs	r2, #1
 80046fe:	4013      	ands	r3, r2
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	429a      	cmp	r2, r3
 8004704:	d001      	beq.n	800470a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e020      	b.n	800474c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2204      	movs	r2, #4
 8004710:	4013      	ands	r3, r2
 8004712:	d009      	beq.n	8004728 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004714:	4b10      	ldr	r3, [pc, #64]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	4a11      	ldr	r2, [pc, #68]	; (8004760 <HAL_RCC_ClockConfig+0x190>)
 800471a:	4013      	ands	r3, r2
 800471c:	0019      	movs	r1, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	4b0d      	ldr	r3, [pc, #52]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 8004724:	430a      	orrs	r2, r1
 8004726:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004728:	f000 f820 	bl	800476c <HAL_RCC_GetSysClockFreq>
 800472c:	0001      	movs	r1, r0
 800472e:	4b0a      	ldr	r3, [pc, #40]	; (8004758 <HAL_RCC_ClockConfig+0x188>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	091b      	lsrs	r3, r3, #4
 8004734:	220f      	movs	r2, #15
 8004736:	4013      	ands	r3, r2
 8004738:	4a0a      	ldr	r2, [pc, #40]	; (8004764 <HAL_RCC_ClockConfig+0x194>)
 800473a:	5cd3      	ldrb	r3, [r2, r3]
 800473c:	000a      	movs	r2, r1
 800473e:	40da      	lsrs	r2, r3
 8004740:	4b09      	ldr	r3, [pc, #36]	; (8004768 <HAL_RCC_ClockConfig+0x198>)
 8004742:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004744:	2000      	movs	r0, #0
 8004746:	f7fe fb6b 	bl	8002e20 <HAL_InitTick>
  
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	0018      	movs	r0, r3
 800474e:	46bd      	mov	sp, r7
 8004750:	b004      	add	sp, #16
 8004752:	bd80      	pop	{r7, pc}
 8004754:	40022000 	.word	0x40022000
 8004758:	40021000 	.word	0x40021000
 800475c:	00001388 	.word	0x00001388
 8004760:	fffff8ff 	.word	0xfffff8ff
 8004764:	08006394 	.word	0x08006394
 8004768:	20000008 	.word	0x20000008

0800476c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800476c:	b590      	push	{r4, r7, lr}
 800476e:	b08f      	sub	sp, #60	; 0x3c
 8004770:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004772:	2314      	movs	r3, #20
 8004774:	18fb      	adds	r3, r7, r3
 8004776:	4a2b      	ldr	r2, [pc, #172]	; (8004824 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004778:	ca13      	ldmia	r2!, {r0, r1, r4}
 800477a:	c313      	stmia	r3!, {r0, r1, r4}
 800477c:	6812      	ldr	r2, [r2, #0]
 800477e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004780:	1d3b      	adds	r3, r7, #4
 8004782:	4a29      	ldr	r2, [pc, #164]	; (8004828 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004784:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004786:	c313      	stmia	r3!, {r0, r1, r4}
 8004788:	6812      	ldr	r2, [r2, #0]
 800478a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004790:	2300      	movs	r3, #0
 8004792:	62bb      	str	r3, [r7, #40]	; 0x28
 8004794:	2300      	movs	r3, #0
 8004796:	637b      	str	r3, [r7, #52]	; 0x34
 8004798:	2300      	movs	r3, #0
 800479a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800479c:	2300      	movs	r3, #0
 800479e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80047a0:	4b22      	ldr	r3, [pc, #136]	; (800482c <HAL_RCC_GetSysClockFreq+0xc0>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80047a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047a8:	220c      	movs	r2, #12
 80047aa:	4013      	ands	r3, r2
 80047ac:	2b04      	cmp	r3, #4
 80047ae:	d002      	beq.n	80047b6 <HAL_RCC_GetSysClockFreq+0x4a>
 80047b0:	2b08      	cmp	r3, #8
 80047b2:	d003      	beq.n	80047bc <HAL_RCC_GetSysClockFreq+0x50>
 80047b4:	e02d      	b.n	8004812 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80047b6:	4b1e      	ldr	r3, [pc, #120]	; (8004830 <HAL_RCC_GetSysClockFreq+0xc4>)
 80047b8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80047ba:	e02d      	b.n	8004818 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80047bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047be:	0c9b      	lsrs	r3, r3, #18
 80047c0:	220f      	movs	r2, #15
 80047c2:	4013      	ands	r3, r2
 80047c4:	2214      	movs	r2, #20
 80047c6:	18ba      	adds	r2, r7, r2
 80047c8:	5cd3      	ldrb	r3, [r2, r3]
 80047ca:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80047cc:	4b17      	ldr	r3, [pc, #92]	; (800482c <HAL_RCC_GetSysClockFreq+0xc0>)
 80047ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d0:	220f      	movs	r2, #15
 80047d2:	4013      	ands	r3, r2
 80047d4:	1d3a      	adds	r2, r7, #4
 80047d6:	5cd3      	ldrb	r3, [r2, r3]
 80047d8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80047da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047dc:	2380      	movs	r3, #128	; 0x80
 80047de:	025b      	lsls	r3, r3, #9
 80047e0:	4013      	ands	r3, r2
 80047e2:	d009      	beq.n	80047f8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80047e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047e6:	4812      	ldr	r0, [pc, #72]	; (8004830 <HAL_RCC_GetSysClockFreq+0xc4>)
 80047e8:	f7fb fc8e 	bl	8000108 <__udivsi3>
 80047ec:	0003      	movs	r3, r0
 80047ee:	001a      	movs	r2, r3
 80047f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f2:	4353      	muls	r3, r2
 80047f4:	637b      	str	r3, [r7, #52]	; 0x34
 80047f6:	e009      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80047f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047fa:	000a      	movs	r2, r1
 80047fc:	0152      	lsls	r2, r2, #5
 80047fe:	1a52      	subs	r2, r2, r1
 8004800:	0193      	lsls	r3, r2, #6
 8004802:	1a9b      	subs	r3, r3, r2
 8004804:	00db      	lsls	r3, r3, #3
 8004806:	185b      	adds	r3, r3, r1
 8004808:	021b      	lsls	r3, r3, #8
 800480a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 800480c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800480e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004810:	e002      	b.n	8004818 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004812:	4b07      	ldr	r3, [pc, #28]	; (8004830 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004814:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004816:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800481a:	0018      	movs	r0, r3
 800481c:	46bd      	mov	sp, r7
 800481e:	b00f      	add	sp, #60	; 0x3c
 8004820:	bd90      	pop	{r4, r7, pc}
 8004822:	46c0      	nop			; (mov r8, r8)
 8004824:	080062d0 	.word	0x080062d0
 8004828:	080062e0 	.word	0x080062e0
 800482c:	40021000 	.word	0x40021000
 8004830:	007a1200 	.word	0x007a1200

08004834 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b086      	sub	sp, #24
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800483c:	2300      	movs	r3, #0
 800483e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	2380      	movs	r3, #128	; 0x80
 800484a:	025b      	lsls	r3, r3, #9
 800484c:	4013      	ands	r3, r2
 800484e:	d100      	bne.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004850:	e08f      	b.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004852:	2317      	movs	r3, #23
 8004854:	18fb      	adds	r3, r7, r3
 8004856:	2200      	movs	r2, #0
 8004858:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800485a:	4b5f      	ldr	r3, [pc, #380]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800485c:	69da      	ldr	r2, [r3, #28]
 800485e:	2380      	movs	r3, #128	; 0x80
 8004860:	055b      	lsls	r3, r3, #21
 8004862:	4013      	ands	r3, r2
 8004864:	d111      	bne.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004866:	4b5c      	ldr	r3, [pc, #368]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004868:	69da      	ldr	r2, [r3, #28]
 800486a:	4b5b      	ldr	r3, [pc, #364]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800486c:	2180      	movs	r1, #128	; 0x80
 800486e:	0549      	lsls	r1, r1, #21
 8004870:	430a      	orrs	r2, r1
 8004872:	61da      	str	r2, [r3, #28]
 8004874:	4b58      	ldr	r3, [pc, #352]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004876:	69da      	ldr	r2, [r3, #28]
 8004878:	2380      	movs	r3, #128	; 0x80
 800487a:	055b      	lsls	r3, r3, #21
 800487c:	4013      	ands	r3, r2
 800487e:	60bb      	str	r3, [r7, #8]
 8004880:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004882:	2317      	movs	r3, #23
 8004884:	18fb      	adds	r3, r7, r3
 8004886:	2201      	movs	r2, #1
 8004888:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800488a:	4b54      	ldr	r3, [pc, #336]	; (80049dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	2380      	movs	r3, #128	; 0x80
 8004890:	005b      	lsls	r3, r3, #1
 8004892:	4013      	ands	r3, r2
 8004894:	d11a      	bne.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004896:	4b51      	ldr	r3, [pc, #324]	; (80049dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	4b50      	ldr	r3, [pc, #320]	; (80049dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800489c:	2180      	movs	r1, #128	; 0x80
 800489e:	0049      	lsls	r1, r1, #1
 80048a0:	430a      	orrs	r2, r1
 80048a2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048a4:	f7fe fb02 	bl	8002eac <HAL_GetTick>
 80048a8:	0003      	movs	r3, r0
 80048aa:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ac:	e008      	b.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048ae:	f7fe fafd 	bl	8002eac <HAL_GetTick>
 80048b2:	0002      	movs	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b64      	cmp	r3, #100	; 0x64
 80048ba:	d901      	bls.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e087      	b.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048c0:	4b46      	ldr	r3, [pc, #280]	; (80049dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	2380      	movs	r3, #128	; 0x80
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	4013      	ands	r3, r2
 80048ca:	d0f0      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048cc:	4b42      	ldr	r3, [pc, #264]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80048ce:	6a1a      	ldr	r2, [r3, #32]
 80048d0:	23c0      	movs	r3, #192	; 0xc0
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4013      	ands	r3, r2
 80048d6:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d034      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685a      	ldr	r2, [r3, #4]
 80048e2:	23c0      	movs	r3, #192	; 0xc0
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	4013      	ands	r3, r2
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d02c      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048ee:	4b3a      	ldr	r3, [pc, #232]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	4a3b      	ldr	r2, [pc, #236]	; (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80048f4:	4013      	ands	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048f8:	4b37      	ldr	r3, [pc, #220]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80048fa:	6a1a      	ldr	r2, [r3, #32]
 80048fc:	4b36      	ldr	r3, [pc, #216]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80048fe:	2180      	movs	r1, #128	; 0x80
 8004900:	0249      	lsls	r1, r1, #9
 8004902:	430a      	orrs	r2, r1
 8004904:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004906:	4b34      	ldr	r3, [pc, #208]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004908:	6a1a      	ldr	r2, [r3, #32]
 800490a:	4b33      	ldr	r3, [pc, #204]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800490c:	4935      	ldr	r1, [pc, #212]	; (80049e4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800490e:	400a      	ands	r2, r1
 8004910:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004912:	4b31      	ldr	r3, [pc, #196]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2201      	movs	r2, #1
 800491c:	4013      	ands	r3, r2
 800491e:	d013      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004920:	f7fe fac4 	bl	8002eac <HAL_GetTick>
 8004924:	0003      	movs	r3, r0
 8004926:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004928:	e009      	b.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800492a:	f7fe fabf 	bl	8002eac <HAL_GetTick>
 800492e:	0002      	movs	r2, r0
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	4a2c      	ldr	r2, [pc, #176]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d901      	bls.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e048      	b.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800493e:	4b26      	ldr	r3, [pc, #152]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	2202      	movs	r2, #2
 8004944:	4013      	ands	r3, r2
 8004946:	d0f0      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004948:	4b23      	ldr	r3, [pc, #140]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	4a24      	ldr	r2, [pc, #144]	; (80049e0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800494e:	4013      	ands	r3, r2
 8004950:	0019      	movs	r1, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685a      	ldr	r2, [r3, #4]
 8004956:	4b20      	ldr	r3, [pc, #128]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004958:	430a      	orrs	r2, r1
 800495a:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800495c:	2317      	movs	r3, #23
 800495e:	18fb      	adds	r3, r7, r3
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d105      	bne.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004966:	4b1c      	ldr	r3, [pc, #112]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004968:	69da      	ldr	r2, [r3, #28]
 800496a:	4b1b      	ldr	r3, [pc, #108]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800496c:	491f      	ldr	r1, [pc, #124]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800496e:	400a      	ands	r2, r1
 8004970:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2201      	movs	r2, #1
 8004978:	4013      	ands	r3, r2
 800497a:	d009      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800497c:	4b16      	ldr	r3, [pc, #88]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800497e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004980:	2203      	movs	r2, #3
 8004982:	4393      	bics	r3, r2
 8004984:	0019      	movs	r1, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	689a      	ldr	r2, [r3, #8]
 800498a:	4b13      	ldr	r3, [pc, #76]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800498c:	430a      	orrs	r2, r1
 800498e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2220      	movs	r2, #32
 8004996:	4013      	ands	r3, r2
 8004998:	d009      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800499a:	4b0f      	ldr	r3, [pc, #60]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800499c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499e:	2210      	movs	r2, #16
 80049a0:	4393      	bics	r3, r2
 80049a2:	0019      	movs	r1, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	68da      	ldr	r2, [r3, #12]
 80049a8:	4b0b      	ldr	r3, [pc, #44]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049aa:	430a      	orrs	r2, r1
 80049ac:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	2380      	movs	r3, #128	; 0x80
 80049b4:	00db      	lsls	r3, r3, #3
 80049b6:	4013      	ands	r3, r2
 80049b8:	d009      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80049ba:	4b07      	ldr	r3, [pc, #28]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049be:	2240      	movs	r2, #64	; 0x40
 80049c0:	4393      	bics	r3, r2
 80049c2:	0019      	movs	r1, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	691a      	ldr	r2, [r3, #16]
 80049c8:	4b03      	ldr	r3, [pc, #12]	; (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049ca:	430a      	orrs	r2, r1
 80049cc:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	0018      	movs	r0, r3
 80049d2:	46bd      	mov	sp, r7
 80049d4:	b006      	add	sp, #24
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	40021000 	.word	0x40021000
 80049dc:	40007000 	.word	0x40007000
 80049e0:	fffffcff 	.word	0xfffffcff
 80049e4:	fffeffff 	.word	0xfffeffff
 80049e8:	00001388 	.word	0x00001388
 80049ec:	efffffff 	.word	0xefffffff

080049f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d101      	bne.n	8004a02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e01e      	b.n	8004a40 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	223d      	movs	r2, #61	; 0x3d
 8004a06:	5c9b      	ldrb	r3, [r3, r2]
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d107      	bne.n	8004a1e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	223c      	movs	r2, #60	; 0x3c
 8004a12:	2100      	movs	r1, #0
 8004a14:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	0018      	movs	r0, r3
 8004a1a:	f7fd ff25 	bl	8002868 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	223d      	movs	r2, #61	; 0x3d
 8004a22:	2102      	movs	r1, #2
 8004a24:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	3304      	adds	r3, #4
 8004a2e:	0019      	movs	r1, r3
 8004a30:	0010      	movs	r0, r2
 8004a32:	f000 fb9d 	bl	8005170 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	223d      	movs	r2, #61	; 0x3d
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	0018      	movs	r0, r3
 8004a42:	46bd      	mov	sp, r7
 8004a44:	b002      	add	sp, #8
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68da      	ldr	r2, [r3, #12]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2101      	movs	r1, #1
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	2207      	movs	r2, #7
 8004a68:	4013      	ands	r3, r2
 8004a6a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2b06      	cmp	r3, #6
 8004a70:	d007      	beq.n	8004a82 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2101      	movs	r1, #1
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	0018      	movs	r0, r3
 8004a86:	46bd      	mov	sp, r7
 8004a88:	b004      	add	sp, #16
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e01e      	b.n	8004adc <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	223d      	movs	r2, #61	; 0x3d
 8004aa2:	5c9b      	ldrb	r3, [r3, r2]
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d107      	bne.n	8004aba <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	223c      	movs	r2, #60	; 0x3c
 8004aae:	2100      	movs	r1, #0
 8004ab0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	0018      	movs	r0, r3
 8004ab6:	f7fd ff15 	bl	80028e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	223d      	movs	r2, #61	; 0x3d
 8004abe:	2102      	movs	r1, #2
 8004ac0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	3304      	adds	r3, #4
 8004aca:	0019      	movs	r1, r3
 8004acc:	0010      	movs	r0, r2
 8004ace:	f000 fb4f 	bl	8005170 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	223d      	movs	r2, #61	; 0x3d
 8004ad6:	2101      	movs	r1, #1
 8004ad8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	0018      	movs	r0, r3
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	b002      	add	sp, #8
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6839      	ldr	r1, [r7, #0]
 8004af4:	2201      	movs	r2, #1
 8004af6:	0018      	movs	r0, r3
 8004af8:	f000 fe50 	bl	800579c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a1a      	ldr	r2, [pc, #104]	; (8004b6c <HAL_TIM_PWM_Start+0x88>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d00e      	beq.n	8004b24 <HAL_TIM_PWM_Start+0x40>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a19      	ldr	r2, [pc, #100]	; (8004b70 <HAL_TIM_PWM_Start+0x8c>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d009      	beq.n	8004b24 <HAL_TIM_PWM_Start+0x40>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a17      	ldr	r2, [pc, #92]	; (8004b74 <HAL_TIM_PWM_Start+0x90>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d004      	beq.n	8004b24 <HAL_TIM_PWM_Start+0x40>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a16      	ldr	r2, [pc, #88]	; (8004b78 <HAL_TIM_PWM_Start+0x94>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d101      	bne.n	8004b28 <HAL_TIM_PWM_Start+0x44>
 8004b24:	2301      	movs	r3, #1
 8004b26:	e000      	b.n	8004b2a <HAL_TIM_PWM_Start+0x46>
 8004b28:	2300      	movs	r3, #0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d008      	beq.n	8004b40 <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2180      	movs	r1, #128	; 0x80
 8004b3a:	0209      	lsls	r1, r1, #8
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	2207      	movs	r2, #7
 8004b48:	4013      	ands	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2b06      	cmp	r3, #6
 8004b50:	d007      	beq.n	8004b62 <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2101      	movs	r1, #1
 8004b5e:	430a      	orrs	r2, r1
 8004b60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b62:	2300      	movs	r3, #0
}
 8004b64:	0018      	movs	r0, r3
 8004b66:	46bd      	mov	sp, r7
 8004b68:	b004      	add	sp, #16
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40012c00 	.word	0x40012c00
 8004b70:	40014000 	.word	0x40014000
 8004b74:	40014400 	.word	0x40014400
 8004b78:	40014800 	.word	0x40014800

08004b7c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b082      	sub	sp, #8
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d101      	bne.n	8004b90 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e02e      	b.n	8004bee <HAL_TIM_OnePulse_Init+0x72>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	223d      	movs	r2, #61	; 0x3d
 8004b94:	5c9b      	ldrb	r3, [r3, r2]
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d107      	bne.n	8004bac <HAL_TIM_OnePulse_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	223c      	movs	r2, #60	; 0x3c
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	0018      	movs	r0, r3
 8004ba8:	f000 f825 	bl	8004bf6 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	223d      	movs	r2, #61	; 0x3d
 8004bb0:	2102      	movs	r1, #2
 8004bb2:	5499      	strb	r1, [r3, r2]

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	3304      	adds	r3, #4
 8004bbc:	0019      	movs	r1, r3
 8004bbe:	0010      	movs	r0, r2
 8004bc0:	f000 fad6 	bl	8005170 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2108      	movs	r1, #8
 8004bd0:	438a      	bics	r2, r1
 8004bd2:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	6819      	ldr	r1, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	683a      	ldr	r2, [r7, #0]
 8004be0:	430a      	orrs	r2, r1
 8004be2:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	223d      	movs	r2, #61	; 0x3d
 8004be8:	2101      	movs	r1, #1
 8004bea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	0018      	movs	r0, r3
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	b002      	add	sp, #8
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b082      	sub	sp, #8
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8004bfe:	46c0      	nop			; (mov r8, r8)
 8004c00:	46bd      	mov	sp, r7
 8004c02:	b002      	add	sp, #8
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b082      	sub	sp, #8
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	2202      	movs	r2, #2
 8004c16:	4013      	ands	r3, r2
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d124      	bne.n	8004c66 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	2202      	movs	r2, #2
 8004c24:	4013      	ands	r3, r2
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d11d      	bne.n	8004c66 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	2203      	movs	r2, #3
 8004c30:	4252      	negs	r2, r2
 8004c32:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	2203      	movs	r2, #3
 8004c42:	4013      	ands	r3, r2
 8004c44:	d004      	beq.n	8004c50 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	0018      	movs	r0, r3
 8004c4a:	f000 fa79 	bl	8005140 <HAL_TIM_IC_CaptureCallback>
 8004c4e:	e007      	b.n	8004c60 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	0018      	movs	r0, r3
 8004c54:	f000 fa6c 	bl	8005130 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	f000 fa78 	bl	8005150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	2204      	movs	r2, #4
 8004c6e:	4013      	ands	r3, r2
 8004c70:	2b04      	cmp	r3, #4
 8004c72:	d125      	bne.n	8004cc0 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	2204      	movs	r2, #4
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	2b04      	cmp	r3, #4
 8004c80:	d11e      	bne.n	8004cc0 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2205      	movs	r2, #5
 8004c88:	4252      	negs	r2, r2
 8004c8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	699a      	ldr	r2, [r3, #24]
 8004c98:	23c0      	movs	r3, #192	; 0xc0
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	d004      	beq.n	8004caa <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	f000 fa4c 	bl	8005140 <HAL_TIM_IC_CaptureCallback>
 8004ca8:	e007      	b.n	8004cba <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	0018      	movs	r0, r3
 8004cae:	f000 fa3f 	bl	8005130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	f000 fa4b 	bl	8005150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	2208      	movs	r2, #8
 8004cc8:	4013      	ands	r3, r2
 8004cca:	2b08      	cmp	r3, #8
 8004ccc:	d124      	bne.n	8004d18 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	2208      	movs	r2, #8
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	2b08      	cmp	r3, #8
 8004cda:	d11d      	bne.n	8004d18 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2209      	movs	r2, #9
 8004ce2:	4252      	negs	r2, r2
 8004ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2204      	movs	r2, #4
 8004cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	2203      	movs	r2, #3
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	d004      	beq.n	8004d02 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	f000 fa20 	bl	8005140 <HAL_TIM_IC_CaptureCallback>
 8004d00:	e007      	b.n	8004d12 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	0018      	movs	r0, r3
 8004d06:	f000 fa13 	bl	8005130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	0018      	movs	r0, r3
 8004d0e:	f000 fa1f 	bl	8005150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	2210      	movs	r2, #16
 8004d20:	4013      	ands	r3, r2
 8004d22:	2b10      	cmp	r3, #16
 8004d24:	d125      	bne.n	8004d72 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	2210      	movs	r2, #16
 8004d2e:	4013      	ands	r3, r2
 8004d30:	2b10      	cmp	r3, #16
 8004d32:	d11e      	bne.n	8004d72 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2211      	movs	r2, #17
 8004d3a:	4252      	negs	r2, r2
 8004d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2208      	movs	r2, #8
 8004d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	69da      	ldr	r2, [r3, #28]
 8004d4a:	23c0      	movs	r3, #192	; 0xc0
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4013      	ands	r3, r2
 8004d50:	d004      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	0018      	movs	r0, r3
 8004d56:	f000 f9f3 	bl	8005140 <HAL_TIM_IC_CaptureCallback>
 8004d5a:	e007      	b.n	8004d6c <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f000 f9e6 	bl	8005130 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	0018      	movs	r0, r3
 8004d68:	f000 f9f2 	bl	8005150 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d10f      	bne.n	8004da0 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	2201      	movs	r2, #1
 8004d88:	4013      	ands	r3, r2
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d108      	bne.n	8004da0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2202      	movs	r2, #2
 8004d94:	4252      	negs	r2, r2
 8004d96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	0018      	movs	r0, r3
 8004d9c:	f000 f9c0 	bl	8005120 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	691b      	ldr	r3, [r3, #16]
 8004da6:	2280      	movs	r2, #128	; 0x80
 8004da8:	4013      	ands	r3, r2
 8004daa:	2b80      	cmp	r3, #128	; 0x80
 8004dac:	d10f      	bne.n	8004dce <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	2280      	movs	r2, #128	; 0x80
 8004db6:	4013      	ands	r3, r2
 8004db8:	2b80      	cmp	r3, #128	; 0x80
 8004dba:	d108      	bne.n	8004dce <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2281      	movs	r2, #129	; 0x81
 8004dc2:	4252      	negs	r2, r2
 8004dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	0018      	movs	r0, r3
 8004dca:	f000 fdcf 	bl	800596c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	691b      	ldr	r3, [r3, #16]
 8004dd4:	2240      	movs	r2, #64	; 0x40
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	2b40      	cmp	r3, #64	; 0x40
 8004dda:	d10f      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	2240      	movs	r2, #64	; 0x40
 8004de4:	4013      	ands	r3, r2
 8004de6:	2b40      	cmp	r3, #64	; 0x40
 8004de8:	d108      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2241      	movs	r2, #65	; 0x41
 8004df0:	4252      	negs	r2, r2
 8004df2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	0018      	movs	r0, r3
 8004df8:	f000 f9b2 	bl	8005160 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	2220      	movs	r2, #32
 8004e04:	4013      	ands	r3, r2
 8004e06:	2b20      	cmp	r3, #32
 8004e08:	d10f      	bne.n	8004e2a <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	2220      	movs	r2, #32
 8004e12:	4013      	ands	r3, r2
 8004e14:	2b20      	cmp	r3, #32
 8004e16:	d108      	bne.n	8004e2a <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2221      	movs	r2, #33	; 0x21
 8004e1e:	4252      	negs	r2, r2
 8004e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	0018      	movs	r0, r3
 8004e26:	f000 fd99 	bl	800595c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e2a:	46c0      	nop			; (mov r8, r8)
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	b002      	add	sp, #8
 8004e30:	bd80      	pop	{r7, pc}
	...

08004e34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	223c      	movs	r2, #60	; 0x3c
 8004e44:	5c9b      	ldrb	r3, [r3, r2]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d101      	bne.n	8004e4e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004e4a:	2302      	movs	r3, #2
 8004e4c:	e0a4      	b.n	8004f98 <HAL_TIM_PWM_ConfigChannel+0x164>
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	223c      	movs	r2, #60	; 0x3c
 8004e52:	2101      	movs	r1, #1
 8004e54:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	223d      	movs	r2, #61	; 0x3d
 8004e5a:	2102      	movs	r1, #2
 8004e5c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2b04      	cmp	r3, #4
 8004e62:	d029      	beq.n	8004eb8 <HAL_TIM_PWM_ConfigChannel+0x84>
 8004e64:	d802      	bhi.n	8004e6c <HAL_TIM_PWM_ConfigChannel+0x38>
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d005      	beq.n	8004e76 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8004e6a:	e08c      	b.n	8004f86 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8004e6c:	2b08      	cmp	r3, #8
 8004e6e:	d046      	beq.n	8004efe <HAL_TIM_PWM_ConfigChannel+0xca>
 8004e70:	2b0c      	cmp	r3, #12
 8004e72:	d065      	beq.n	8004f40 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8004e74:	e087      	b.n	8004f86 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68ba      	ldr	r2, [r7, #8]
 8004e7c:	0011      	movs	r1, r2
 8004e7e:	0018      	movs	r0, r3
 8004e80:	f000 f9f6 	bl	8005270 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	699a      	ldr	r2, [r3, #24]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2108      	movs	r1, #8
 8004e90:	430a      	orrs	r2, r1
 8004e92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	699a      	ldr	r2, [r3, #24]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2104      	movs	r1, #4
 8004ea0:	438a      	bics	r2, r1
 8004ea2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6999      	ldr	r1, [r3, #24]
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	691a      	ldr	r2, [r3, #16]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	619a      	str	r2, [r3, #24]
      break;
 8004eb6:	e066      	b.n	8004f86 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68ba      	ldr	r2, [r7, #8]
 8004ebe:	0011      	movs	r1, r2
 8004ec0:	0018      	movs	r0, r3
 8004ec2:	f000 fa5d 	bl	8005380 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	699a      	ldr	r2, [r3, #24]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2180      	movs	r1, #128	; 0x80
 8004ed2:	0109      	lsls	r1, r1, #4
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	699a      	ldr	r2, [r3, #24]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	492f      	ldr	r1, [pc, #188]	; (8004fa0 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8004ee4:	400a      	ands	r2, r1
 8004ee6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	6999      	ldr	r1, [r3, #24]
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	021a      	lsls	r2, r3, #8
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	619a      	str	r2, [r3, #24]
      break;
 8004efc:	e043      	b.n	8004f86 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68ba      	ldr	r2, [r7, #8]
 8004f04:	0011      	movs	r1, r2
 8004f06:	0018      	movs	r0, r3
 8004f08:	f000 fabe 	bl	8005488 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	69da      	ldr	r2, [r3, #28]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2108      	movs	r1, #8
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	69da      	ldr	r2, [r3, #28]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2104      	movs	r1, #4
 8004f28:	438a      	bics	r2, r1
 8004f2a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	69d9      	ldr	r1, [r3, #28]
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	691a      	ldr	r2, [r3, #16]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	430a      	orrs	r2, r1
 8004f3c:	61da      	str	r2, [r3, #28]
      break;
 8004f3e:	e022      	b.n	8004f86 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68ba      	ldr	r2, [r7, #8]
 8004f46:	0011      	movs	r1, r2
 8004f48:	0018      	movs	r0, r3
 8004f4a:	f000 fb23 	bl	8005594 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	69da      	ldr	r2, [r3, #28]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2180      	movs	r1, #128	; 0x80
 8004f5a:	0109      	lsls	r1, r1, #4
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	69da      	ldr	r2, [r3, #28]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	490d      	ldr	r1, [pc, #52]	; (8004fa0 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8004f6c:	400a      	ands	r2, r1
 8004f6e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	69d9      	ldr	r1, [r3, #28]
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	021a      	lsls	r2, r3, #8
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	430a      	orrs	r2, r1
 8004f82:	61da      	str	r2, [r3, #28]
      break;
 8004f84:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	223d      	movs	r2, #61	; 0x3d
 8004f8a:	2101      	movs	r1, #1
 8004f8c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	223c      	movs	r2, #60	; 0x3c
 8004f92:	2100      	movs	r1, #0
 8004f94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f96:	2300      	movs	r3, #0
}
 8004f98:	0018      	movs	r0, r3
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	b004      	add	sp, #16
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	fffffbff 	.word	0xfffffbff

08004fa4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	223c      	movs	r2, #60	; 0x3c
 8004fb2:	5c9b      	ldrb	r3, [r3, r2]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d101      	bne.n	8004fbc <HAL_TIM_ConfigClockSource+0x18>
 8004fb8:	2302      	movs	r3, #2
 8004fba:	e0ab      	b.n	8005114 <HAL_TIM_ConfigClockSource+0x170>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	223c      	movs	r2, #60	; 0x3c
 8004fc0:	2101      	movs	r1, #1
 8004fc2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	223d      	movs	r2, #61	; 0x3d
 8004fc8:	2102      	movs	r1, #2
 8004fca:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2277      	movs	r2, #119	; 0x77
 8004fd8:	4393      	bics	r3, r2
 8004fda:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	4a4f      	ldr	r2, [pc, #316]	; (800511c <HAL_TIM_ConfigClockSource+0x178>)
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b40      	cmp	r3, #64	; 0x40
 8004ff2:	d100      	bne.n	8004ff6 <HAL_TIM_ConfigClockSource+0x52>
 8004ff4:	e06b      	b.n	80050ce <HAL_TIM_ConfigClockSource+0x12a>
 8004ff6:	d80e      	bhi.n	8005016 <HAL_TIM_ConfigClockSource+0x72>
 8004ff8:	2b10      	cmp	r3, #16
 8004ffa:	d100      	bne.n	8004ffe <HAL_TIM_ConfigClockSource+0x5a>
 8004ffc:	e077      	b.n	80050ee <HAL_TIM_ConfigClockSource+0x14a>
 8004ffe:	d803      	bhi.n	8005008 <HAL_TIM_ConfigClockSource+0x64>
 8005000:	2b00      	cmp	r3, #0
 8005002:	d100      	bne.n	8005006 <HAL_TIM_ConfigClockSource+0x62>
 8005004:	e073      	b.n	80050ee <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005006:	e07c      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005008:	2b20      	cmp	r3, #32
 800500a:	d100      	bne.n	800500e <HAL_TIM_ConfigClockSource+0x6a>
 800500c:	e06f      	b.n	80050ee <HAL_TIM_ConfigClockSource+0x14a>
 800500e:	2b30      	cmp	r3, #48	; 0x30
 8005010:	d100      	bne.n	8005014 <HAL_TIM_ConfigClockSource+0x70>
 8005012:	e06c      	b.n	80050ee <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8005014:	e075      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005016:	2b70      	cmp	r3, #112	; 0x70
 8005018:	d00e      	beq.n	8005038 <HAL_TIM_ConfigClockSource+0x94>
 800501a:	d804      	bhi.n	8005026 <HAL_TIM_ConfigClockSource+0x82>
 800501c:	2b50      	cmp	r3, #80	; 0x50
 800501e:	d036      	beq.n	800508e <HAL_TIM_ConfigClockSource+0xea>
 8005020:	2b60      	cmp	r3, #96	; 0x60
 8005022:	d044      	beq.n	80050ae <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8005024:	e06d      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005026:	2280      	movs	r2, #128	; 0x80
 8005028:	0152      	lsls	r2, r2, #5
 800502a:	4293      	cmp	r3, r2
 800502c:	d068      	beq.n	8005100 <HAL_TIM_ConfigClockSource+0x15c>
 800502e:	2280      	movs	r2, #128	; 0x80
 8005030:	0192      	lsls	r2, r2, #6
 8005032:	4293      	cmp	r3, r2
 8005034:	d017      	beq.n	8005066 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8005036:	e064      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6818      	ldr	r0, [r3, #0]
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	6899      	ldr	r1, [r3, #8]
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	f000 fb88 	bl	800575c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2277      	movs	r2, #119	; 0x77
 8005058:	4313      	orrs	r3, r2
 800505a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	609a      	str	r2, [r3, #8]
      break;
 8005064:	e04d      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6818      	ldr	r0, [r3, #0]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	6899      	ldr	r1, [r3, #8]
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	685a      	ldr	r2, [r3, #4]
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	f000 fb71 	bl	800575c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	689a      	ldr	r2, [r3, #8]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2180      	movs	r1, #128	; 0x80
 8005086:	01c9      	lsls	r1, r1, #7
 8005088:	430a      	orrs	r2, r1
 800508a:	609a      	str	r2, [r3, #8]
      break;
 800508c:	e039      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6818      	ldr	r0, [r3, #0]
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	6859      	ldr	r1, [r3, #4]
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	001a      	movs	r2, r3
 800509c:	f000 fae4 	bl	8005668 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2150      	movs	r1, #80	; 0x50
 80050a6:	0018      	movs	r0, r3
 80050a8:	f000 fb3e 	bl	8005728 <TIM_ITRx_SetConfig>
      break;
 80050ac:	e029      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6818      	ldr	r0, [r3, #0]
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	6859      	ldr	r1, [r3, #4]
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	001a      	movs	r2, r3
 80050bc:	f000 fb02 	bl	80056c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2160      	movs	r1, #96	; 0x60
 80050c6:	0018      	movs	r0, r3
 80050c8:	f000 fb2e 	bl	8005728 <TIM_ITRx_SetConfig>
      break;
 80050cc:	e019      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	6859      	ldr	r1, [r3, #4]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	001a      	movs	r2, r3
 80050dc:	f000 fac4 	bl	8005668 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2140      	movs	r1, #64	; 0x40
 80050e6:	0018      	movs	r0, r3
 80050e8:	f000 fb1e 	bl	8005728 <TIM_ITRx_SetConfig>
      break;
 80050ec:	e009      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	0019      	movs	r1, r3
 80050f8:	0010      	movs	r0, r2
 80050fa:	f000 fb15 	bl	8005728 <TIM_ITRx_SetConfig>
      break;
 80050fe:	e000      	b.n	8005102 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8005100:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	223d      	movs	r2, #61	; 0x3d
 8005106:	2101      	movs	r1, #1
 8005108:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	223c      	movs	r2, #60	; 0x3c
 800510e:	2100      	movs	r1, #0
 8005110:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	0018      	movs	r0, r3
 8005116:	46bd      	mov	sp, r7
 8005118:	b004      	add	sp, #16
 800511a:	bd80      	pop	{r7, pc}
 800511c:	ffff00ff 	.word	0xffff00ff

08005120 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005128:	46c0      	nop			; (mov r8, r8)
 800512a:	46bd      	mov	sp, r7
 800512c:	b002      	add	sp, #8
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005138:	46c0      	nop			; (mov r8, r8)
 800513a:	46bd      	mov	sp, r7
 800513c:	b002      	add	sp, #8
 800513e:	bd80      	pop	{r7, pc}

08005140 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005148:	46c0      	nop			; (mov r8, r8)
 800514a:	46bd      	mov	sp, r7
 800514c:	b002      	add	sp, #8
 800514e:	bd80      	pop	{r7, pc}

08005150 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005158:	46c0      	nop			; (mov r8, r8)
 800515a:	46bd      	mov	sp, r7
 800515c:	b002      	add	sp, #8
 800515e:	bd80      	pop	{r7, pc}

08005160 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005168:	46c0      	nop			; (mov r8, r8)
 800516a:	46bd      	mov	sp, r7
 800516c:	b002      	add	sp, #8
 800516e:	bd80      	pop	{r7, pc}

08005170 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
 8005178:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a34      	ldr	r2, [pc, #208]	; (8005254 <TIM_Base_SetConfig+0xe4>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d008      	beq.n	800519a <TIM_Base_SetConfig+0x2a>
 8005188:	687a      	ldr	r2, [r7, #4]
 800518a:	2380      	movs	r3, #128	; 0x80
 800518c:	05db      	lsls	r3, r3, #23
 800518e:	429a      	cmp	r2, r3
 8005190:	d003      	beq.n	800519a <TIM_Base_SetConfig+0x2a>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a30      	ldr	r2, [pc, #192]	; (8005258 <TIM_Base_SetConfig+0xe8>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d108      	bne.n	80051ac <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2270      	movs	r2, #112	; 0x70
 800519e:	4393      	bics	r3, r2
 80051a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a29      	ldr	r2, [pc, #164]	; (8005254 <TIM_Base_SetConfig+0xe4>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d018      	beq.n	80051e6 <TIM_Base_SetConfig+0x76>
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	2380      	movs	r3, #128	; 0x80
 80051b8:	05db      	lsls	r3, r3, #23
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d013      	beq.n	80051e6 <TIM_Base_SetConfig+0x76>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a25      	ldr	r2, [pc, #148]	; (8005258 <TIM_Base_SetConfig+0xe8>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d00f      	beq.n	80051e6 <TIM_Base_SetConfig+0x76>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a24      	ldr	r2, [pc, #144]	; (800525c <TIM_Base_SetConfig+0xec>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d00b      	beq.n	80051e6 <TIM_Base_SetConfig+0x76>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a23      	ldr	r2, [pc, #140]	; (8005260 <TIM_Base_SetConfig+0xf0>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d007      	beq.n	80051e6 <TIM_Base_SetConfig+0x76>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a22      	ldr	r2, [pc, #136]	; (8005264 <TIM_Base_SetConfig+0xf4>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d003      	beq.n	80051e6 <TIM_Base_SetConfig+0x76>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a21      	ldr	r2, [pc, #132]	; (8005268 <TIM_Base_SetConfig+0xf8>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d108      	bne.n	80051f8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	4a20      	ldr	r2, [pc, #128]	; (800526c <TIM_Base_SetConfig+0xfc>)
 80051ea:	4013      	ands	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	68fa      	ldr	r2, [r7, #12]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2280      	movs	r2, #128	; 0x80
 80051fc:	4393      	bics	r3, r2
 80051fe:	001a      	movs	r2, r3
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	4313      	orrs	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	689a      	ldr	r2, [r3, #8]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a0c      	ldr	r2, [pc, #48]	; (8005254 <TIM_Base_SetConfig+0xe4>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d00b      	beq.n	800523e <TIM_Base_SetConfig+0xce>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a0d      	ldr	r2, [pc, #52]	; (8005260 <TIM_Base_SetConfig+0xf0>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d007      	beq.n	800523e <TIM_Base_SetConfig+0xce>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a0c      	ldr	r2, [pc, #48]	; (8005264 <TIM_Base_SetConfig+0xf4>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d003      	beq.n	800523e <TIM_Base_SetConfig+0xce>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a0b      	ldr	r2, [pc, #44]	; (8005268 <TIM_Base_SetConfig+0xf8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d103      	bne.n	8005246 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	691a      	ldr	r2, [r3, #16]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2201      	movs	r2, #1
 800524a:	615a      	str	r2, [r3, #20]
}
 800524c:	46c0      	nop			; (mov r8, r8)
 800524e:	46bd      	mov	sp, r7
 8005250:	b004      	add	sp, #16
 8005252:	bd80      	pop	{r7, pc}
 8005254:	40012c00 	.word	0x40012c00
 8005258:	40000400 	.word	0x40000400
 800525c:	40002000 	.word	0x40002000
 8005260:	40014000 	.word	0x40014000
 8005264:	40014400 	.word	0x40014400
 8005268:	40014800 	.word	0x40014800
 800526c:	fffffcff 	.word	0xfffffcff

08005270 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a1b      	ldr	r3, [r3, #32]
 800527e:	2201      	movs	r2, #1
 8005280:	4393      	bics	r3, r2
 8005282:	001a      	movs	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a1b      	ldr	r3, [r3, #32]
 800528c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	699b      	ldr	r3, [r3, #24]
 8005298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2270      	movs	r2, #112	; 0x70
 800529e:	4393      	bics	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2203      	movs	r2, #3
 80052a6:	4393      	bics	r3, r2
 80052a8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	2202      	movs	r2, #2
 80052b8:	4393      	bics	r3, r2
 80052ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	697a      	ldr	r2, [r7, #20]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a27      	ldr	r2, [pc, #156]	; (8005368 <TIM_OC1_SetConfig+0xf8>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d00b      	beq.n	80052e6 <TIM_OC1_SetConfig+0x76>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a26      	ldr	r2, [pc, #152]	; (800536c <TIM_OC1_SetConfig+0xfc>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d007      	beq.n	80052e6 <TIM_OC1_SetConfig+0x76>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a25      	ldr	r2, [pc, #148]	; (8005370 <TIM_OC1_SetConfig+0x100>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d003      	beq.n	80052e6 <TIM_OC1_SetConfig+0x76>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a24      	ldr	r2, [pc, #144]	; (8005374 <TIM_OC1_SetConfig+0x104>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d10c      	bne.n	8005300 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	2208      	movs	r2, #8
 80052ea:	4393      	bics	r3, r2
 80052ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	2204      	movs	r2, #4
 80052fc:	4393      	bics	r3, r2
 80052fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a19      	ldr	r2, [pc, #100]	; (8005368 <TIM_OC1_SetConfig+0xf8>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d00b      	beq.n	8005320 <TIM_OC1_SetConfig+0xb0>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	4a18      	ldr	r2, [pc, #96]	; (800536c <TIM_OC1_SetConfig+0xfc>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d007      	beq.n	8005320 <TIM_OC1_SetConfig+0xb0>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a17      	ldr	r2, [pc, #92]	; (8005370 <TIM_OC1_SetConfig+0x100>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d003      	beq.n	8005320 <TIM_OC1_SetConfig+0xb0>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a16      	ldr	r2, [pc, #88]	; (8005374 <TIM_OC1_SetConfig+0x104>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d111      	bne.n	8005344 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	4a15      	ldr	r2, [pc, #84]	; (8005378 <TIM_OC1_SetConfig+0x108>)
 8005324:	4013      	ands	r3, r2
 8005326:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	4a14      	ldr	r2, [pc, #80]	; (800537c <TIM_OC1_SetConfig+0x10c>)
 800532c:	4013      	ands	r3, r2
 800532e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	693a      	ldr	r2, [r7, #16]
 8005336:	4313      	orrs	r3, r2
 8005338:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	4313      	orrs	r3, r2
 8005342:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	685a      	ldr	r2, [r3, #4]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	697a      	ldr	r2, [r7, #20]
 800535c:	621a      	str	r2, [r3, #32]
}
 800535e:	46c0      	nop			; (mov r8, r8)
 8005360:	46bd      	mov	sp, r7
 8005362:	b006      	add	sp, #24
 8005364:	bd80      	pop	{r7, pc}
 8005366:	46c0      	nop			; (mov r8, r8)
 8005368:	40012c00 	.word	0x40012c00
 800536c:	40014000 	.word	0x40014000
 8005370:	40014400 	.word	0x40014400
 8005374:	40014800 	.word	0x40014800
 8005378:	fffffeff 	.word	0xfffffeff
 800537c:	fffffdff 	.word	0xfffffdff

08005380 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a1b      	ldr	r3, [r3, #32]
 800538e:	2210      	movs	r2, #16
 8005390:	4393      	bics	r3, r2
 8005392:	001a      	movs	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a1b      	ldr	r3, [r3, #32]
 800539c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	699b      	ldr	r3, [r3, #24]
 80053a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	4a2e      	ldr	r2, [pc, #184]	; (8005468 <TIM_OC2_SetConfig+0xe8>)
 80053ae:	4013      	ands	r3, r2
 80053b0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	4a2d      	ldr	r2, [pc, #180]	; (800546c <TIM_OC2_SetConfig+0xec>)
 80053b6:	4013      	ands	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	021b      	lsls	r3, r3, #8
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	2220      	movs	r2, #32
 80053ca:	4393      	bics	r3, r2
 80053cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	011b      	lsls	r3, r3, #4
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a24      	ldr	r2, [pc, #144]	; (8005470 <TIM_OC2_SetConfig+0xf0>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d10d      	bne.n	80053fe <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	2280      	movs	r2, #128	; 0x80
 80053e6:	4393      	bics	r3, r2
 80053e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	011b      	lsls	r3, r3, #4
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	2240      	movs	r2, #64	; 0x40
 80053fa:	4393      	bics	r3, r2
 80053fc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a1b      	ldr	r2, [pc, #108]	; (8005470 <TIM_OC2_SetConfig+0xf0>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d00b      	beq.n	800541e <TIM_OC2_SetConfig+0x9e>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a1a      	ldr	r2, [pc, #104]	; (8005474 <TIM_OC2_SetConfig+0xf4>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d007      	beq.n	800541e <TIM_OC2_SetConfig+0x9e>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a19      	ldr	r2, [pc, #100]	; (8005478 <TIM_OC2_SetConfig+0xf8>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d003      	beq.n	800541e <TIM_OC2_SetConfig+0x9e>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	4a18      	ldr	r2, [pc, #96]	; (800547c <TIM_OC2_SetConfig+0xfc>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d113      	bne.n	8005446 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	4a17      	ldr	r2, [pc, #92]	; (8005480 <TIM_OC2_SetConfig+0x100>)
 8005422:	4013      	ands	r3, r2
 8005424:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	4a16      	ldr	r2, [pc, #88]	; (8005484 <TIM_OC2_SetConfig+0x104>)
 800542a:	4013      	ands	r3, r2
 800542c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	4313      	orrs	r3, r2
 8005438:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	4313      	orrs	r3, r2
 8005444:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	685a      	ldr	r2, [r3, #4]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	697a      	ldr	r2, [r7, #20]
 800545e:	621a      	str	r2, [r3, #32]
}
 8005460:	46c0      	nop			; (mov r8, r8)
 8005462:	46bd      	mov	sp, r7
 8005464:	b006      	add	sp, #24
 8005466:	bd80      	pop	{r7, pc}
 8005468:	ffff8fff 	.word	0xffff8fff
 800546c:	fffffcff 	.word	0xfffffcff
 8005470:	40012c00 	.word	0x40012c00
 8005474:	40014000 	.word	0x40014000
 8005478:	40014400 	.word	0x40014400
 800547c:	40014800 	.word	0x40014800
 8005480:	fffffbff 	.word	0xfffffbff
 8005484:	fffff7ff 	.word	0xfffff7ff

08005488 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a1b      	ldr	r3, [r3, #32]
 8005496:	4a35      	ldr	r2, [pc, #212]	; (800556c <TIM_OC3_SetConfig+0xe4>)
 8005498:	401a      	ands	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2270      	movs	r2, #112	; 0x70
 80054b4:	4393      	bics	r3, r2
 80054b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2203      	movs	r2, #3
 80054bc:	4393      	bics	r3, r2
 80054be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68fa      	ldr	r2, [r7, #12]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	4a28      	ldr	r2, [pc, #160]	; (8005570 <TIM_OC3_SetConfig+0xe8>)
 80054ce:	4013      	ands	r3, r2
 80054d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	021b      	lsls	r3, r3, #8
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	4313      	orrs	r3, r2
 80054dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a24      	ldr	r2, [pc, #144]	; (8005574 <TIM_OC3_SetConfig+0xec>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d10d      	bne.n	8005502 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	4a23      	ldr	r2, [pc, #140]	; (8005578 <TIM_OC3_SetConfig+0xf0>)
 80054ea:	4013      	ands	r3, r2
 80054ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	021b      	lsls	r3, r3, #8
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	4a1f      	ldr	r2, [pc, #124]	; (800557c <TIM_OC3_SetConfig+0xf4>)
 80054fe:	4013      	ands	r3, r2
 8005500:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a1b      	ldr	r2, [pc, #108]	; (8005574 <TIM_OC3_SetConfig+0xec>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d00b      	beq.n	8005522 <TIM_OC3_SetConfig+0x9a>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a1c      	ldr	r2, [pc, #112]	; (8005580 <TIM_OC3_SetConfig+0xf8>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d007      	beq.n	8005522 <TIM_OC3_SetConfig+0x9a>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a1b      	ldr	r2, [pc, #108]	; (8005584 <TIM_OC3_SetConfig+0xfc>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d003      	beq.n	8005522 <TIM_OC3_SetConfig+0x9a>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a1a      	ldr	r2, [pc, #104]	; (8005588 <TIM_OC3_SetConfig+0x100>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d113      	bne.n	800554a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	4a19      	ldr	r2, [pc, #100]	; (800558c <TIM_OC3_SetConfig+0x104>)
 8005526:	4013      	ands	r3, r2
 8005528:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	4a18      	ldr	r2, [pc, #96]	; (8005590 <TIM_OC3_SetConfig+0x108>)
 800552e:	4013      	ands	r3, r2
 8005530:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	011b      	lsls	r3, r3, #4
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	4313      	orrs	r3, r2
 800553c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	011b      	lsls	r3, r3, #4
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	4313      	orrs	r3, r2
 8005548:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	693a      	ldr	r2, [r7, #16]
 800554e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685a      	ldr	r2, [r3, #4]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	697a      	ldr	r2, [r7, #20]
 8005562:	621a      	str	r2, [r3, #32]
}
 8005564:	46c0      	nop			; (mov r8, r8)
 8005566:	46bd      	mov	sp, r7
 8005568:	b006      	add	sp, #24
 800556a:	bd80      	pop	{r7, pc}
 800556c:	fffffeff 	.word	0xfffffeff
 8005570:	fffffdff 	.word	0xfffffdff
 8005574:	40012c00 	.word	0x40012c00
 8005578:	fffff7ff 	.word	0xfffff7ff
 800557c:	fffffbff 	.word	0xfffffbff
 8005580:	40014000 	.word	0x40014000
 8005584:	40014400 	.word	0x40014400
 8005588:	40014800 	.word	0x40014800
 800558c:	ffffefff 	.word	0xffffefff
 8005590:	ffffdfff 	.word	0xffffdfff

08005594 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a1b      	ldr	r3, [r3, #32]
 80055a2:	4a28      	ldr	r2, [pc, #160]	; (8005644 <TIM_OC4_SetConfig+0xb0>)
 80055a4:	401a      	ands	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	69db      	ldr	r3, [r3, #28]
 80055ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	4a22      	ldr	r2, [pc, #136]	; (8005648 <TIM_OC4_SetConfig+0xb4>)
 80055c0:	4013      	ands	r3, r2
 80055c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	4a21      	ldr	r2, [pc, #132]	; (800564c <TIM_OC4_SetConfig+0xb8>)
 80055c8:	4013      	ands	r3, r2
 80055ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	021b      	lsls	r3, r3, #8
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	4a1d      	ldr	r2, [pc, #116]	; (8005650 <TIM_OC4_SetConfig+0xbc>)
 80055dc:	4013      	ands	r3, r2
 80055de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	031b      	lsls	r3, r3, #12
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a19      	ldr	r2, [pc, #100]	; (8005654 <TIM_OC4_SetConfig+0xc0>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d00b      	beq.n	800560c <TIM_OC4_SetConfig+0x78>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a18      	ldr	r2, [pc, #96]	; (8005658 <TIM_OC4_SetConfig+0xc4>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d007      	beq.n	800560c <TIM_OC4_SetConfig+0x78>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a17      	ldr	r2, [pc, #92]	; (800565c <TIM_OC4_SetConfig+0xc8>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d003      	beq.n	800560c <TIM_OC4_SetConfig+0x78>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a16      	ldr	r2, [pc, #88]	; (8005660 <TIM_OC4_SetConfig+0xcc>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d109      	bne.n	8005620 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	4a15      	ldr	r2, [pc, #84]	; (8005664 <TIM_OC4_SetConfig+0xd0>)
 8005610:	4013      	ands	r3, r2
 8005612:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	695b      	ldr	r3, [r3, #20]
 8005618:	019b      	lsls	r3, r3, #6
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	4313      	orrs	r3, r2
 800561e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	621a      	str	r2, [r3, #32]
}
 800563a:	46c0      	nop			; (mov r8, r8)
 800563c:	46bd      	mov	sp, r7
 800563e:	b006      	add	sp, #24
 8005640:	bd80      	pop	{r7, pc}
 8005642:	46c0      	nop			; (mov r8, r8)
 8005644:	ffffefff 	.word	0xffffefff
 8005648:	ffff8fff 	.word	0xffff8fff
 800564c:	fffffcff 	.word	0xfffffcff
 8005650:	ffffdfff 	.word	0xffffdfff
 8005654:	40012c00 	.word	0x40012c00
 8005658:	40014000 	.word	0x40014000
 800565c:	40014400 	.word	0x40014400
 8005660:	40014800 	.word	0x40014800
 8005664:	ffffbfff 	.word	0xffffbfff

08005668 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b086      	sub	sp, #24
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	2201      	movs	r2, #1
 8005680:	4393      	bics	r3, r2
 8005682:	001a      	movs	r2, r3
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	22f0      	movs	r2, #240	; 0xf0
 8005692:	4393      	bics	r3, r2
 8005694:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	011b      	lsls	r3, r3, #4
 800569a:	693a      	ldr	r2, [r7, #16]
 800569c:	4313      	orrs	r3, r2
 800569e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	220a      	movs	r2, #10
 80056a4:	4393      	bics	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056a8:	697a      	ldr	r2, [r7, #20]
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	693a      	ldr	r2, [r7, #16]
 80056b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	621a      	str	r2, [r3, #32]
}
 80056bc:	46c0      	nop			; (mov r8, r8)
 80056be:	46bd      	mov	sp, r7
 80056c0:	b006      	add	sp, #24
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b086      	sub	sp, #24
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	2210      	movs	r2, #16
 80056d6:	4393      	bics	r3, r2
 80056d8:	001a      	movs	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	4a0d      	ldr	r2, [pc, #52]	; (8005724 <TIM_TI2_ConfigInputStage+0x60>)
 80056ee:	4013      	ands	r3, r2
 80056f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	031b      	lsls	r3, r3, #12
 80056f6:	697a      	ldr	r2, [r7, #20]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	22a0      	movs	r2, #160	; 0xa0
 8005700:	4393      	bics	r3, r2
 8005702:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	011b      	lsls	r3, r3, #4
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	4313      	orrs	r3, r2
 800570c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	697a      	ldr	r2, [r7, #20]
 8005712:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	693a      	ldr	r2, [r7, #16]
 8005718:	621a      	str	r2, [r3, #32]
}
 800571a:	46c0      	nop			; (mov r8, r8)
 800571c:	46bd      	mov	sp, r7
 800571e:	b006      	add	sp, #24
 8005720:	bd80      	pop	{r7, pc}
 8005722:	46c0      	nop			; (mov r8, r8)
 8005724:	ffff0fff 	.word	0xffff0fff

08005728 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2270      	movs	r2, #112	; 0x70
 800573c:	4393      	bics	r3, r2
 800573e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005740:	683a      	ldr	r2, [r7, #0]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	4313      	orrs	r3, r2
 8005746:	2207      	movs	r2, #7
 8005748:	4313      	orrs	r3, r2
 800574a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	68fa      	ldr	r2, [r7, #12]
 8005750:	609a      	str	r2, [r3, #8]
}
 8005752:	46c0      	nop			; (mov r8, r8)
 8005754:	46bd      	mov	sp, r7
 8005756:	b004      	add	sp, #16
 8005758:	bd80      	pop	{r7, pc}
	...

0800575c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b086      	sub	sp, #24
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
 8005768:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	4a09      	ldr	r2, [pc, #36]	; (8005798 <TIM_ETR_SetConfig+0x3c>)
 8005774:	4013      	ands	r3, r2
 8005776:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	021a      	lsls	r2, r3, #8
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	431a      	orrs	r2, r3
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	4313      	orrs	r3, r2
 8005784:	697a      	ldr	r2, [r7, #20]
 8005786:	4313      	orrs	r3, r2
 8005788:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	609a      	str	r2, [r3, #8]
}
 8005790:	46c0      	nop			; (mov r8, r8)
 8005792:	46bd      	mov	sp, r7
 8005794:	b006      	add	sp, #24
 8005796:	bd80      	pop	{r7, pc}
 8005798:	ffff00ff 	.word	0xffff00ff

0800579c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	221f      	movs	r2, #31
 80057ac:	4013      	ands	r3, r2
 80057ae:	2201      	movs	r2, #1
 80057b0:	409a      	lsls	r2, r3
 80057b2:	0013      	movs	r3, r2
 80057b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6a1b      	ldr	r3, [r3, #32]
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	43d2      	mvns	r2, r2
 80057be:	401a      	ands	r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6a1a      	ldr	r2, [r3, #32]
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	211f      	movs	r1, #31
 80057cc:	400b      	ands	r3, r1
 80057ce:	6879      	ldr	r1, [r7, #4]
 80057d0:	4099      	lsls	r1, r3
 80057d2:	000b      	movs	r3, r1
 80057d4:	431a      	orrs	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	621a      	str	r2, [r3, #32]
}
 80057da:	46c0      	nop			; (mov r8, r8)
 80057dc:	46bd      	mov	sp, r7
 80057de:	b006      	add	sp, #24
 80057e0:	bd80      	pop	{r7, pc}
	...

080057e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	223c      	movs	r2, #60	; 0x3c
 80057f2:	5c9b      	ldrb	r3, [r3, r2]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d101      	bne.n	80057fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057f8:	2302      	movs	r3, #2
 80057fa:	e047      	b.n	800588c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	223c      	movs	r2, #60	; 0x3c
 8005800:	2101      	movs	r1, #1
 8005802:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	223d      	movs	r2, #61	; 0x3d
 8005808:	2102      	movs	r1, #2
 800580a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2270      	movs	r2, #112	; 0x70
 8005820:	4393      	bics	r3, r2
 8005822:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	4313      	orrs	r3, r2
 800582c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a16      	ldr	r2, [pc, #88]	; (8005894 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d00f      	beq.n	8005860 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	2380      	movs	r3, #128	; 0x80
 8005846:	05db      	lsls	r3, r3, #23
 8005848:	429a      	cmp	r2, r3
 800584a:	d009      	beq.n	8005860 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a11      	ldr	r2, [pc, #68]	; (8005898 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d004      	beq.n	8005860 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a10      	ldr	r2, [pc, #64]	; (800589c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d10c      	bne.n	800587a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	2280      	movs	r2, #128	; 0x80
 8005864:	4393      	bics	r3, r2
 8005866:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	68ba      	ldr	r2, [r7, #8]
 800586e:	4313      	orrs	r3, r2
 8005870:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	223d      	movs	r2, #61	; 0x3d
 800587e:	2101      	movs	r1, #1
 8005880:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	223c      	movs	r2, #60	; 0x3c
 8005886:	2100      	movs	r1, #0
 8005888:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800588a:	2300      	movs	r3, #0
}
 800588c:	0018      	movs	r0, r3
 800588e:	46bd      	mov	sp, r7
 8005890:	b004      	add	sp, #16
 8005892:	bd80      	pop	{r7, pc}
 8005894:	40012c00 	.word	0x40012c00
 8005898:	40000400 	.word	0x40000400
 800589c:	40014000 	.word	0x40014000

080058a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80058aa:	2300      	movs	r3, #0
 80058ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	223c      	movs	r2, #60	; 0x3c
 80058b2:	5c9b      	ldrb	r3, [r3, r2]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d101      	bne.n	80058bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80058b8:	2302      	movs	r3, #2
 80058ba:	e03e      	b.n	800593a <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	223c      	movs	r2, #60	; 0x3c
 80058c0:	2101      	movs	r1, #1
 80058c2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	22ff      	movs	r2, #255	; 0xff
 80058c8:	4393      	bics	r3, r2
 80058ca:	001a      	movs	r2, r3
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4a1b      	ldr	r2, [pc, #108]	; (8005944 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80058d8:	401a      	ands	r2, r3
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	4313      	orrs	r3, r2
 80058e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	4a18      	ldr	r2, [pc, #96]	; (8005948 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80058e6:	401a      	ands	r2, r3
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	4a16      	ldr	r2, [pc, #88]	; (800594c <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80058f4:	401a      	ands	r2, r3
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	4a13      	ldr	r2, [pc, #76]	; (8005950 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8005902:	401a      	ands	r2, r3
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	4313      	orrs	r3, r2
 800590a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	4a11      	ldr	r2, [pc, #68]	; (8005954 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8005910:	401a      	ands	r2, r3
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	4313      	orrs	r3, r2
 8005918:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	4a0e      	ldr	r2, [pc, #56]	; (8005958 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 800591e:	401a      	ands	r2, r3
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	4313      	orrs	r3, r2
 8005926:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	223c      	movs	r2, #60	; 0x3c
 8005934:	2100      	movs	r1, #0
 8005936:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	0018      	movs	r0, r3
 800593c:	46bd      	mov	sp, r7
 800593e:	b004      	add	sp, #16
 8005940:	bd80      	pop	{r7, pc}
 8005942:	46c0      	nop			; (mov r8, r8)
 8005944:	fffffcff 	.word	0xfffffcff
 8005948:	fffffbff 	.word	0xfffffbff
 800594c:	fffff7ff 	.word	0xfffff7ff
 8005950:	ffffefff 	.word	0xffffefff
 8005954:	ffffdfff 	.word	0xffffdfff
 8005958:	ffffbfff 	.word	0xffffbfff

0800595c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005964:	46c0      	nop			; (mov r8, r8)
 8005966:	46bd      	mov	sp, r7
 8005968:	b002      	add	sp, #8
 800596a:	bd80      	pop	{r7, pc}

0800596c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b082      	sub	sp, #8
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005974:	46c0      	nop			; (mov r8, r8)
 8005976:	46bd      	mov	sp, r7
 8005978:	b002      	add	sp, #8
 800597a:	bd80      	pop	{r7, pc}

0800597c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6819      	ldr	r1, [r3, #0]
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	68ba      	ldr	r2, [r7, #8]
 8005990:	435a      	muls	r2, r3
 8005992:	0013      	movs	r3, r2
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	189b      	adds	r3, r3, r2
 8005998:	43db      	mvns	r3, r3
 800599a:	400b      	ands	r3, r1
 800599c:	001a      	movs	r2, r3
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	68b9      	ldr	r1, [r7, #8]
 80059a2:	434b      	muls	r3, r1
 80059a4:	6879      	ldr	r1, [r7, #4]
 80059a6:	434b      	muls	r3, r1
 80059a8:	431a      	orrs	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	601a      	str	r2, [r3, #0]
}
 80059ae:	46c0      	nop			; (mov r8, r8)
 80059b0:	46bd      	mov	sp, r7
 80059b2:	b004      	add	sp, #16
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80059b6:	b580      	push	{r7, lr}
 80059b8:	b084      	sub	sp, #16
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	60f8      	str	r0, [r7, #12]
 80059be:	60b9      	str	r1, [r7, #8]
 80059c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	43d2      	mvns	r2, r2
 80059ca:	401a      	ands	r2, r3
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	6879      	ldr	r1, [r7, #4]
 80059d0:	434b      	muls	r3, r1
 80059d2:	431a      	orrs	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	605a      	str	r2, [r3, #4]
}
 80059d8:	46c0      	nop			; (mov r8, r8)
 80059da:	46bd      	mov	sp, r7
 80059dc:	b004      	add	sp, #16
 80059de:	bd80      	pop	{r7, pc}

080059e0 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	60b9      	str	r1, [r7, #8]
 80059ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6899      	ldr	r1, [r3, #8]
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	68ba      	ldr	r2, [r7, #8]
 80059f4:	435a      	muls	r2, r3
 80059f6:	0013      	movs	r3, r2
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	189b      	adds	r3, r3, r2
 80059fc:	43db      	mvns	r3, r3
 80059fe:	400b      	ands	r3, r1
 8005a00:	001a      	movs	r2, r3
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	68b9      	ldr	r1, [r7, #8]
 8005a06:	434b      	muls	r3, r1
 8005a08:	6879      	ldr	r1, [r7, #4]
 8005a0a:	434b      	muls	r3, r1
 8005a0c:	431a      	orrs	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	609a      	str	r2, [r3, #8]
}
 8005a12:	46c0      	nop			; (mov r8, r8)
 8005a14:	46bd      	mov	sp, r7
 8005a16:	b004      	add	sp, #16
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b084      	sub	sp, #16
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	60f8      	str	r0, [r7, #12]
 8005a22:	60b9      	str	r1, [r7, #8]
 8005a24:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	68d9      	ldr	r1, [r3, #12]
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	435a      	muls	r2, r3
 8005a30:	0013      	movs	r3, r2
 8005a32:	005b      	lsls	r3, r3, #1
 8005a34:	189b      	adds	r3, r3, r2
 8005a36:	43db      	mvns	r3, r3
 8005a38:	400b      	ands	r3, r1
 8005a3a:	001a      	movs	r2, r3
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	68b9      	ldr	r1, [r7, #8]
 8005a40:	434b      	muls	r3, r1
 8005a42:	6879      	ldr	r1, [r7, #4]
 8005a44:	434b      	muls	r3, r1
 8005a46:	431a      	orrs	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	60da      	str	r2, [r3, #12]
}
 8005a4c:	46c0      	nop			; (mov r8, r8)
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	b004      	add	sp, #16
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6a19      	ldr	r1, [r3, #32]
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	68ba      	ldr	r2, [r7, #8]
 8005a68:	4353      	muls	r3, r2
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	4353      	muls	r3, r2
 8005a6e:	68ba      	ldr	r2, [r7, #8]
 8005a70:	435a      	muls	r2, r3
 8005a72:	0013      	movs	r3, r2
 8005a74:	011b      	lsls	r3, r3, #4
 8005a76:	1a9b      	subs	r3, r3, r2
 8005a78:	43db      	mvns	r3, r3
 8005a7a:	400b      	ands	r3, r1
 8005a7c:	001a      	movs	r2, r3
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	68b9      	ldr	r1, [r7, #8]
 8005a82:	434b      	muls	r3, r1
 8005a84:	68b9      	ldr	r1, [r7, #8]
 8005a86:	434b      	muls	r3, r1
 8005a88:	68b9      	ldr	r1, [r7, #8]
 8005a8a:	434b      	muls	r3, r1
 8005a8c:	6879      	ldr	r1, [r7, #4]
 8005a8e:	434b      	muls	r3, r1
 8005a90:	431a      	orrs	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 8005a96:	46c0      	nop			; (mov r8, r8)
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	b004      	add	sp, #16
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b084      	sub	sp, #16
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	60f8      	str	r0, [r7, #12]
 8005aa6:	60b9      	str	r1, [r7, #8]
 8005aa8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	0a1b      	lsrs	r3, r3, #8
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	0a12      	lsrs	r2, r2, #8
 8005ab6:	4353      	muls	r3, r2
 8005ab8:	68ba      	ldr	r2, [r7, #8]
 8005aba:	0a12      	lsrs	r2, r2, #8
 8005abc:	4353      	muls	r3, r2
 8005abe:	68ba      	ldr	r2, [r7, #8]
 8005ac0:	0a12      	lsrs	r2, r2, #8
 8005ac2:	435a      	muls	r2, r3
 8005ac4:	0013      	movs	r3, r2
 8005ac6:	011b      	lsls	r3, r3, #4
 8005ac8:	1a9b      	subs	r3, r3, r2
 8005aca:	43db      	mvns	r3, r3
 8005acc:	400b      	ands	r3, r1
 8005ace:	001a      	movs	r2, r3
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	0a1b      	lsrs	r3, r3, #8
 8005ad4:	68b9      	ldr	r1, [r7, #8]
 8005ad6:	0a09      	lsrs	r1, r1, #8
 8005ad8:	434b      	muls	r3, r1
 8005ada:	68b9      	ldr	r1, [r7, #8]
 8005adc:	0a09      	lsrs	r1, r1, #8
 8005ade:	434b      	muls	r3, r1
 8005ae0:	68b9      	ldr	r1, [r7, #8]
 8005ae2:	0a09      	lsrs	r1, r1, #8
 8005ae4:	434b      	muls	r3, r1
 8005ae6:	6879      	ldr	r1, [r7, #4]
 8005ae8:	434b      	muls	r3, r1
 8005aea:	431a      	orrs	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	625a      	str	r2, [r3, #36]	; 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 8005af0:	46c0      	nop			; (mov r8, r8)
 8005af2:	46bd      	mov	sp, r7
 8005af4:	b004      	add	sp, #16
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8005b02:	2300      	movs	r3, #0
 8005b04:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8005b06:	e040      	b.n	8005b8a <LL_GPIO_Init+0x92>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2101      	movs	r1, #1
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	4091      	lsls	r1, r2
 8005b12:	000a      	movs	r2, r1
 8005b14:	4013      	ands	r3, r2
 8005b16:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d032      	beq.n	8005b84 <LL_GPIO_Init+0x8c>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	68b9      	ldr	r1, [r7, #8]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	0018      	movs	r0, r3
 8005b28:	f7ff ff28 	bl	800597c <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d003      	beq.n	8005b3c <LL_GPIO_Init+0x44>
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	2b02      	cmp	r3, #2
 8005b3a:	d106      	bne.n	8005b4a <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	689a      	ldr	r2, [r3, #8]
 8005b40:	68b9      	ldr	r1, [r7, #8]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	0018      	movs	r0, r3
 8005b46:	f7ff ff4b 	bl	80059e0 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	691a      	ldr	r2, [r3, #16]
 8005b4e:	68b9      	ldr	r1, [r7, #8]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	0018      	movs	r0, r3
 8005b54:	f7ff ff61 	bl	8005a1a <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d111      	bne.n	8005b84 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2bff      	cmp	r3, #255	; 0xff
 8005b64:	d807      	bhi.n	8005b76 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	695a      	ldr	r2, [r3, #20]
 8005b6a:	68b9      	ldr	r1, [r7, #8]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	0018      	movs	r0, r3
 8005b70:	f7ff ff70 	bl	8005a54 <LL_GPIO_SetAFPin_0_7>
 8005b74:	e006      	b.n	8005b84 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	695a      	ldr	r2, [r3, #20]
 8005b7a:	68b9      	ldr	r1, [r7, #8]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	0018      	movs	r0, r3
 8005b80:	f7ff ff8d 	bl	8005a9e <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	3301      	adds	r3, #1
 8005b88:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	40da      	lsrs	r2, r3
 8005b92:	1e13      	subs	r3, r2, #0
 8005b94:	d1b8      	bne.n	8005b08 <LL_GPIO_Init+0x10>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d003      	beq.n	8005ba6 <LL_GPIO_Init+0xae>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d107      	bne.n	8005bb6 <LL_GPIO_Init+0xbe>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	6819      	ldr	r1, [r3, #0]
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	68da      	ldr	r2, [r3, #12]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	0018      	movs	r0, r3
 8005bb2:	f7ff ff00 	bl	80059b6 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	0018      	movs	r0, r3
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	b004      	add	sp, #16
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8005bc4:	4b05      	ldr	r3, [pc, #20]	; (8005bdc <LL_RCC_HSI_IsReady+0x1c>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2202      	movs	r2, #2
 8005bca:	4013      	ands	r3, r2
 8005bcc:	3b02      	subs	r3, #2
 8005bce:	425a      	negs	r2, r3
 8005bd0:	4153      	adcs	r3, r2
 8005bd2:	b2db      	uxtb	r3, r3
}
 8005bd4:	0018      	movs	r0, r3
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	46c0      	nop			; (mov r8, r8)
 8005bdc:	40021000 	.word	0x40021000

08005be0 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8005be4:	4b05      	ldr	r3, [pc, #20]	; (8005bfc <LL_RCC_LSE_IsReady+0x1c>)
 8005be6:	6a1b      	ldr	r3, [r3, #32]
 8005be8:	2202      	movs	r2, #2
 8005bea:	4013      	ands	r3, r2
 8005bec:	3b02      	subs	r3, #2
 8005bee:	425a      	negs	r2, r3
 8005bf0:	4153      	adcs	r3, r2
 8005bf2:	b2db      	uxtb	r3, r3
}
 8005bf4:	0018      	movs	r0, r3
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	46c0      	nop			; (mov r8, r8)
 8005bfc:	40021000 	.word	0x40021000

08005c00 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005c04:	4b03      	ldr	r3, [pc, #12]	; (8005c14 <LL_RCC_GetSysClkSource+0x14>)
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	220c      	movs	r2, #12
 8005c0a:	4013      	ands	r3, r2
}
 8005c0c:	0018      	movs	r0, r3
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	46c0      	nop			; (mov r8, r8)
 8005c14:	40021000 	.word	0x40021000

08005c18 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005c1c:	4b03      	ldr	r3, [pc, #12]	; (8005c2c <LL_RCC_GetAHBPrescaler+0x14>)
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	22f0      	movs	r2, #240	; 0xf0
 8005c22:	4013      	ands	r3, r2
}
 8005c24:	0018      	movs	r0, r3
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	46c0      	nop			; (mov r8, r8)
 8005c2c:	40021000 	.word	0x40021000

08005c30 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8005c34:	4b03      	ldr	r3, [pc, #12]	; (8005c44 <LL_RCC_GetAPB1Prescaler+0x14>)
 8005c36:	685a      	ldr	r2, [r3, #4]
 8005c38:	23e0      	movs	r3, #224	; 0xe0
 8005c3a:	00db      	lsls	r3, r3, #3
 8005c3c:	4013      	ands	r3, r2
}
 8005c3e:	0018      	movs	r0, r3
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	40021000 	.word	0x40021000

08005c48 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8005c50:	4b06      	ldr	r3, [pc, #24]	; (8005c6c <LL_RCC_GetUSARTClockSource+0x24>)
 8005c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c54:	2103      	movs	r1, #3
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	4091      	lsls	r1, r2
 8005c5a:	000a      	movs	r2, r1
 8005c5c:	401a      	ands	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	061b      	lsls	r3, r3, #24
 8005c62:	4313      	orrs	r3, r2
}
 8005c64:	0018      	movs	r0, r3
 8005c66:	46bd      	mov	sp, r7
 8005c68:	b002      	add	sp, #8
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	40021000 	.word	0x40021000

08005c70 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8005c74:	4b03      	ldr	r3, [pc, #12]	; (8005c84 <LL_RCC_PLL_GetMainSource+0x14>)
 8005c76:	685a      	ldr	r2, [r3, #4]
 8005c78:	2380      	movs	r3, #128	; 0x80
 8005c7a:	025b      	lsls	r3, r3, #9
 8005c7c:	4013      	ands	r3, r2
}
 8005c7e:	0018      	movs	r0, r3
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	40021000 	.word	0x40021000

08005c88 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8005c8c:	4b03      	ldr	r3, [pc, #12]	; (8005c9c <LL_RCC_PLL_GetMultiplicator+0x14>)
 8005c8e:	685a      	ldr	r2, [r3, #4]
 8005c90:	23f0      	movs	r3, #240	; 0xf0
 8005c92:	039b      	lsls	r3, r3, #14
 8005c94:	4013      	ands	r3, r2
}
 8005c96:	0018      	movs	r0, r3
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	40021000 	.word	0x40021000

08005ca0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8005ca4:	4b03      	ldr	r3, [pc, #12]	; (8005cb4 <LL_RCC_PLL_GetPrediv+0x14>)
 8005ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ca8:	220f      	movs	r2, #15
 8005caa:	4013      	ands	r3, r2
}
 8005cac:	0018      	movs	r0, r3
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	46c0      	nop			; (mov r8, r8)
 8005cb4:	40021000 	.word	0x40021000

08005cb8 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8005cc0:	f000 f85a 	bl	8005d78 <RCC_GetSystemClockFreq>
 8005cc4:	0002      	movs	r2, r0
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	0018      	movs	r0, r3
 8005cd0:	f000 f876 	bl	8005dc0 <RCC_GetHCLKClockFreq>
 8005cd4:	0002      	movs	r2, r0
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	0018      	movs	r0, r3
 8005ce0:	f000 f884 	bl	8005dec <RCC_GetPCLK1ClockFreq>
 8005ce4:	0002      	movs	r2, r0
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	609a      	str	r2, [r3, #8]
}
 8005cea:	46c0      	nop			; (mov r8, r8)
 8005cec:	46bd      	mov	sp, r7
 8005cee:	b002      	add	sp, #8
 8005cf0:	bd80      	pop	{r7, pc}
	...

08005cf4 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d12b      	bne.n	8005d5e <LL_RCC_GetUSARTClockFreq+0x6a>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	0018      	movs	r0, r3
 8005d0a:	f7ff ff9d 	bl	8005c48 <LL_RCC_GetUSARTClockSource>
 8005d0e:	0003      	movs	r3, r0
 8005d10:	2b02      	cmp	r3, #2
 8005d12:	d00f      	beq.n	8005d34 <LL_RCC_GetUSARTClockFreq+0x40>
 8005d14:	2b03      	cmp	r3, #3
 8005d16:	d006      	beq.n	8005d26 <LL_RCC_GetUSARTClockFreq+0x32>
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d113      	bne.n	8005d44 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8005d1c:	f000 f82c 	bl	8005d78 <RCC_GetSystemClockFreq>
 8005d20:	0003      	movs	r3, r0
 8005d22:	60fb      	str	r3, [r7, #12]
        break;
 8005d24:	e020      	b.n	8005d68 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8005d26:	f7ff ff4b 	bl	8005bc0 <LL_RCC_HSI_IsReady>
 8005d2a:	1e03      	subs	r3, r0, #0
 8005d2c:	d019      	beq.n	8005d62 <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 8005d2e:	4b11      	ldr	r3, [pc, #68]	; (8005d74 <LL_RCC_GetUSARTClockFreq+0x80>)
 8005d30:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005d32:	e016      	b.n	8005d62 <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8005d34:	f7ff ff54 	bl	8005be0 <LL_RCC_LSE_IsReady>
 8005d38:	1e03      	subs	r3, r0, #0
 8005d3a:	d014      	beq.n	8005d66 <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 8005d3c:	2380      	movs	r3, #128	; 0x80
 8005d3e:	021b      	lsls	r3, r3, #8
 8005d40:	60fb      	str	r3, [r7, #12]
        }
        break;
 8005d42:	e010      	b.n	8005d66 <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8005d44:	f000 f818 	bl	8005d78 <RCC_GetSystemClockFreq>
 8005d48:	0003      	movs	r3, r0
 8005d4a:	0018      	movs	r0, r3
 8005d4c:	f000 f838 	bl	8005dc0 <RCC_GetHCLKClockFreq>
 8005d50:	0003      	movs	r3, r0
 8005d52:	0018      	movs	r0, r3
 8005d54:	f000 f84a 	bl	8005dec <RCC_GetPCLK1ClockFreq>
 8005d58:	0003      	movs	r3, r0
 8005d5a:	60fb      	str	r3, [r7, #12]
        break;
 8005d5c:	e004      	b.n	8005d68 <LL_RCC_GetUSARTClockFreq+0x74>
    }
  }
 8005d5e:	46c0      	nop			; (mov r8, r8)
 8005d60:	e002      	b.n	8005d68 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8005d62:	46c0      	nop			; (mov r8, r8)
 8005d64:	e000      	b.n	8005d68 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8005d66:	46c0      	nop			; (mov r8, r8)
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8005d68:	68fb      	ldr	r3, [r7, #12]
}
 8005d6a:	0018      	movs	r0, r3
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	b004      	add	sp, #16
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	46c0      	nop			; (mov r8, r8)
 8005d74:	007a1200 	.word	0x007a1200

08005d78 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8005d82:	f7ff ff3d 	bl	8005c00 <LL_RCC_GetSysClkSource>
 8005d86:	0003      	movs	r3, r0
 8005d88:	2b04      	cmp	r3, #4
 8005d8a:	d006      	beq.n	8005d9a <RCC_GetSystemClockFreq+0x22>
 8005d8c:	2b08      	cmp	r3, #8
 8005d8e:	d007      	beq.n	8005da0 <RCC_GetSystemClockFreq+0x28>
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d10a      	bne.n	8005daa <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8005d94:	4b09      	ldr	r3, [pc, #36]	; (8005dbc <RCC_GetSystemClockFreq+0x44>)
 8005d96:	607b      	str	r3, [r7, #4]
      break;
 8005d98:	e00a      	b.n	8005db0 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8005d9a:	4b08      	ldr	r3, [pc, #32]	; (8005dbc <RCC_GetSystemClockFreq+0x44>)
 8005d9c:	607b      	str	r3, [r7, #4]
      break;
 8005d9e:	e007      	b.n	8005db0 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8005da0:	f000 f838 	bl	8005e14 <RCC_PLL_GetFreqDomain_SYS>
 8005da4:	0003      	movs	r3, r0
 8005da6:	607b      	str	r3, [r7, #4]
      break;
 8005da8:	e002      	b.n	8005db0 <RCC_GetSystemClockFreq+0x38>
      frequency = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8005daa:	4b04      	ldr	r3, [pc, #16]	; (8005dbc <RCC_GetSystemClockFreq+0x44>)
 8005dac:	607b      	str	r3, [r7, #4]
      break;
 8005dae:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 8005db0:	687b      	ldr	r3, [r7, #4]
}
 8005db2:	0018      	movs	r0, r3
 8005db4:	46bd      	mov	sp, r7
 8005db6:	b002      	add	sp, #8
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	46c0      	nop			; (mov r8, r8)
 8005dbc:	007a1200 	.word	0x007a1200

08005dc0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005dc8:	f7ff ff26 	bl	8005c18 <LL_RCC_GetAHBPrescaler>
 8005dcc:	0003      	movs	r3, r0
 8005dce:	091b      	lsrs	r3, r3, #4
 8005dd0:	220f      	movs	r2, #15
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	4a04      	ldr	r2, [pc, #16]	; (8005de8 <RCC_GetHCLKClockFreq+0x28>)
 8005dd6:	5cd3      	ldrb	r3, [r2, r3]
 8005dd8:	001a      	movs	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	40d3      	lsrs	r3, r2
}
 8005dde:	0018      	movs	r0, r3
 8005de0:	46bd      	mov	sp, r7
 8005de2:	b002      	add	sp, #8
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	46c0      	nop			; (mov r8, r8)
 8005de8:	08006394 	.word	0x08006394

08005dec <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b082      	sub	sp, #8
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005df4:	f7ff ff1c 	bl	8005c30 <LL_RCC_GetAPB1Prescaler>
 8005df8:	0003      	movs	r3, r0
 8005dfa:	0a1b      	lsrs	r3, r3, #8
 8005dfc:	4a04      	ldr	r2, [pc, #16]	; (8005e10 <RCC_GetPCLK1ClockFreq+0x24>)
 8005dfe:	5cd3      	ldrb	r3, [r2, r3]
 8005e00:	001a      	movs	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	40d3      	lsrs	r3, r2
}
 8005e06:	0018      	movs	r0, r3
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	b002      	add	sp, #8
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	46c0      	nop			; (mov r8, r8)
 8005e10:	080063a4 	.word	0x080063a4

08005e14 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8005e14:	b590      	push	{r4, r7, lr}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	607b      	str	r3, [r7, #4]
 8005e1e:	2300      	movs	r3, #0
 8005e20:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8005e22:	f7ff ff25 	bl	8005c70 <LL_RCC_PLL_GetMainSource>
 8005e26:	0003      	movs	r3, r0
 8005e28:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d004      	beq.n	8005e3a <RCC_PLL_GetFreqDomain_SYS+0x26>
 8005e30:	2280      	movs	r2, #128	; 0x80
 8005e32:	0252      	lsls	r2, r2, #9
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d003      	beq.n	8005e40 <RCC_PLL_GetFreqDomain_SYS+0x2c>
 8005e38:	e005      	b.n	8005e46 <RCC_PLL_GetFreqDomain_SYS+0x32>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8005e3a:	4b0f      	ldr	r3, [pc, #60]	; (8005e78 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8005e3c:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8005e3e:	e005      	b.n	8005e4c <RCC_PLL_GetFreqDomain_SYS+0x38>
      pllinputfreq = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8005e40:	4b0e      	ldr	r3, [pc, #56]	; (8005e7c <RCC_PLL_GetFreqDomain_SYS+0x68>)
 8005e42:	607b      	str	r3, [r7, #4]
      break;
 8005e44:	e002      	b.n	8005e4c <RCC_PLL_GetFreqDomain_SYS+0x38>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8005e46:	4b0c      	ldr	r3, [pc, #48]	; (8005e78 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8005e48:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8005e4a:	46c0      	nop			; (mov r8, r8)
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8005e4c:	f7ff ff28 	bl	8005ca0 <LL_RCC_PLL_GetPrediv>
 8005e50:	0003      	movs	r3, r0
 8005e52:	3301      	adds	r3, #1
 8005e54:	0019      	movs	r1, r3
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fa f956 	bl	8000108 <__udivsi3>
 8005e5c:	0003      	movs	r3, r0
 8005e5e:	001c      	movs	r4, r3
 8005e60:	f7ff ff12 	bl	8005c88 <LL_RCC_PLL_GetMultiplicator>
 8005e64:	0003      	movs	r3, r0
 8005e66:	0c9b      	lsrs	r3, r3, #18
 8005e68:	220f      	movs	r2, #15
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	3302      	adds	r3, #2
 8005e6e:	4363      	muls	r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8005e70:	0018      	movs	r0, r3
 8005e72:	46bd      	mov	sp, r7
 8005e74:	b003      	add	sp, #12
 8005e76:	bd90      	pop	{r4, r7, pc}
 8005e78:	003d0900 	.word	0x003d0900
 8005e7c:	007a1200 	.word	0x007a1200

08005e80 <LL_USART_IsEnabled>:
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b082      	sub	sp, #8
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	4013      	ands	r3, r2
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d101      	bne.n	8005e98 <LL_USART_IsEnabled+0x18>
 8005e94:	2301      	movs	r3, #1
 8005e96:	e000      	b.n	8005e9a <LL_USART_IsEnabled+0x1a>
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	0018      	movs	r0, r3
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	b002      	add	sp, #8
 8005ea0:	bd80      	pop	{r7, pc}
	...

08005ea4 <LL_USART_SetStopBitsLength>:
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	4a05      	ldr	r2, [pc, #20]	; (8005ec8 <LL_USART_SetStopBitsLength+0x24>)
 8005eb4:	401a      	ands	r2, r3
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	431a      	orrs	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	605a      	str	r2, [r3, #4]
}
 8005ebe:	46c0      	nop			; (mov r8, r8)
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	b002      	add	sp, #8
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	46c0      	nop			; (mov r8, r8)
 8005ec8:	ffffcfff 	.word	0xffffcfff

08005ecc <LL_USART_SetHWFlowCtrl>:
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	4a05      	ldr	r2, [pc, #20]	; (8005ef0 <LL_USART_SetHWFlowCtrl+0x24>)
 8005edc:	401a      	ands	r2, r3
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	431a      	orrs	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	609a      	str	r2, [r3, #8]
}
 8005ee6:	46c0      	nop			; (mov r8, r8)
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	b002      	add	sp, #8
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	46c0      	nop			; (mov r8, r8)
 8005ef0:	fffffcff 	.word	0xfffffcff

08005ef4 <LL_USART_SetBaudRate>:
{
 8005ef4:	b590      	push	{r4, r7, lr}
 8005ef6:	b087      	sub	sp, #28
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	607a      	str	r2, [r7, #4]
 8005f00:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	2380      	movs	r3, #128	; 0x80
 8005f06:	021b      	lsls	r3, r3, #8
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d119      	bne.n	8005f40 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	005a      	lsls	r2, r3, #1
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	085b      	lsrs	r3, r3, #1
 8005f14:	18d3      	adds	r3, r2, r3
 8005f16:	6839      	ldr	r1, [r7, #0]
 8005f18:	0018      	movs	r0, r3
 8005f1a:	f7fa f8f5 	bl	8000108 <__udivsi3>
 8005f1e:	0003      	movs	r3, r0
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	4a0f      	ldr	r2, [pc, #60]	; (8005f64 <LL_USART_SetBaudRate+0x70>)
 8005f28:	4013      	ands	r3, r2
 8005f2a:	001c      	movs	r4, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	085b      	lsrs	r3, r3, #1
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	001a      	movs	r2, r3
 8005f34:	2307      	movs	r3, #7
 8005f36:	4013      	ands	r3, r2
 8005f38:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	60dc      	str	r4, [r3, #12]
}
 8005f3e:	e00c      	b.n	8005f5a <LL_USART_SetBaudRate+0x66>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	085a      	lsrs	r2, r3, #1
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	18d3      	adds	r3, r2, r3
 8005f48:	6839      	ldr	r1, [r7, #0]
 8005f4a:	0018      	movs	r0, r3
 8005f4c:	f7fa f8dc 	bl	8000108 <__udivsi3>
 8005f50:	0003      	movs	r3, r0
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	001a      	movs	r2, r3
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	60da      	str	r2, [r3, #12]
}
 8005f5a:	46c0      	nop			; (mov r8, r8)
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	b007      	add	sp, #28
 8005f60:	bd90      	pop	{r4, r7, pc}
 8005f62:	46c0      	nop			; (mov r8, r8)
 8005f64:	0000fff0 	.word	0x0000fff0

08005f68 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8005f68:	b590      	push	{r4, r7, lr}
 8005f6a:	b089      	sub	sp, #36	; 0x24
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005f72:	231f      	movs	r3, #31
 8005f74:	18fb      	adds	r3, r7, r3
 8005f76:	2201      	movs	r2, #1
 8005f78:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	0018      	movs	r0, r3
 8005f82:	f7ff ff7d 	bl	8005e80 <LL_USART_IsEnabled>
 8005f86:	1e03      	subs	r3, r0, #0
 8005f88:	d148      	bne.n	800601c <LL_USART_Init+0xb4>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a27      	ldr	r2, [pc, #156]	; (800602c <LL_USART_Init+0xc4>)
 8005f90:	401a      	ands	r2, r3
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	6859      	ldr	r1, [r3, #4]
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	4319      	orrs	r1, r3
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	4319      	orrs	r1, r3
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	699b      	ldr	r3, [r3, #24]
 8005fa6:	430b      	orrs	r3, r1
 8005fa8:	431a      	orrs	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	689a      	ldr	r2, [r3, #8]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	0011      	movs	r1, r2
 8005fb6:	0018      	movs	r0, r3
 8005fb8:	f7ff ff74 	bl	8005ea4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	695a      	ldr	r2, [r3, #20]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	0011      	movs	r1, r2
 8005fc4:	0018      	movs	r0, r3
 8005fc6:	f7ff ff81 	bl	8005ecc <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a18      	ldr	r2, [pc, #96]	; (8006030 <LL_USART_Init+0xc8>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d105      	bne.n	8005fde <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8005fd2:	2000      	movs	r0, #0
 8005fd4:	f7ff fe8e 	bl	8005cf4 <LL_RCC_GetUSARTClockFreq>
 8005fd8:	0003      	movs	r3, r0
 8005fda:	61bb      	str	r3, [r7, #24]
 8005fdc:	e00b      	b.n	8005ff6 <LL_USART_Init+0x8e>
    }
#if defined(USART2)
    else if (USARTx == USART2)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a14      	ldr	r2, [pc, #80]	; (8006034 <LL_USART_Init+0xcc>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d107      	bne.n	8005ff6 <LL_USART_Init+0x8e>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8005fe6:	240c      	movs	r4, #12
 8005fe8:	193b      	adds	r3, r7, r4
 8005fea:	0018      	movs	r0, r3
 8005fec:	f7ff fe64 	bl	8005cb8 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8005ff0:	193b      	adds	r3, r7, r4
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8005ff6:	69bb      	ldr	r3, [r7, #24]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00f      	beq.n	800601c <LL_USART_Init+0xb4>
        && (USART_InitStruct->BaudRate != 0U))
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d00b      	beq.n	800601c <LL_USART_Init+0xb4>
    {
      status = SUCCESS;
 8006004:	231f      	movs	r3, #31
 8006006:	18fb      	adds	r3, r7, r3
 8006008:	2200      	movs	r2, #0
 800600a:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	699a      	ldr	r2, [r3, #24]
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	69b9      	ldr	r1, [r7, #24]
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f7ff ff6c 	bl	8005ef4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800601c:	231f      	movs	r3, #31
 800601e:	18fb      	adds	r3, r7, r3
 8006020:	781b      	ldrb	r3, [r3, #0]
}
 8006022:	0018      	movs	r0, r3
 8006024:	46bd      	mov	sp, r7
 8006026:	b009      	add	sp, #36	; 0x24
 8006028:	bd90      	pop	{r4, r7, pc}
 800602a:	46c0      	nop			; (mov r8, r8)
 800602c:	ffff69f3 	.word	0xffff69f3
 8006030:	40013800 	.word	0x40013800
 8006034:	40004400 	.word	0x40004400

08006038 <__errno>:
 8006038:	4b01      	ldr	r3, [pc, #4]	; (8006040 <__errno+0x8>)
 800603a:	6818      	ldr	r0, [r3, #0]
 800603c:	4770      	bx	lr
 800603e:	46c0      	nop			; (mov r8, r8)
 8006040:	20000014 	.word	0x20000014

08006044 <__libc_init_array>:
 8006044:	b570      	push	{r4, r5, r6, lr}
 8006046:	2600      	movs	r6, #0
 8006048:	4d0c      	ldr	r5, [pc, #48]	; (800607c <__libc_init_array+0x38>)
 800604a:	4c0d      	ldr	r4, [pc, #52]	; (8006080 <__libc_init_array+0x3c>)
 800604c:	1b64      	subs	r4, r4, r5
 800604e:	10a4      	asrs	r4, r4, #2
 8006050:	42a6      	cmp	r6, r4
 8006052:	d109      	bne.n	8006068 <__libc_init_array+0x24>
 8006054:	2600      	movs	r6, #0
 8006056:	f000 f92f 	bl	80062b8 <_init>
 800605a:	4d0a      	ldr	r5, [pc, #40]	; (8006084 <__libc_init_array+0x40>)
 800605c:	4c0a      	ldr	r4, [pc, #40]	; (8006088 <__libc_init_array+0x44>)
 800605e:	1b64      	subs	r4, r4, r5
 8006060:	10a4      	asrs	r4, r4, #2
 8006062:	42a6      	cmp	r6, r4
 8006064:	d105      	bne.n	8006072 <__libc_init_array+0x2e>
 8006066:	bd70      	pop	{r4, r5, r6, pc}
 8006068:	00b3      	lsls	r3, r6, #2
 800606a:	58eb      	ldr	r3, [r5, r3]
 800606c:	4798      	blx	r3
 800606e:	3601      	adds	r6, #1
 8006070:	e7ee      	b.n	8006050 <__libc_init_array+0xc>
 8006072:	00b3      	lsls	r3, r6, #2
 8006074:	58eb      	ldr	r3, [r5, r3]
 8006076:	4798      	blx	r3
 8006078:	3601      	adds	r6, #1
 800607a:	e7f2      	b.n	8006062 <__libc_init_array+0x1e>
 800607c:	080063b4 	.word	0x080063b4
 8006080:	080063b4 	.word	0x080063b4
 8006084:	080063b4 	.word	0x080063b4
 8006088:	080063b8 	.word	0x080063b8

0800608c <memset>:
 800608c:	0003      	movs	r3, r0
 800608e:	1812      	adds	r2, r2, r0
 8006090:	4293      	cmp	r3, r2
 8006092:	d100      	bne.n	8006096 <memset+0xa>
 8006094:	4770      	bx	lr
 8006096:	7019      	strb	r1, [r3, #0]
 8006098:	3301      	adds	r3, #1
 800609a:	e7f9      	b.n	8006090 <memset+0x4>

0800609c <sqrt>:
 800609c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800609e:	b08f      	sub	sp, #60	; 0x3c
 80060a0:	0004      	movs	r4, r0
 80060a2:	000d      	movs	r5, r1
 80060a4:	f000 f854 	bl	8006150 <__ieee754_sqrt>
 80060a8:	4b27      	ldr	r3, [pc, #156]	; (8006148 <sqrt+0xac>)
 80060aa:	9000      	str	r0, [sp, #0]
 80060ac:	9101      	str	r1, [sp, #4]
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	b25b      	sxtb	r3, r3
 80060b2:	9302      	str	r3, [sp, #8]
 80060b4:	3301      	adds	r3, #1
 80060b6:	d033      	beq.n	8006120 <sqrt+0x84>
 80060b8:	0022      	movs	r2, r4
 80060ba:	002b      	movs	r3, r5
 80060bc:	0020      	movs	r0, r4
 80060be:	0029      	movs	r1, r5
 80060c0:	f7fb fdea 	bl	8001c98 <__aeabi_dcmpun>
 80060c4:	9003      	str	r0, [sp, #12]
 80060c6:	2800      	cmp	r0, #0
 80060c8:	d12a      	bne.n	8006120 <sqrt+0x84>
 80060ca:	2600      	movs	r6, #0
 80060cc:	2700      	movs	r7, #0
 80060ce:	0032      	movs	r2, r6
 80060d0:	003b      	movs	r3, r7
 80060d2:	0020      	movs	r0, r4
 80060d4:	0029      	movs	r1, r5
 80060d6:	f7fa f8b9 	bl	800024c <__aeabi_dcmplt>
 80060da:	2800      	cmp	r0, #0
 80060dc:	d020      	beq.n	8006120 <sqrt+0x84>
 80060de:	2301      	movs	r3, #1
 80060e0:	9304      	str	r3, [sp, #16]
 80060e2:	4b1a      	ldr	r3, [pc, #104]	; (800614c <sqrt+0xb0>)
 80060e4:	9408      	str	r4, [sp, #32]
 80060e6:	9509      	str	r5, [sp, #36]	; 0x24
 80060e8:	9305      	str	r3, [sp, #20]
 80060ea:	9b03      	ldr	r3, [sp, #12]
 80060ec:	9406      	str	r4, [sp, #24]
 80060ee:	9507      	str	r5, [sp, #28]
 80060f0:	930c      	str	r3, [sp, #48]	; 0x30
 80060f2:	9b02      	ldr	r3, [sp, #8]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d117      	bne.n	8006128 <sqrt+0x8c>
 80060f8:	960a      	str	r6, [sp, #40]	; 0x28
 80060fa:	970b      	str	r7, [sp, #44]	; 0x2c
 80060fc:	a804      	add	r0, sp, #16
 80060fe:	f000 f8d9 	bl	80062b4 <matherr>
 8006102:	2800      	cmp	r0, #0
 8006104:	d01b      	beq.n	800613e <sqrt+0xa2>
 8006106:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006108:	9302      	str	r3, [sp, #8]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d004      	beq.n	8006118 <sqrt+0x7c>
 800610e:	f7ff ff93 	bl	8006038 <__errno>
 8006112:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006114:	9302      	str	r3, [sp, #8]
 8006116:	6003      	str	r3, [r0, #0]
 8006118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800611a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800611c:	9300      	str	r3, [sp, #0]
 800611e:	9401      	str	r4, [sp, #4]
 8006120:	9800      	ldr	r0, [sp, #0]
 8006122:	9901      	ldr	r1, [sp, #4]
 8006124:	b00f      	add	sp, #60	; 0x3c
 8006126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006128:	003b      	movs	r3, r7
 800612a:	0032      	movs	r2, r6
 800612c:	0030      	movs	r0, r6
 800612e:	0039      	movs	r1, r7
 8006130:	f7fa fbee 	bl	8000910 <__aeabi_ddiv>
 8006134:	9b02      	ldr	r3, [sp, #8]
 8006136:	900a      	str	r0, [sp, #40]	; 0x28
 8006138:	910b      	str	r1, [sp, #44]	; 0x2c
 800613a:	2b02      	cmp	r3, #2
 800613c:	d1de      	bne.n	80060fc <sqrt+0x60>
 800613e:	f7ff ff7b 	bl	8006038 <__errno>
 8006142:	2321      	movs	r3, #33	; 0x21
 8006144:	6003      	str	r3, [r0, #0]
 8006146:	e7de      	b.n	8006106 <sqrt+0x6a>
 8006148:	20000078 	.word	0x20000078
 800614c:	080063ac 	.word	0x080063ac

08006150 <__ieee754_sqrt>:
 8006150:	4b55      	ldr	r3, [pc, #340]	; (80062a8 <__ieee754_sqrt+0x158>)
 8006152:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006154:	001a      	movs	r2, r3
 8006156:	0005      	movs	r5, r0
 8006158:	000c      	movs	r4, r1
 800615a:	400a      	ands	r2, r1
 800615c:	429a      	cmp	r2, r3
 800615e:	d10f      	bne.n	8006180 <__ieee754_sqrt+0x30>
 8006160:	0002      	movs	r2, r0
 8006162:	000b      	movs	r3, r1
 8006164:	f7fa ffde 	bl	8001124 <__aeabi_dmul>
 8006168:	0002      	movs	r2, r0
 800616a:	000b      	movs	r3, r1
 800616c:	0028      	movs	r0, r5
 800616e:	0021      	movs	r1, r4
 8006170:	f7fa f8b2 	bl	80002d8 <__aeabi_dadd>
 8006174:	0005      	movs	r5, r0
 8006176:	000c      	movs	r4, r1
 8006178:	0028      	movs	r0, r5
 800617a:	0021      	movs	r1, r4
 800617c:	b003      	add	sp, #12
 800617e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006180:	0002      	movs	r2, r0
 8006182:	2900      	cmp	r1, #0
 8006184:	dc10      	bgt.n	80061a8 <__ieee754_sqrt+0x58>
 8006186:	004b      	lsls	r3, r1, #1
 8006188:	085b      	lsrs	r3, r3, #1
 800618a:	4303      	orrs	r3, r0
 800618c:	d0f4      	beq.n	8006178 <__ieee754_sqrt+0x28>
 800618e:	2000      	movs	r0, #0
 8006190:	4281      	cmp	r1, r0
 8006192:	d100      	bne.n	8006196 <__ieee754_sqrt+0x46>
 8006194:	e07f      	b.n	8006296 <__ieee754_sqrt+0x146>
 8006196:	000b      	movs	r3, r1
 8006198:	0028      	movs	r0, r5
 800619a:	f7fb fa35 	bl	8001608 <__aeabi_dsub>
 800619e:	0002      	movs	r2, r0
 80061a0:	000b      	movs	r3, r1
 80061a2:	f7fa fbb5 	bl	8000910 <__aeabi_ddiv>
 80061a6:	e7e5      	b.n	8006174 <__ieee754_sqrt+0x24>
 80061a8:	1508      	asrs	r0, r1, #20
 80061aa:	d074      	beq.n	8006296 <__ieee754_sqrt+0x146>
 80061ac:	4b3f      	ldr	r3, [pc, #252]	; (80062ac <__ieee754_sqrt+0x15c>)
 80061ae:	0309      	lsls	r1, r1, #12
 80061b0:	18c0      	adds	r0, r0, r3
 80061b2:	2380      	movs	r3, #128	; 0x80
 80061b4:	0b09      	lsrs	r1, r1, #12
 80061b6:	035b      	lsls	r3, r3, #13
 80061b8:	4319      	orrs	r1, r3
 80061ba:	07c3      	lsls	r3, r0, #31
 80061bc:	d503      	bpl.n	80061c6 <__ieee754_sqrt+0x76>
 80061be:	0fd3      	lsrs	r3, r2, #31
 80061c0:	0049      	lsls	r1, r1, #1
 80061c2:	18c9      	adds	r1, r1, r3
 80061c4:	0052      	lsls	r2, r2, #1
 80061c6:	2400      	movs	r4, #0
 80061c8:	1043      	asrs	r3, r0, #1
 80061ca:	0049      	lsls	r1, r1, #1
 80061cc:	9301      	str	r3, [sp, #4]
 80061ce:	2580      	movs	r5, #128	; 0x80
 80061d0:	0fd3      	lsrs	r3, r2, #31
 80061d2:	18cb      	adds	r3, r1, r3
 80061d4:	0020      	movs	r0, r4
 80061d6:	2116      	movs	r1, #22
 80061d8:	0052      	lsls	r2, r2, #1
 80061da:	03ad      	lsls	r5, r5, #14
 80061dc:	1946      	adds	r6, r0, r5
 80061de:	429e      	cmp	r6, r3
 80061e0:	dc02      	bgt.n	80061e8 <__ieee754_sqrt+0x98>
 80061e2:	1970      	adds	r0, r6, r5
 80061e4:	1b9b      	subs	r3, r3, r6
 80061e6:	1964      	adds	r4, r4, r5
 80061e8:	0fd6      	lsrs	r6, r2, #31
 80061ea:	005b      	lsls	r3, r3, #1
 80061ec:	3901      	subs	r1, #1
 80061ee:	199b      	adds	r3, r3, r6
 80061f0:	0052      	lsls	r2, r2, #1
 80061f2:	086d      	lsrs	r5, r5, #1
 80061f4:	2900      	cmp	r1, #0
 80061f6:	d1f1      	bne.n	80061dc <__ieee754_sqrt+0x8c>
 80061f8:	2520      	movs	r5, #32
 80061fa:	2680      	movs	r6, #128	; 0x80
 80061fc:	46ac      	mov	ip, r5
 80061fe:	9100      	str	r1, [sp, #0]
 8006200:	0636      	lsls	r6, r6, #24
 8006202:	9d00      	ldr	r5, [sp, #0]
 8006204:	1977      	adds	r7, r6, r5
 8006206:	4283      	cmp	r3, r0
 8006208:	dc02      	bgt.n	8006210 <__ieee754_sqrt+0xc0>
 800620a:	d112      	bne.n	8006232 <__ieee754_sqrt+0xe2>
 800620c:	4297      	cmp	r7, r2
 800620e:	d810      	bhi.n	8006232 <__ieee754_sqrt+0xe2>
 8006210:	19bd      	adds	r5, r7, r6
 8006212:	9500      	str	r5, [sp, #0]
 8006214:	0005      	movs	r5, r0
 8006216:	2f00      	cmp	r7, #0
 8006218:	da03      	bge.n	8006222 <__ieee754_sqrt+0xd2>
 800621a:	9d00      	ldr	r5, [sp, #0]
 800621c:	43ed      	mvns	r5, r5
 800621e:	0fed      	lsrs	r5, r5, #31
 8006220:	1945      	adds	r5, r0, r5
 8006222:	1a1b      	subs	r3, r3, r0
 8006224:	42ba      	cmp	r2, r7
 8006226:	4180      	sbcs	r0, r0
 8006228:	4240      	negs	r0, r0
 800622a:	1a1b      	subs	r3, r3, r0
 800622c:	0028      	movs	r0, r5
 800622e:	1bd2      	subs	r2, r2, r7
 8006230:	1989      	adds	r1, r1, r6
 8006232:	0fd5      	lsrs	r5, r2, #31
 8006234:	005b      	lsls	r3, r3, #1
 8006236:	18eb      	adds	r3, r5, r3
 8006238:	2501      	movs	r5, #1
 800623a:	426d      	negs	r5, r5
 800623c:	44ac      	add	ip, r5
 800623e:	4665      	mov	r5, ip
 8006240:	0052      	lsls	r2, r2, #1
 8006242:	0876      	lsrs	r6, r6, #1
 8006244:	2d00      	cmp	r5, #0
 8006246:	d1dc      	bne.n	8006202 <__ieee754_sqrt+0xb2>
 8006248:	4313      	orrs	r3, r2
 800624a:	d003      	beq.n	8006254 <__ieee754_sqrt+0x104>
 800624c:	1c4b      	adds	r3, r1, #1
 800624e:	d127      	bne.n	80062a0 <__ieee754_sqrt+0x150>
 8006250:	4661      	mov	r1, ip
 8006252:	3401      	adds	r4, #1
 8006254:	4b16      	ldr	r3, [pc, #88]	; (80062b0 <__ieee754_sqrt+0x160>)
 8006256:	1060      	asrs	r0, r4, #1
 8006258:	18c0      	adds	r0, r0, r3
 800625a:	0849      	lsrs	r1, r1, #1
 800625c:	07e3      	lsls	r3, r4, #31
 800625e:	d502      	bpl.n	8006266 <__ieee754_sqrt+0x116>
 8006260:	2380      	movs	r3, #128	; 0x80
 8006262:	061b      	lsls	r3, r3, #24
 8006264:	4319      	orrs	r1, r3
 8006266:	9b01      	ldr	r3, [sp, #4]
 8006268:	000d      	movs	r5, r1
 800626a:	051c      	lsls	r4, r3, #20
 800626c:	1823      	adds	r3, r4, r0
 800626e:	001c      	movs	r4, r3
 8006270:	e782      	b.n	8006178 <__ieee754_sqrt+0x28>
 8006272:	0ad1      	lsrs	r1, r2, #11
 8006274:	3b15      	subs	r3, #21
 8006276:	0552      	lsls	r2, r2, #21
 8006278:	2900      	cmp	r1, #0
 800627a:	d0fa      	beq.n	8006272 <__ieee754_sqrt+0x122>
 800627c:	2480      	movs	r4, #128	; 0x80
 800627e:	0364      	lsls	r4, r4, #13
 8006280:	4221      	tst	r1, r4
 8006282:	d00a      	beq.n	800629a <__ieee754_sqrt+0x14a>
 8006284:	2420      	movs	r4, #32
 8006286:	0016      	movs	r6, r2
 8006288:	1a24      	subs	r4, r4, r0
 800628a:	40e6      	lsrs	r6, r4
 800628c:	1e45      	subs	r5, r0, #1
 800628e:	4082      	lsls	r2, r0
 8006290:	4331      	orrs	r1, r6
 8006292:	1b58      	subs	r0, r3, r5
 8006294:	e78a      	b.n	80061ac <__ieee754_sqrt+0x5c>
 8006296:	2300      	movs	r3, #0
 8006298:	e7ee      	b.n	8006278 <__ieee754_sqrt+0x128>
 800629a:	0049      	lsls	r1, r1, #1
 800629c:	3001      	adds	r0, #1
 800629e:	e7ef      	b.n	8006280 <__ieee754_sqrt+0x130>
 80062a0:	2301      	movs	r3, #1
 80062a2:	3101      	adds	r1, #1
 80062a4:	4399      	bics	r1, r3
 80062a6:	e7d5      	b.n	8006254 <__ieee754_sqrt+0x104>
 80062a8:	7ff00000 	.word	0x7ff00000
 80062ac:	fffffc01 	.word	0xfffffc01
 80062b0:	3fe00000 	.word	0x3fe00000

080062b4 <matherr>:
 80062b4:	2000      	movs	r0, #0
 80062b6:	4770      	bx	lr

080062b8 <_init>:
 80062b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ba:	46c0      	nop			; (mov r8, r8)
 80062bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062be:	bc08      	pop	{r3}
 80062c0:	469e      	mov	lr, r3
 80062c2:	4770      	bx	lr

080062c4 <_fini>:
 80062c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062c6:	46c0      	nop			; (mov r8, r8)
 80062c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062ca:	bc08      	pop	{r3}
 80062cc:	469e      	mov	lr, r3
 80062ce:	4770      	bx	lr
