<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\impl\gwsynthesis\NBLogic.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Logic\NBLogic\src\Logic.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 17 17:47:07 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>798</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>318</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>13</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>72.000</td>
<td>13.889
<td>0.000</td>
<td>36.000</td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>n150_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n150_s0/F </td>
</tr>
<tr>
<td>n601_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n601_s0/F </td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK13/tmp_s1/Q </td>
</tr>
<tr>
<td>tmp_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK20/tmp_s1/Q </td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK0_s12/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1_s10/F </td>
</tr>
<tr>
<td>NBMMU/TSTOUT3_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/TSTOUT3_d_s0/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK3_s10/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK4_s11/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK5_s10/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK6_s10/F </td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK7_s10/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>13.889(MHz)</td>
<td>151.806(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tmp_3_0</td>
<td>50.000(MHz)</td>
<td>382.358(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n150_3!</h4>
<h4>No timing paths to get frequency of n601_3!</h4>
<h4>No timing paths to get frequency of tmp_3!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK0!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK1!</h4>
<h4>No timing paths to get frequency of NBMMU/TSTOUT3_d!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK3!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK4!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK5!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK6!</h4>
<h4>No timing paths to get frequency of NBMMU/nSetBANK7!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n150_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n150_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n601_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n601_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3_0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmp_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK0</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/TSTOUT3_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/TSTOUT3_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>NBMMU/nSetBANK7</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.244</td>
<td>n193_s2/I2</td>
<td>CLRCOPnxt_s1/D</td>
<td>n150_3:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>-1.771</td>
<td>5.585</td>
</tr>
<tr>
<td>2</td>
<td>0.678</td>
<td>CLRCOP_s1/Q</td>
<td>KBint_s1/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.372</td>
<td>2.620</td>
</tr>
<tr>
<td>3</td>
<td>1.019</td>
<td>CLRCOP_s1/Q</td>
<td>KBcount_1_s3/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.372</td>
<td>1.922</td>
</tr>
<tr>
<td>4</td>
<td>1.022</td>
<td>CLRCOP_s1/Q</td>
<td>KBcount_0_s3/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.362</td>
<td>1.910</td>
</tr>
<tr>
<td>5</td>
<td>1.046</td>
<td>CLRCOP_s1/Q</td>
<td>KBcount_2_s2/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.372</td>
<td>2.253</td>
</tr>
<tr>
<td>6</td>
<td>1.706</td>
<td>CLRKBD_s1/Q</td>
<td>COPint_s1/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.372</td>
<td>1.593</td>
</tr>
<tr>
<td>7</td>
<td>2.706</td>
<td>n118_s2/I0</td>
<td>CLK13/tmp_s1/D</td>
<td>tmp_3_0:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>-1.771</td>
<td>0.634</td>
</tr>
<tr>
<td>8</td>
<td>2.706</td>
<td>n108_s2/I0</td>
<td>CLK20/tmp_s1/D</td>
<td>tmp_3:[F]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>2.000</td>
<td>-1.771</td>
<td>0.634</td>
</tr>
<tr>
<td>9</td>
<td>16.813</td>
<td>KBint_s1/Q</td>
<td>DATAout_4_s0/D</td>
<td>tmp_3_0:[F]</td>
<td>n601_3:[F]</td>
<td>20.000</td>
<td>0.844</td>
<td>1.913</td>
</tr>
<tr>
<td>10</td>
<td>16.813</td>
<td>KBint_s1/Q</td>
<td>DATAout_5_s0/D</td>
<td>tmp_3_0:[F]</td>
<td>n601_3:[F]</td>
<td>20.000</td>
<td>0.844</td>
<td>1.913</td>
</tr>
<tr>
<td>11</td>
<td>17.219</td>
<td>COPint_s1/Q</td>
<td>DATAout_7_s0/D</td>
<td>tmp_3_0:[F]</td>
<td>n601_3:[F]</td>
<td>20.000</td>
<td>0.844</td>
<td>1.507</td>
</tr>
<tr>
<td>12</td>
<td>17.694</td>
<td>KBcount_1_s3/Q</td>
<td>KBcount_2_s2/D</td>
<td>tmp_3_0:[F]</td>
<td>tmp_3_0:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.906</td>
</tr>
<tr>
<td>13</td>
<td>18.495</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s2/CE</td>
<td>n150_3:[F]</td>
<td>tmp_3:[F]</td>
<td>20.000</td>
<td>0.636</td>
<td>0.796</td>
</tr>
<tr>
<td>14</td>
<td>65.413</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/tmp_s1/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.544</td>
</tr>
<tr>
<td>15</td>
<td>65.413</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_0_s0/SET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.544</td>
</tr>
<tr>
<td>16</td>
<td>65.605</td>
<td>CLK20/count_14_s0/Q</td>
<td>CLK20/tmp_s1/CE</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.351</td>
</tr>
<tr>
<td>17</td>
<td>65.785</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_1_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.172</td>
</tr>
<tr>
<td>18</td>
<td>65.785</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_2_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.172</td>
</tr>
<tr>
<td>19</td>
<td>65.785</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_3_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.172</td>
</tr>
<tr>
<td>20</td>
<td>65.785</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_4_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.172</td>
</tr>
<tr>
<td>21</td>
<td>65.785</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_5_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.172</td>
</tr>
<tr>
<td>22</td>
<td>65.789</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_6_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.167</td>
</tr>
<tr>
<td>23</td>
<td>65.789</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_7_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.167</td>
</tr>
<tr>
<td>24</td>
<td>65.789</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_8_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.167</td>
</tr>
<tr>
<td>25</td>
<td>65.789</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_9_s0/RESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>72.000</td>
<td>0.000</td>
<td>6.167</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.913</td>
<td>n118_s2/I0</td>
<td>CLK13/tmp_s1/D</td>
<td>tmp_3_0:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.258</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.913</td>
<td>n108_s2/I0</td>
<td>CLK20/tmp_s1/D</td>
<td>tmp_3:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>-1.258</td>
<td>0.374</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>KBcount_2_s2/Q</td>
<td>KBcount_2_s2/D</td>
<td>tmp_3_0:[F]</td>
<td>tmp_3_0:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>CLK20/count_0_s0/Q</td>
<td>CLK20/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>CLK13/count_0_s0/Q</td>
<td>CLK13/count_0_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>KBcount_0_s3/Q</td>
<td>KBcount_0_s3/D</td>
<td>tmp_3_0:[F]</td>
<td>tmp_3_0:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.730</td>
<td>CLK13/count_2_s0/Q</td>
<td>CLK13/count_2_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>CLK13/count_6_s0/Q</td>
<td>CLK13/count_6_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>CLK13/count_8_s0/Q</td>
<td>CLK13/count_8_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>CLK13/count_12_s0/Q</td>
<td>CLK13/count_12_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>CLK13/count_14_s0/Q</td>
<td>CLK13/count_14_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>CLK13/count_18_s0/Q</td>
<td>CLK13/count_18_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>CLK13/count_20_s0/Q</td>
<td>CLK13/count_20_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>CLK13/count_24_s0/Q</td>
<td>CLK13/count_24_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>CLK13/count_26_s0/Q</td>
<td>CLK13/count_26_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>CLK13/count_30_s0/Q</td>
<td>CLK13/count_30_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>CLK20/count_2_s0/Q</td>
<td>CLK20/count_2_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>CLK20/count_6_s0/Q</td>
<td>CLK20/count_6_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>CLK20/count_8_s0/Q</td>
<td>CLK20/count_8_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>CLK20/count_12_s0/Q</td>
<td>CLK20/count_12_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>CLK20/count_14_s0/Q</td>
<td>CLK20/count_14_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>CLK20/count_18_s0/Q</td>
<td>CLK20/count_18_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>CLK20/count_20_s0/Q</td>
<td>CLK20/count_20_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>CLK20/count_24_s0/Q</td>
<td>CLK20/count_24_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>CLK20/count_26_s0/Q</td>
<td>CLK20/count_26_s0/D</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.631</td>
<td>CLRCOP_s1/Q</td>
<td>KBint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.372</td>
<td>2.668</td>
</tr>
<tr>
<td>2</td>
<td>2.022</td>
<td>CLRCOP_s1/Q</td>
<td>COPint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>2.000</td>
<td>-1.372</td>
<td>1.277</td>
</tr>
<tr>
<td>3</td>
<td>17.531</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s2/PRESET</td>
<td>n150_3:[F]</td>
<td>tmp_3:[F]</td>
<td>20.000</td>
<td>0.636</td>
<td>1.760</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.604</td>
<td>ENABLEREG_0_s0/Q</td>
<td>FRMint_s2/PRESET</td>
<td>n150_3:[F]</td>
<td>tmp_3:[F]</td>
<td>0.000</td>
<td>0.456</td>
<td>1.193</td>
</tr>
<tr>
<td>2</td>
<td>1.815</td>
<td>CLRCOP_s1/Q</td>
<td>COPint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>-2.000</td>
<td>-1.046</td>
<td>0.906</td>
</tr>
<tr>
<td>3</td>
<td>2.613</td>
<td>CLRKBD_s1/Q</td>
<td>KBint_s1/PRESET</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
<td>tmp_3_0:[F]</td>
<td>-2.000</td>
<td>-1.046</td>
<td>1.704</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.344</td>
<td>8.594</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_6_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.344</td>
<td>8.594</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_5_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.344</td>
<td>8.594</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_4_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.344</td>
<td>8.594</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_3_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.344</td>
<td>8.594</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_1_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.344</td>
<td>8.594</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_7_s1</td>
</tr>
<tr>
<td>7</td>
<td>7.344</td>
<td>8.594</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.344</td>
<td>8.594</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK1</td>
<td>NBMMU/Bankreg1/Q_2_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.352</td>
<td>8.602</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK0</td>
<td>NBMMU/Bankreg0/Q_5_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.352</td>
<td>8.602</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>NBMMU/nSetBANK0</td>
<td>NBMMU/Bankreg0/Q_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>75.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>n193_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLRCOPnxt_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>73.448</td>
<td>3.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">n193_s2/I2</td>
</tr>
<tr>
<td>74.480</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">n193_s2/F</td>
</tr>
<tr>
<td>74.486</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>n193_s1/I2</td>
</tr>
<tr>
<td>75.585</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">n193_s1/F</td>
</tr>
<tr>
<td>75.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">CLRCOPnxt_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>CLRCOPnxt_s1/CLK</td>
</tr>
<tr>
<td>73.741</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLRCOPnxt_s1</td>
</tr>
<tr>
<td>73.341</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>CLRCOPnxt_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 38.159%; route: 0.005, 0.098%; tC2Q: 3.448, 61.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>292.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>293.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C25[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>290.661</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n846_s0/I3</td>
</tr>
<tr>
<td>291.687</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n846_s0/F</td>
</tr>
<tr>
<td>292.391</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">KBint_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>293.112</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s1</td>
</tr>
<tr>
<td>293.069</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 39.158%; route: 1.136, 43.349%; tC2Q: 0.458, 17.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>291.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>292.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C25[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>290.661</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>n121_s2/I2</td>
</tr>
<tr>
<td>291.693</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">n121_s2/F</td>
</tr>
<tr>
<td>291.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">KBcount_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>KBcount_1_s3/CLK</td>
</tr>
<tr>
<td>293.112</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td>292.712</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>KBcount_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 53.686%; route: 0.432, 22.471%; tC2Q: 0.458, 23.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>291.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>292.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C25[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>290.649</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>n122_s3/I1</td>
</tr>
<tr>
<td>291.681</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">n122_s3/F</td>
</tr>
<tr>
<td>291.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">KBcount_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.132</td>
<td>3.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>KBcount_0_s3/CLK</td>
</tr>
<tr>
<td>293.102</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td>292.702</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>KBcount_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 54.020%; route: 0.420, 21.989%; tC2Q: 0.458, 23.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.132, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>292.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>293.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C25[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>290.661</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>KBcount_2_s4/I0</td>
</tr>
<tr>
<td>291.687</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">KBcount_2_s4/F</td>
</tr>
<tr>
<td>292.023</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">KBcount_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>KBcount_2_s2/CLK</td>
</tr>
<tr>
<td>293.112</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td>293.069</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>KBcount_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.026, 45.548%; route: 0.768, 34.105%; tC2Q: 0.458, 20.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>291.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>293.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRKBD_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>CLRKBD_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">CLRKBD_s1/Q</td>
</tr>
<tr>
<td>291.363</td>
<td>1.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>293.112</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>293.069</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.135, 71.226%; tC2Q: 0.458, 28.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>n118_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>70.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">n118_s2/I0</td>
</tr>
<tr>
<td>70.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n118_s2/F</td>
</tr>
<tr>
<td>70.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>73.741</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td>73.341</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>n108_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>70.008</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">n108_s2/I0</td>
</tr>
<tr>
<td>70.634</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n108_s2/F</td>
</tr>
<tr>
<td>70.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>73.741</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td>73.341</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 98.708%; route: 0.000, 0.000%; tC2Q: 0.008, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATAout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n601_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>13.601</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">KBint_s1/Q</td>
</tr>
<tr>
<td>14.023</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>n618_s1/I3</td>
</tr>
<tr>
<td>15.055</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">n618_s1/F</td>
</tr>
<tr>
<td>15.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">DATAout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n601_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C27[2][B]</td>
<td>n601_s0/F</td>
</tr>
<tr>
<td>32.298</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>DATAout_4_s0/G</td>
</tr>
<tr>
<td>32.268</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DATAout_4_s0</td>
</tr>
<tr>
<td>31.868</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>DATAout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.844</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 53.952%; route: 0.422, 22.087%; tC2Q: 0.458, 23.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.298, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATAout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n601_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>13.601</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">KBint_s1/Q</td>
</tr>
<tr>
<td>14.023</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>n612_s0/I0</td>
</tr>
<tr>
<td>15.055</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n612_s0/F</td>
</tr>
<tr>
<td>15.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">DATAout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n601_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C27[2][B]</td>
<td>n601_s0/F</td>
</tr>
<tr>
<td>32.298</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>DATAout_5_s0/G</td>
</tr>
<tr>
<td>32.268</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DATAout_5_s0</td>
</tr>
<tr>
<td>31.868</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>DATAout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.844</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 53.952%; route: 0.422, 22.087%; tC2Q: 0.458, 23.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.298, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATAout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n601_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>13.601</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/Q</td>
</tr>
<tr>
<td>14.023</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>n600_s2/I0</td>
</tr>
<tr>
<td>14.649</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">n600_s2/F</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">DATAout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n601_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C27[2][B]</td>
<td>n601_s0/F</td>
</tr>
<tr>
<td>32.298</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>DATAout_7_s0/G</td>
</tr>
<tr>
<td>32.268</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DATAout_7_s0</td>
</tr>
<tr>
<td>31.868</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>DATAout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.844</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 41.545%; route: 0.422, 28.038%; tC2Q: 0.458, 30.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.298, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBcount_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>13.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>KBcount_1_s3/CLK</td>
</tr>
<tr>
<td>13.601</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">KBcount_1_s3/Q</td>
</tr>
<tr>
<td>13.949</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>n120_s0/I1</td>
</tr>
<tr>
<td>15.048</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n120_s0/F</td>
</tr>
<tr>
<td>15.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">KBcount_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>33.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>KBcount_2_s2/CLK</td>
</tr>
<tr>
<td>32.742</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>KBcount_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 57.656%; route: 0.349, 18.299%; tC2Q: 0.458, 24.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>13.117</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>13.576</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>13.913</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">FRMint_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>32.482</td>
<td>2.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>32.452</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>32.408</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.636</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.117, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.337, 42.406%; tC2Q: 0.458, 57.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.482, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>8.315</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 44.239%; route: 3.191, 48.757%; tC2Q: 0.458, 7.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>8.315</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 44.239%; route: 3.191, 48.757%; tC2Q: 0.458, 7.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>CLK20/count_14_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_14_s0/Q</td>
</tr>
<tr>
<td>2.568</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td>CLK20/n71_s8/I0</td>
</tr>
<tr>
<td>3.629</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C30[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s8/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>CLK20/n71_s3/I1</td>
</tr>
<tr>
<td>5.147</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">CLK20/n71_s3/F</td>
</tr>
<tr>
<td>5.951</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>CLK20/n71_s0/I3</td>
</tr>
<tr>
<td>6.576</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">CLK20/n71_s0/F</td>
</tr>
<tr>
<td>8.122</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.785, 43.849%; route: 3.108, 48.935%; tC2Q: 0.458, 7.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>7.942</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>CLK13/count_1_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>CLK13/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 46.907%; route: 2.819, 45.667%; tC2Q: 0.458, 7.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>7.942</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>CLK13/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 46.907%; route: 2.819, 45.667%; tC2Q: 0.458, 7.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>7.942</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">CLK13/count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>CLK13/count_3_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>CLK13/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 46.907%; route: 2.819, 45.667%; tC2Q: 0.458, 7.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>7.942</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">CLK13/count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>CLK13/count_4_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>CLK13/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 46.907%; route: 2.819, 45.667%; tC2Q: 0.458, 7.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>7.942</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">CLK13/count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>CLK13/count_5_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>CLK13/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 46.907%; route: 2.819, 45.667%; tC2Q: 0.458, 7.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>7.938</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>CLK13/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 46.941%; route: 2.814, 45.627%; tC2Q: 0.458, 7.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>7.938</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">CLK13/count_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>CLK13/count_7_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>CLK13/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 46.941%; route: 2.814, 45.627%; tC2Q: 0.458, 7.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>7.938</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>CLK13/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 46.941%; route: 2.814, 45.627%; tC2Q: 0.458, 7.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>73.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>2.651</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td>CLK13/n71_s10/I0</td>
</tr>
<tr>
<td>3.712</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C31[3][A]</td>
<td style=" background: #97FFFF;">CLK13/n71_s10/F</td>
</tr>
<tr>
<td>4.130</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>CLK13/n71_s3/I3</td>
</tr>
<tr>
<td>5.162</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s3/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>CLK13/n71_s0/I3</td>
</tr>
<tr>
<td>6.769</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>33</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">CLK13/n71_s0/F</td>
</tr>
<tr>
<td>7.938</td>
<td>1.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">CLK13/count_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>CLK13/count_9_s0/CLK</td>
</tr>
<tr>
<td>73.727</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>CLK13/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>72.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 46.941%; route: 2.814, 45.627%; tC2Q: 0.458, 7.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>360.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>361.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>n118_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>360.000</td>
<td>360.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>360.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">n118_s2/I0</td>
</tr>
<tr>
<td>360.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n118_s2/F</td>
</tr>
<tr>
<td>360.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">CLK13/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>360.000</td>
<td>360.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>361.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/CLK</td>
</tr>
<tr>
<td>361.288</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK13/tmp_s1</td>
</tr>
<tr>
<td>361.288</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>360.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>361.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>n108_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>360.000</td>
<td>360.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>360.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">n108_s2/I0</td>
</tr>
<tr>
<td>360.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n108_s2/F</td>
</tr>
<tr>
<td>360.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">CLK20/tmp_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>360.000</td>
<td>360.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>360.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>361.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1/CLK</td>
</tr>
<tr>
<td>361.288</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLK20/tmp_s1</td>
</tr>
<tr>
<td>361.288</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>12.304</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>KBcount_2_s2/CLK</td>
</tr>
<tr>
<td>12.637</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">KBcount_2_s2/Q</td>
</tr>
<tr>
<td>12.639</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>n120_s0/I2</td>
</tr>
<tr>
<td>13.011</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n120_s0/F</td>
</tr>
<tr>
<td>13.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">KBcount_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>12.304</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>KBcount_2_s2/CLK</td>
</tr>
<tr>
<td>12.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>KBcount_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>CLK20/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_0_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>CLK20/n38_s2/I0</td>
</tr>
<tr>
<td>1.965</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n38_s2/F</td>
</tr>
<tr>
<td>1.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>CLK20/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>CLK20/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/n38_s2/I0</td>
</tr>
<tr>
<td>1.967</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n38_s2/F</td>
</tr>
<tr>
<td>1.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>CLK13/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBcount_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>12.295</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>KBcount_0_s3/CLK</td>
</tr>
<tr>
<td>12.629</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">KBcount_0_s3/Q</td>
</tr>
<tr>
<td>12.633</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>n122_s3/I0</td>
</tr>
<tr>
<td>13.005</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">n122_s3/F</td>
</tr>
<tr>
<td>13.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">KBcount_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>12.295</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>KBcount_0_s3/CLK</td>
</tr>
<tr>
<td>12.295</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>KBcount_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.295, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.295, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C31[1][A]</td>
<td>CLK13/n36_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n36_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>CLK13/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>CLK13/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[0][A]</td>
<td>CLK13/n32_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n32_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>CLK13/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>CLK13/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C32[1][A]</td>
<td>CLK13/n30_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n30_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>CLK13/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>CLK13/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td>CLK13/n26_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n26_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>CLK13/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>CLK13/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C33[1][A]</td>
<td>CLK13/n24_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n24_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>CLK13/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>CLK13/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>CLK13/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_18_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[0][A]</td>
<td>CLK13/n20_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n20_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>CLK13/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>CLK13/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>CLK13/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_20_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C34[1][A]</td>
<td>CLK13/n18_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n18_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>CLK13/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>CLK13/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>CLK13/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_24_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C35[0][A]</td>
<td>CLK13/n14_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n14_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>CLK13/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>CLK13/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>CLK13/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_26_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>CLK13/n12_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">CLK13/n12_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">CLK13/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>CLK13/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>CLK13/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK13/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK13/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>CLK13/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_30_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>CLK13/n8_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">CLK13/n8_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" font-weight:bold;">CLK13/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>CLK13/count_30_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>CLK13/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>CLK20/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_2_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>CLK20/n36_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n36_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>CLK20/count_2_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>CLK20/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>CLK20/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_6_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>CLK20/n32_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n32_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>CLK20/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>CLK20/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>CLK20/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_8_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>CLK20/n30_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n30_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>CLK20/count_8_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>CLK20/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CLK20/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_12_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>CLK20/n26_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n26_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CLK20/count_12_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CLK20/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>CLK20/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_14_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>CLK20/n24_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n24_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>CLK20/count_14_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>CLK20/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>CLK20/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_18_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>CLK20/n20_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n20_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>CLK20/count_18_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>CLK20/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>CLK20/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_20_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>CLK20/n18_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n18_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>CLK20/count_20_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>CLK20/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>CLK20/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_24_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>CLK20/n14_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">CLK20/n14_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">CLK20/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>CLK20/count_24_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>CLK20/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLK20/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLK20/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>CLK20/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_26_s0/Q</td>
</tr>
<tr>
<td>1.593</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td>CLK20/n12_s/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">CLK20/n12_s/SUM</td>
</tr>
<tr>
<td>1.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">CLK20/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>CLK20/count_26_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>CLK20/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>292.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>293.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C25[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>291.070</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>n130_s0/I1</td>
</tr>
<tr>
<td>292.102</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">n130_s0/F</td>
</tr>
<tr>
<td>292.438</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">KBint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>293.112</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s1</td>
</tr>
<tr>
<td>293.069</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 38.686%; route: 1.177, 44.132%; tC2Q: 0.458, 17.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>291.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>293.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>288.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>289.771</td>
<td>1.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>290.229</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C25[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>291.047</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>290.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>293.142</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>293.112</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>293.069</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.771, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.818, 64.100%; tC2Q: 0.458, 35.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.142, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>13.117</td>
<td>3.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>13.576</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>13.915</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>n107_s3/I3</td>
</tr>
<tr>
<td>14.541</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">n107_s3/F</td>
</tr>
<tr>
<td>14.877</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">FRMint_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>32.482</td>
<td>2.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>32.452</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>32.408</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.636</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.117, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 35.576%; route: 0.675, 38.377%; tC2Q: 0.458, 26.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.482, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>ENABLEREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FRMint_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n150_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n150_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R14C25[1][B]</td>
<td>n150_s0/F</td>
</tr>
<tr>
<td>12.211</td>
<td>2.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>ENABLEREG_0_s0/G</td>
</tr>
<tr>
<td>12.544</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">ENABLEREG_0_s0/Q</td>
</tr>
<tr>
<td>12.782</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>n107_s3/I3</td>
</tr>
<tr>
<td>13.167</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">n107_s3/F</td>
</tr>
<tr>
<td>13.404</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">FRMint_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R15C28[0][A]</td>
<td>CLK20/tmp_s1/Q</td>
</tr>
<tr>
<td>11.755</td>
<td>1.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>FRMint_s2/CLK</td>
</tr>
<tr>
<td>11.785</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>FRMint_s2</td>
</tr>
<tr>
<td>11.800</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>FRMint_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.456</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.211, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 32.280%; route: 0.474, 39.773%; tC2Q: 0.333, 27.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRCOP_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>COPint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>CLRCOP_s1/CLK</td>
</tr>
<tr>
<td>73.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C25[2][B]</td>
<td style=" font-weight:bold;">CLRCOP_s1/Q</td>
</tr>
<tr>
<td>74.164</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">COPint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>72.304</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>COPint_s1/CLK</td>
</tr>
<tr>
<td>72.334</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>COPint_s1</td>
</tr>
<tr>
<td>72.349</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>COPint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.573, 63.223%; tC2Q: 0.333, 36.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>74.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>72.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>CLRKBD_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>KBint_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmp_3_0:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>72.000</td>
<td>72.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKCPU/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>72.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>CLKCPU/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>73.258</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>CLRKBD_s1/CLK</td>
</tr>
<tr>
<td>73.591</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">CLRKBD_s1/Q</td>
</tr>
<tr>
<td>74.169</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>n130_s0/I0</td>
</tr>
<tr>
<td>74.725</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">n130_s0/F</td>
</tr>
<tr>
<td>74.962</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">KBint_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmp_3_0</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td>CLK13/tmp_s1/Q</td>
</tr>
<tr>
<td>72.304</td>
<td>2.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>KBint_s1/CLK</td>
</tr>
<tr>
<td>72.334</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>KBint_s1</td>
</tr>
<tr>
<td>72.349</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>KBint_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 32.622%; route: 0.815, 47.820%; tC2Q: 0.333, 19.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.304, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.344</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.594</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>13.009</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_6_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.344</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.594</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>13.009</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_5_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.344</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.594</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>13.009</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_4_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.344</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.594</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>13.009</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_3_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.344</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.594</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>13.009</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_1_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.344</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.594</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>13.009</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_7_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.344</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.594</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>13.009</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.344</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.594</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg1/Q_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>13.009</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg1/Q_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK1_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.602</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg1/Q_2_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.352</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.602</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg0/Q_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK0_s12/F</td>
</tr>
<tr>
<td>12.694</td>
<td>2.694</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg0/Q_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK0_s12/F</td>
</tr>
<tr>
<td>21.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg0/Q_5_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.352</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.602</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>NBMMU/nSetBANK0</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBMMU/Bankreg0/Q_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK0</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>NBMMU/nSetBANK0_s12/F</td>
</tr>
<tr>
<td>12.694</td>
<td>2.694</td>
<td>tNET</td>
<td>FF</td>
<td>NBMMU/Bankreg0/Q_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>NBMMU/nSetBANK0</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>NBMMU/nSetBANK0_s12/F</td>
</tr>
<tr>
<td>21.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>NBMMU/Bankreg0/Q_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>73</td>
<td>cpuclkO_d</td>
<td>0.631</td>
<td>2.478</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>65.605</td>
<td>1.808</td>
</tr>
<tr>
<td>33</td>
<td>n71_3</td>
<td>65.413</td>
<td>1.808</td>
</tr>
<tr>
<td>7</td>
<td>tmp_3_0</td>
<td>2.706</td>
<td>3.142</td>
</tr>
<tr>
<td>6</td>
<td>CLRCOP</td>
<td>0.631</td>
<td>0.841</td>
</tr>
<tr>
<td>5</td>
<td>CLRKBD</td>
<td>0.848</td>
<td>1.165</td>
</tr>
<tr>
<td>4</td>
<td>KBcount[0]</td>
<td>17.629</td>
<td>0.501</td>
</tr>
<tr>
<td>3</td>
<td>count[0]</td>
<td>65.797</td>
<td>0.424</td>
</tr>
<tr>
<td>3</td>
<td>count[0]</td>
<td>65.413</td>
<td>0.422</td>
</tr>
<tr>
<td>3</td>
<td>KBcount[1]</td>
<td>17.385</td>
<td>0.349</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C29</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C35</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C31</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C32</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C34</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C30</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C33</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C32</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C15</td>
<td>63.89%</td>
</tr>
<tr>
<td>R15C25</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
