# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 6.4e-05 512 310 1010 268288 13.8219 6.72122 161.35 209.159 391.247 391.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 650 6.4e-05 1024 80 2850 261120 25.7409 13.502 893.888 419.422 1352.72 1352.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1340 0.000256 1024 170 860 71680 2.90931 3.40842 63.2892 134.027 203.708 203.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 0.000128 2048 120 3270 40960 48.3458 14.3933 317.151 418.149 798.225 798.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1950 6.4e-05 512 300 250 289792 11.8693 6.71619 45.0098 209.798 273.547 273.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1320 0.000128 4096 140 1110 145600 28.4366 606.515 838.834 1473.83 1473.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 920 3.2e-05 512 270 470 442368 39.9717 13.3273 132.924 418.045 604.509 604.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 6.4e-05 512 310 1010 267264 14.039 6.73949 189.866 209.046 419.896 420.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 650 6.4e-05 1024 80 2850 261504 25.7397 13.5211 1075.83 419.25 1534.51 1534.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1340 0.000256 1024 170 860 71712 2.92394 3.4263 72.1225 132.058 210.604 210.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 0.000128 2048 120 3270 39168 48.3734 14.2975 355.384 414.723 832.97 833.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1950 6.4e-05 512 300 250 289152 11.9315 6.72768 51.4027 209.719 279.931 280.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1320 0.000128 4096 140 1110 145584 28.4371 683.434 838.788 1550.71 1550.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 920 3.2e-05 512 270 470 433152 40.1549 13.2128 149.066 414.692 617.364 617.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 6.4e-05 512 310 1010 268800 13.8637 6.74144 198.37 209.638 428.8 428.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 650 6.4e-05 1024 80 2850 261120 25.7141 13.5168 1119.74 419.008 1578.13 1578.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1340 0.000256 1024 170 860 71680 2.90845 3.41571 75.3543 132.929 214.68 214.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 0.000128 2048 120 3270 40960 48.5876 14.3936 386.898 419.13 869.193 869.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1950 6.4e-05 512 300 250 289280 11.8961 6.71949 53.8819 209.602 282.257 282.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1320 0.000128 4096 140 1110 145600 28.4405 709.288 838.049 1575.82 1575.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 920 3.2e-05 512 270 470 440320 40.3368 13.3712 158.724 419.115 631.785 631.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 6.4e-05 512 310 1010 267264 13.766 6.70061 183.913 208.496 413.064 413.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 650 6.4e-05 1024 80 2850 261120 25.6464 13.4962 1039.73 418.772 1497.8 1497.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1340 0.000256 1024 170 860 71616 2.90634 3.41059 70.1845 133.926 210.502 210.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 0.000128 2048 120 3270 36864 48.5677 14.3933 324.686 412.744 800.58 800.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1950 6.4e-05 512 300 250 288768 11.8615 6.71366 49.9405 209.472 278.155 278.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1320 0.000128 4096 140 1110 145536 28.4242 662.245 838.68 1529.39 1529.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 920 3.2e-05 512 270 470 430080 39.976 13.1295 144.471 412.607 610.421 610.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 6.4e-05 512 310 1010 265600 13.9164 6.71949 184.476 208.387 413.702 413.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 650 6.4e-05 1024 80 2850 260800 25.7914 13.5349 1055.27 418.643 1513.41 1513.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1340 0.000256 1024 170 860 71800 2.92659 3.4225 71.2357 132.87 210.53 210.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 0.000128 2048 120 3270 38400 48.3649 14.4937 342.454 412.351 817.858 818.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1950 6.4e-05 512 300 250 289600 11.9123 6.73677 50.6845 209.412 278.914 279.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1320 0.000128 4096 140 1110 145500 28.4138 669.907 837.708 1536.07 1536.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 920 3.2e-05 512 270 470 435200 39.6289 13.1717 147.519 412.171 612.737 612.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 6.4e-05 512 310 1010 268800 13.8244 6.73382 192.427 209.292 422.468 422.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 650 6.4e-05 1024 80 2850 259840 25.7549 13.7695 1078.14 418.325 1536.15 1536.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1340 0.000256 1024 170 860 71680 2.91094 3.41171 73.3696 132.534 212.298 212.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 0.000128 2048 120 3270 39424 48.212 14.3077 360.462 413.681 836.848 837.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1950 6.4e-05 512 300 250 288512 11.8888 6.72214 52.3426 209.256 280.37 280.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1320 0.000128 4096 140 1110 145488 28.4196 685.705 837.602 1551.77 1551.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 920 3.2e-05 512 270 470 430080 40.2609 13.184 150.299 413.583 617.568 617.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 6.4e-05 512 310 1010 264960 13.9756 7.13728 189.919 209.024 420.246 420.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 650 6.4e-05 1024 80 2850 259200 25.7779 13.5072 1079.99 417.83 1537.27 1537.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1340 0.000256 1024 170 860 71760 2.92166 3.42573 73.4784 132.581 212.477 212.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 0.000128 2048 120 3270 38400 48.3974 14.3868 353.013 412.797 828.779 828.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1950 6.4e-05 512 300 250 288000 11.8907 6.71744 52.3884 208.972 280.128 280.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1320 0.000128 4096 140 1110 145560 28.4436 691.702 838.911 1559.1 1559.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 920 3.2e-05 512 270 470 430080 40.0601 13.1589 150.567 412.688 616.71 616.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 6.4e-05 512 310 1010 266240 13.8511 6.71949 190.187 209.204 420.156 420.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 650 6.4e-05 1024 80 2850 260096 25.6608 13.6017 1048.79 418.127 1506.35 1506.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1340 0.000256 1024 170 860 71424 2.90621 3.40992 70.8186 132.442 209.653 209.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 0.000128 2048 120 3270 40960 48.3443 14.3767 364.057 418.316 845.291 845.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1950 6.4e-05 512 300 250 288768 11.819 6.70522 50.895 209.161 278.75 278.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1320 0.000128 4096 140 1110 145536 28.4383 669.798 838.822 1537.11 1537.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 920 3.2e-05 512 270 470 442368 39.9095 13.3261 149.981 418.067 621.526 621.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 6.4e-05 512 310 1010 264192 13.6035 6.63146 185.17 206.508 412.128 412.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 650 6.4e-05 1024 80 2850 258048 25.6698 13.7254 1046.65 416.83 1503.04 1503.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1340 0.000256 1024 170 860 71040 2.90051 3.40624 70.8955 131.919 209.194 209.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 0.000128 2048 120 3270 36864 48.633 14.2948 329.886 412.985 805.988 806.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1950 6.4e-05 512 300 250 285696 11.8691 6.68742 50.7207 208.499 277.934 278.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1320 0.000128 4096 140 1110 145344 28.4148 672.65 838.652 1539.76 1539.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 920 3.2e-05 512 270 470 417792 41.1687 13.1274 142.813 412.62 609.971 610.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 6.4e-05 512 310 1010 262400 13.7613 6.63962 197.813 206.256 424.658 424.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 650 6.4e-05 1024 80 2850 259200 25.6947 13.4873 1128.66 416.527 1584.53 1584.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1340 0.000256 1024 170 860 71200 2.90794 3.41216 75.744 131.667 213.805 213.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 0.000128 2048 120 3270 38400 48.3725 14.295 370.099 412.531 845.49 845.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1950 6.4e-05 512 300 250 288000 11.8287 6.70502 54.5891 208.359 281.64 281.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1320 0.000128 4096 140 1110 145400 28.4067 715.952 837.503 1581.91 1581.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 920 3.2e-05 512 270 470 435200 39.5849 13.1697 159.205 412.217 624.42 624.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 6.4e-05 512 310 1010 262144 14.077 6.72186 231.212 209.067 461.268 461.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 650 6.4e-05 1024 80 2850 258048 25.8672 13.5282 1310.47 417.846 1767.88 1768.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1340 0.000256 1024 170 860 71168 2.90541 3.4096 89.2442 132.218 227.848 227.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 0.000128 2048 120 3270 40960 48.3688 14.3355 457.135 418.202 938.227 938.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1950 6.4e-05 512 300 250 286720 11.902 6.71024 64.2486 209.013 292.037 292.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1320 0.000128 4096 140 1110 145408 28.4275 843.126 837.915 1709.51 1709.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 920 3.2e-05 512 270 470 425984 41.417 13.3304 183.218 417.82 656.021 656.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 6.4e-05 512 310 1005 268288 13.8814 6.72851 161.278 209.626 391.706 391.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 650 6.4e-05 1024 80 2850 261632 25.6635 13.5088 917.068 418.972 1375.38 1375.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1340 0.000256 1024 170 870 71808 2.91382 3.42109 61.8036 134.695 202.903 202.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 380 0.000128 2048 120 3270 40960 48.2473 14.348 315.978 417.661 796.419 796.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1950 6.4e-05 512 300 255 289280 11.9158 6.71674 77.45 209.575 305.821 305.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1320 0.000128 4096 140 1110 145632 28.437 1149.76 838.138 2016.38 2016.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 920 3.2e-05 512 270 480 438272 40.4216 13.3243 130.891 417.607 602.482 602.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 6.4e-05 512 310 1005 267520 13.9536 6.74576 163.412 209.587 393.893 394.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 650 6.4e-05 1024 80 2850 261760 25.7575 13.527 930.954 418.871 1389.27 1389.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1340 0.000256 1024 170 870 71760 2.92128 3.42461 62.293 133.571 202.283 202.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 380 0.000128 2048 120 3270 40960 48.6606 14.6207 320.13 418.949 802.542 802.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1950 6.4e-05 512 300 255 289280 11.9338 6.72963 46.654 209.531 275.002 275.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1320 0.000128 4096 140 1110 145640 28.4406 1224.57 837.9 2090.96 2091.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 920 3.2e-05 512 270 480 440320 40.4772 13.3816 133.886 419.01 606.991 607.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 6.4e-05 512 310 1005 267264 13.9078 6.73853 161.563 209.465 391.866 392.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 650 6.4e-05 1024 80 2850 261120 25.695 13.5548 920.61 418.649 1378.67 1378.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1340 0.000256 1024 170 870 71712 2.91594 3.41459 62.06 133.371 201.832 201.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 380 0.000128 2048 120 3270 39936 48.3977 14.3236 310.586 416.679 790.173 790.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1950 6.4e-05 512 300 255 288768 11.8792 6.7257 44.596 209.415 272.776 272.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1320 0.000128 4096 140 1110 145632 28.4427 1174.55 838.808 2041.85 2041.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 920 3.2e-05 512 270 480 436224 40.255 13.2997 131.538 416.666 601.996 602.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 6.4e-05 512 310 1005 267008 13.9316 6.74787 165.566 209.293 395.727 395.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 650 6.4e-05 1024 80 2850 260736 25.8027 13.5244 943.199 418.313 1401 1401.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1340 0.000256 1024 170 870 71792 2.92864 3.4305 64.0451 133.039 203.519 203.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 0.000128 2048 120 3270 41216 48.5433 14.3707 327.717 418.408 809.229 809.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1950 6.4e-05 512 300 255 288512 11.9392 6.7297 46.0426 209.241 274.112 274.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1320 0.000128 4096 140 1110 145600 28.4458 605.014 837.982 1471.48 1471.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 920 3.2e-05 512 270 480 437248 40.659 13.3801 135.388 418.314 607.981 608.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 6.4e-05 512 310 1005 266240 13.8857 6.72013 163.881 209.125 393.803 393.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 650 6.4e-05 1024 80 2850 261120 25.728 13.6417 919.851 419.358 1378.74 1378.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1340 0.000256 1024 170 870 71680 2.91021 3.41197 65.8042 133.152 205.35 205.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 0.000128 2048 120 3270 40960 48.3458 14.4056 327.239 418.082 808.262 808.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1950 6.4e-05 512 300 255 288768 11.8932 6.71792 47.2873 209.767 275.83 275.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1320 0.000128 4096 140 1110 145600 28.4402 616.663 838.718 1483.87 1483.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 920 3.2e-05 512 270 480 434176 40.7505 13.3292 137.221 417.983 609.521 609.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 6.4e-05 512 310 1005 264960 13.9625 6.73178 190.779 208.839 420.502 420.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 650 6.4e-05 1024 80 2850 261504 25.7234 13.5211 1094.15 418.829 1552.39 1552.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1340 0.000256 1024 170 870 71712 2.92099 3.42835 74.5186 131.673 212.612 212.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 0.000128 2048 120 3270 39168 48.3933 14.3155 362.182 414.314 839.396 839.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1950 6.4e-05 512 300 255 289152 11.9072 6.73414 53.9318 209.508 282.24 282.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1320 0.000128 4096 140 1110 145584 28.4365 692.206 837.951 1558.64 1558.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 920 3.2e-05 512 270 480 433152 40.1378 13.212 155.728 414.305 623.625 623.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 6.4e-05 512 310 1005 266240 13.979 6.74211 186.989 209.807 417.706 417.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 650 6.4e-05 1024 80 2850 261120 25.7166 13.5191 1066.68 419.339 1525.41 1525.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1340 0.000256 1024 170 870 71520 2.91098 3.41299 72.7642 133.718 212.878 212.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 0.000128 2048 120 3270 40960 48.5531 14.4171 370.538 419.463 853.16 853.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1950 6.4e-05 512 300 255 289280 11.8869 6.72624 52.585 209.759 281.119 281.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1320 0.000128 4096 140 1110 145600 28.4414 674.03 838.707 1541.22 1541.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 920 3.2e-05 512 270 480 440320 40.3264 13.3732 154.762 419.44 628.141 628.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 6.4e-05 512 310 1005 264192 13.876 6.69901 198.154 208.326 427.237 427.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 650 6.4e-05 1024 80 2850 261120 25.6106 13.4897 1135.05 418.439 1592.74 1592.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1340 0.000256 1024 170 870 71616 2.90406 3.40774 77.8017 132.278 216.463 216.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 0.000128 2048 120 3270 36864 48.548 14.3858 355.177 412.403 830.704 830.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1950 6.4e-05 512 300 255 288768 11.8372 6.71549 56.1478 209.315 284.178 284.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1320 0.000128 4096 140 1110 145536 28.4228 719.171 838.147 1585.79 1585.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 920 3.2e-05 512 270 480 430080 39.9233 13.122 161.176 412.358 626.823 626.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 6.4e-05 512 310 1005 265600 13.8909 6.72154 197.543 208.385 426.733 426.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 650 6.4e-05 1024 80 2850 260800 25.7691 13.5332 1127.7 418.64 1585.81 1585.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1340 0.000256 1024 170 870 71600 2.92259 3.42157 76.9528 132.369 215.742 215.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 0.000128 2048 120 3270 38400 48.3436 14.354 366.348 412.345 841.585 841.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1950 6.4e-05 512 300 255 288000 11.9494 6.73261 55.6092 209.423 283.877 284.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1320 0.000128 4096 140 1110 145500 28.4131 713.535 837.671 1579.67 1579.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 920 3.2e-05 512 270 480 422400 40.8358 13.1725 157.755 412.338 624.339 624.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 6.4e-05 512 310 1005 265216 13.9783 6.73555 198.261 209.506 428.676 428.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 650 6.4e-05 1024 80 2850 259840 25.7411 13.5124 1129.64 418.747 1587.8 1587.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1340 0.000256 1024 170 870 71680 2.90611 3.41469 77.6506 132.642 216.688 216.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 0.000128 2048 120 3270 39424 48.2227 14.293 379.068 414.147 855.916 856.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1950 6.4e-05 512 300 255 288512 11.8826 6.72035 56.0111 209.464 284.239 284.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1320 0.000128 4096 140 1110 145488 28.4242 718.898 838.842 1586.21 1586.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 920 3.2e-05 512 270 480 430080 40.2341 13.1842 161.327 414.017 629.001 629.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 6.4e-05 512 310 1005 264960 13.963 6.73376 194.293 208.862 424.041 424.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 650 6.4e-05 1024 80 2850 259200 25.7519 13.505 1107.82 417.337 1564.58 1564.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1340 0.000256 1024 170 870 71520 2.92544 3.42493 75.9359 132.159 214.517 214.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 0.000128 2048 120 3270 38400 48.3613 14.3724 362.489 412.375 837.78 837.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1950 6.4e-05 512 300 255 288000 11.8851 6.7177 54.8524 208.764 282.383 282.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1320 0.000128 4096 140 1110 145560 28.4337 708.557 838.219 1575.26 1575.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 920 3.2e-05 512 270 480 430080 40.0596 13.1589 158.033 412.276 623.769 623.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 6.4e-05 512 310 1005 266240 13.8655 6.72595 186.774 208.997 416.553 416.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 650 6.4e-05 1024 80 2850 260096 25.6379 13.4819 1065.22 417.725 1522.22 1522.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1340 0.000256 1024 170 870 71424 2.90307 3.40986 72.6856 133.184 212.252 212.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 0.000128 2048 120 3270 40960 48.317 14.3465 370.403 417.913 851.164 851.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1950 6.4e-05 512 300 255 286720 11.8869 6.70723 52.2907 208.947 279.994 280.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1320 0.000128 4096 140 1110 145536 28.4283 680.024 838.02 1546.52 1546.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 920 3.2e-05 512 270 480 425984 41.4 13.3243 149.736 417.798 622.501 622.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 6.4e-05 512 310 1005 258048 13.9478 6.62704 213.447 206.445 440.664 440.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 650 6.4e-05 1024 80 2850 258048 25.6535 13.4432 1235.06 416.739 1691.06 1691.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1340 0.000256 1024 170 870 71040 2.90032 3.40589 85.0034 131.608 222.988 223.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 0.000128 2048 120 3270 36864 48.6174 14.3359 389.573 412.885 865.594 865.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1950 6.4e-05 512 300 255 285696 11.8651 6.68605 61.378 208.454 288.542 288.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1320 0.000128 4096 140 1110 145344 28.4139 790.132 837.928 1656.52 1656.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 920 3.2e-05 512 270 480 417792 41.1666 13.1286 172.872 412.619 640.028 640.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 6.4e-05 512 310 1005 262400 13.7551 6.64576 219.05 206.474 446.119 446.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 650 6.4e-05 1024 80 2850 259200 25.7031 13.4861 1242.4 416.979 1698.73 1698.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1340 0.000256 1024 170 870 71200 2.90726 3.4144 84.9258 132.765 224.083 224.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 0.000128 2048 120 3270 38400 48.3829 14.3111 408.085 412.959 883.922 884.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1950 6.4e-05 512 300 255 284800 11.9703 6.70659 61.4157 208.574 288.826 288.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1320 0.000128 4096 140 1110 145400 28.4286 794.49 838.394 1661.36 1661.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 920 3.2e-05 512 270 480 409600 42.0052 13.1566 170.445 412.689 638.536 638.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 6.4e-05 512 310 1005 262144 14.0815 6.72768 197.174 209.087 427.258 427.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 650 6.4e-05 1024 80 2850 258048 25.862 13.529 1125.86 417.895 1583.31 1583.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1340 0.000256 1024 170 870 71168 2.90406 3.41098 77.4757 132.225 216.087 216.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 0.000128 2048 120 3270 40960 48.36 14.4191 395.27 418.258 876.492 876.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1950 6.4e-05 512 300 255 286720 11.9043 6.70515 56.2724 209.046 284.092 284.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1320 0.000128 4096 140 1110 145408 28.4372 727.44 838.034 1593.95 1594.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 920 3.2e-05 512 270 480 425984 41.4166 13.3263 160.85 417.871 633.705 633.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 6.4e-05 512 310 1020 268288 13.8597 6.73245 154.198 209.777 384.757 384.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 650 6.4e-05 1024 80 2860 261632 25.6722 13.494 870.771 419.28 1329.38 1329.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1340 0.000256 1024 170 860 71744 2.91277 3.4151 58.2108 134.626 199.237 199.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 380 0.000128 2048 120 3280 39936 48.5445 14.3415 292.798 417.964 773.834 773.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1950 6.4e-05 512 300 260 287232 11.9958 6.71382 75.2697 209.726 303.866 303.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1320 0.000128 4096 140 1120 145536 28.4039 1155.92 838.619 2022.99 2023.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 920 3.2e-05 512 270 480 434176 40.7389 13.3249 124.224 417.987 596.514 596.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 6.4e-05 512 310 1020 267520 13.9363 6.74611 173.892 209.633 404.4 404.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 650 6.4e-05 1024 80 2860 261760 25.7317 13.5242 981.786 418.989 1440.19 1440.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1340 0.000256 1024 170 860 71760 2.9223 3.42426 66.0886 130.06 202.566 202.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 380 0.000128 2048 120 3280 40960 48.6355 14.3692 337.659 419.07 819.922 820.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1950 6.4e-05 512 300 260 287360 12.0031 6.73261 51.0294 209.586 279.508 279.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1320 0.000128 4096 140 1120 145520 28.3458 1247.65 837.983 2114.02 2114.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 920 3.2e-05 512 270 480 435200 40.9497 13.3847 139.624 418.998 613.2 613.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 6.4e-05 512 310 1020 267264 13.8987 6.73542 161.154 209.534 391.513 391.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 650 6.4e-05 1024 80 2860 261120 25.6924 13.5168 912.61 418.705 1370.7 1370.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1340 0.000256 1024 170 860 71712 2.9143 3.41264 61.1785 133.269 200.846 200.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 0.000128 2048 120 3280 39936 48.3858 14.3464 307.465 416.719 787.102 787.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1950 6.4e-05 512 300 260 286464 11.9717 6.72058 45.5342 209.442 273.823 273.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1320 0.000128 4096 140 1120 145536 28.3996 586.144 838.887 1453.47 1453.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 920 3.2e-05 512 270 480 430080 40.8158 13.2972 128.789 416.653 599.798 599.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 6.4e-05 512 310 1020 267008 13.9514 6.74042 164.535 209.285 394.713 394.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 650 6.4e-05 1024 80 2860 260736 25.7825 13.5268 924.98 418.289 1382.75 1382.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1340 0.000256 1024 170 860 71680 2.93101 3.42426 62.5363 133.001 201.966 202.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 0.000128 2048 120 3280 39424 48.9744 14.3648 308.472 418.38 790.383 790.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1950 6.4e-05 512 300 260 286720 11.996 6.72563 46.9495 209.233 275.068 275.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1320 0.000128 4096 140 1120 145488 28.3816 598.086 837.849 1464.36 1464.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 920 3.2e-05 512 270 480 437248 40.6386 13.3734 133.784 418.29 606.33 606.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 6.4e-05 512 310 1020 266240 13.8891 6.72669 159.791 209.132 389.727 389.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 650 6.4e-05 1024 80 2860 261120 25.7142 13.4969 888.319 419.36 1347.05 1347.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1340 0.000256 1024 170 860 71552 2.91136 3.41421 63.4202 133.311 203.128 203.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 0.000128 2048 120 3280 38912 48.7981 14.3506 300.464 418.094 781.897 782.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1950 6.4e-05 512 300 260 286720 11.979 6.71869 47.0401 209.768 275.67 275.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1320 0.000128 4096 140 1120 145472 28.4011 603.042 838.543 1470.03 1470.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 920 3.2e-05 512 270 480 434176 40.72 13.3261 132.896 418.564 605.747 605.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 6.4e-05 512 310 1020 264960 13.951 6.73472 202.636 208.789 432.31 432.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 650 6.4e-05 1024 80 2860 261504 25.6984 13.5256 1151.72 418.843 1609.96 1610.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1340 0.000256 1024 170 860 71712 2.92096 3.42688 78.1392 133.715 218.279 218.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 0.000128 2048 120 3280 39168 48.3602 14.3781 380.655 414.343 857.928 858.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1950 6.4e-05 512 300 260 286848 11.9961 6.732 58.1415 209.52 286.561 286.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1320 0.000128 4096 140 1120 145512 28.4152 731.462 838.09 1598.01 1598.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 920 3.2e-05 512 270 480 423936 40.986 13.2198 161.2 414.311 629.958 630.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 6.4e-05 512 310 1020 262656 13.8554 6.67446 140.536 207.299 368.555 368.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 650 6.4e-05 1024 80 2860 260352 25.616 13.4911 799.226 417.313 1255.81 1255.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1340 0.000256 1024 170 860 71424 2.90477 3.41402 54.4559 131.039 191.888 191.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 380 0.000128 2048 120 3280 36864 48.1429 14.2251 250.792 408.261 721.613 721.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1950 6.4e-05 512 300 260 285696 11.9335 6.70566 40.7585 208.741 268.3 268.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1320 0.000128 4096 140 1120 145440 28.3949 509.219 837.925 1375.58 1375.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 920 3.2e-05 512 270 480 405504 41.556 13.0416 107.995 407.989 570.823 571.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 6.4e-05 512 310 1020 266240 13.9549 6.73805 195.028 209.829 425.74 425.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 650 6.4e-05 1024 80 2860 261120 25.6934 13.5131 1104.17 419.384 1562.92 1563.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1340 0.000256 1024 170 860 71520 2.91158 3.41514 74.6969 131.936 213.032 213.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 0.000128 2048 120 3280 40960 48.5453 14.377 383.397 419.506 866.007 866.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1950 6.4e-05 512 300 260 286720 11.9809 6.72506 55.8957 209.783 284.551 284.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1320 0.000128 4096 140 1120 145440 28.3816 703.011 838.474 1569.91 1569.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 920 3.2e-05 512 270 480 430080 41.2445 13.372 157.505 419.472 631.832 632.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 6.4e-05 512 310 1020 266240 13.9529 6.73149 137.671 209.709 368.261 368.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 650 6.4e-05 1024 80 2860 261120 25.6662 13.4984 773.984 419.143 1232.46 1232.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1340 0.000256 1024 170 860 71360 2.9024 3.40979 52.6707 132.475 191.533 191.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 380 0.000128 2048 120 3280 35840 48.7829 14.4018 235.325 412.503 711.199 711.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1950 6.4e-05 512 300 260 286720 11.9603 6.71158 39.5474 209.664 268.042 268.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1320 0.000128 4096 140 1120 145280 28.4054 490.521 837.343 1356.32 1356.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 920 3.2e-05 512 270 480 409600 41.8827 13.1277 105.865 412.2 573.312 573.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 6.4e-05 512 310 1020 264192 13.8817 6.69494 181.747 208.3 410.82 410.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 650 6.4e-05 1024 80 2860 261120 25.6167 13.5089 1033.7 418.378 1491.37 1491.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1340 0.000256 1024 170 860 71616 2.90579 3.41075 70.1744 132.757 209.326 209.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 0.000128 2048 120 3280 36864 48.5428 14.507 323.94 412.34 799.524 799.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1950 6.4e-05 512 300 260 285696 11.9704 6.71334 52.064 209.274 280.184 280.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1320 0.000128 4096 140 1120 145440 28.3887 661.131 837.903 1527.47 1527.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 920 3.2e-05 512 270 480 417792 41.1256 13.1272 143.281 412.181 609.958 610.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 6.4e-05 512 310 1020 258048 13.9457 6.63146 127.765 206.3 354.835 354.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 650 6.4e-05 1024 80 2860 258048 25.65 13.4448 731.519 416.447 1187.23 1187.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1340 0.000256 1024 170 860 71040 2.90102 3.40733 50.1417 131.763 188.286 188.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 380 0.000128 2048 120 3280 36864 48.6072 14.3362 232.584 412.593 708.317 708.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1950 6.4e-05 512 300 260 282624 11.9774 6.68672 37.3994 208.307 264.533 264.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1320 0.000128 4096 140 1120 145344 28.3881 472.733 837.862 1339.03 1339.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 920 3.2e-05 512 270 480 417792 41.1613 13.1299 103.089 412.225 569.847 570.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 6.4e-05 512 310 1020 265600 13.8918 6.71549 190.645 208.505 419.952 420.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 650 6.4e-05 1024 80 2860 260800 25.7579 13.5335 1082.48 418.882 1540.82 1540.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1340 0.000256 1024 170 860 71600 2.92451 3.42426 73.5833 133.841 213.844 213.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 0.000128 2048 120 3280 38400 48.3674 14.4868 351.234 412.595 826.871 827.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1950 6.4e-05 512 300 260 286400 12.0124 6.73264 54.7592 209.526 283.191 283.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1320 0.000128 4096 140 1120 145400 28.4037 689.925 838.164 1556.54 1556.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 920 3.2e-05 512 270 480 422400 40.817 13.1625 151.004 412.514 617.734 617.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 6.4e-05 512 310 1020 262400 13.7457 6.64189 133.765 206.483 360.825 360.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 650 6.4e-05 1024 80 2860 259200 25.6944 13.4861 759.246 416.979 1215.56 1215.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1340 0.000256 1024 170 860 71200 2.90627 3.41478 51.8056 132.991 191.19 191.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 380 0.000128 2048 120 3280 38400 48.3631 14.3022 249.152 412.963 724.972 725.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1950 6.4e-05 512 300 260 284800 11.9678 6.70173 38.8365 208.573 266.242 266.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1320 0.000128 4096 140 1120 145200 28.332 485.739 838.255 1352.37 1352.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 920 3.2e-05 512 270 480 409600 42.0112 13.1592 104.161 412.582 572.152 572.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 6.4e-05 512 310 1020 265216 13.9819 6.74218 244.412 209.484 474.811 474.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 650 6.4e-05 1024 80 2860 259840 25.7491 13.5088 1372.89 418.693 1831 1831.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1340 0.000256 1024 170 860 71456 2.90749 3.41402 93.9151 133.636 233.942 234.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 0.000128 2048 120 3280 35840 48.956 14.3059 419.803 414.052 897.301 897.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1950 6.4e-05 512 300 260 286720 11.961 6.72349 70.2949 210.002 299.142 299.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1320 0.000128 4096 140 1120 145376 28.3789 881.401 838.184 1748.01 1748.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 920 3.2e-05 512 270 480 430080 40.2267 13.1867 197.393 413.842 664.886 665.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 6.4e-05 512 310 1020 258048 14.0393 6.64986 156.47 207.094 384.444 384.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 650 6.4e-05 1024 80 2860 258048 25.9287 13.5045 890.617 418.613 1348.82 1348.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1340 0.000256 1024 170 860 70784 2.89354 3.40582 60.7569 132.12 199.249 199.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 0.000128 2048 120 3280 28672 49.3703 14.1284 218.745 404.506 686.937 687.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1950 6.4e-05 512 300 260 286720 11.947 6.7113 46.6071 209.387 274.815 274.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1320 0.000128 4096 140 1120 145152 28.4037 576.903 837.133 1442.48 1442.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 920 3.2e-05 512 270 480 401408 41.1783 13.0355 121.624 404.078 580.155 580.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 6.4e-05 512 310 1020 264960 13.9628 6.73078 234.786 208.997 464.671 464.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 650 6.4e-05 1024 80 2860 259200 25.7535 13.5409 1312.29 417.737 1769.49 1769.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1340 0.000256 1024 170 860 71520 2.92045 3.42442 89.7266 132.489 228.633 228.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 0.000128 2048 120 3280 38400 48.3575 14.2932 429.514 412.758 905.111 905.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1950 6.4e-05 512 300 260 286080 11.9463 6.7151 67.4069 208.952 295.177 295.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1320 0.000128 4096 140 1120 145440 28.344 845.83 838.873 1713.09 1713.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 920 3.2e-05 512 270 480 414720 41.5113 13.1564 183.79 412.541 651.234 651.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 6.4e-05 512 310 1020 261120 13.7962 6.63757 156.294 206.363 383.281 383.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 650 6.4e-05 1024 80 2860 257280 25.8961 13.5012 882.306 417.601 1339.47 1339.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1340 0.000256 1024 170 860 71040 2.90806 3.41418 60.8123 132.284 199.49 199.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 0.000128 2048 120 3280 38400 48.2731 14.2787 291.837 412.791 767.366 767.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1950 6.4e-05 512 300 260 284160 11.9925 6.71539 45.5743 208.884 273.324 273.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1320 0.000128 4096 140 1120 145200 28.3976 572.587 837.454 1438.48 1438.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 920 3.2e-05 512 270 480 399360 42.9425 13.1502 119.101 412.33 587.761 587.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 6.4e-05 512 310 1020 266240 13.8619 6.72138 228.69 209.031 458.495 458.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 650 6.4e-05 1024 80 2860 260096 25.6413 13.548 1274.34 417.784 1731.48 1731.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1340 0.000256 1024 170 860 71424 2.90099 3.41014 86.7903 133.318 226.493 226.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 0.000128 2048 120 3280 36864 49.2774 14.3565 399.588 417.968 881.378 881.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1950 6.4e-05 512 300 260 284672 11.9611 6.70934 65.2002 208.981 293.014 293.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1320 0.000128 4096 140 1120 145408 28.3916 823.496 838.766 1690.7 1690.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 920 3.2e-05 512 270 480 425984 41.418 13.3232 182.699 417.733 655.411 655.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 6.4e-05 512 310 1020 262144 14.0945 6.72563 151.23 209.176 381.416 381.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 650 6.4e-05 1024 80 2860 258048 25.8649 13.4892 852.515 417.965 1310 1310.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1340 0.000256 1024 170 860 71168 2.90605 3.41203 58.6234 132.469 197.481 197.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 0.000128 2048 120 3280 32768 50.241 14.3411 240.502 418.316 723.588 723.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1950 6.4e-05 512 300 260 282624 12.0728 6.71277 43.6901 209.067 271.703 271.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1320 0.000128 4096 140 1120 145152 28.3868 553.163 837.294 1418.89 1418.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 920 3.2e-05 512 270 480 425984 41.4135 13.3298 122.485 417.821 595.297 595.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 6.4e-05 512 310 1020 258048 13.9372 6.63341 191.633 206.299 418.696 418.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 650 6.4e-05 1024 80 2860 258048 25.645 13.7675 1101.53 416.435 1557.54 1557.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1340 0.000256 1024 170 860 71040 2.89197 3.40701 75.1282 131.764 213.262 213.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 0.000128 2048 120 3280 36864 48.6064 14.3217 350.439 412.607 826.159 826.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1950 6.4e-05 512 300 260 282624 11.9724 6.68426 56.1311 208.311 283.259 283.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1320 0.000128 4096 140 1120 145344 28.3936 719.176 837.854 1585.47 1585.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 920 3.2e-05 512 270 480 417792 41.1372 13.1337 154.593 412.343 621.443 621.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 6.4e-05 512 310 1020 258048 13.9501 6.63552 135.675 206.453 362.91 363.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 650 6.4e-05 1024 80 2860 251904 25.7969 13.3265 761.275 412.637 1213.2 1213.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1340 0.000256 1024 170 860 70656 2.90189 3.4135 53.1874 132.36 191.937 192.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 0.000128 2048 120 3280 24576 49.2867 14.0685 164.685 396.695 624.925 625.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1950 6.4e-05 512 300 260 276480 12.0014 6.62544 38.8449 206.405 264.036 264.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1320 0.000128 4096 140 1120 145152 28.3879 501.542 837.993 1367.97 1368.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 920 3.2e-05 512 270 480 393216 40.277 12.8161 103.167 395.935 552.435 552.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 6.4e-05 512 310 1020 262400 13.7554 6.6425 205.195 206.329 432.112 432.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 650 6.4e-05 1024 80 2860 259200 25.6946 13.6111 1158.65 416.681 1614.79 1614.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1340 0.000256 1024 170 860 71200 2.90739 3.41213 78.5411 131.865 216.798 216.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 0.000128 2048 120 3280 38400 48.3941 14.2851 381.144 412.678 856.688 856.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1950 6.4e-05 512 300 260 284800 11.9645 6.70262 58.9685 208.433 286.229 286.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1320 0.000128 4096 140 1120 145200 28.3277 739.766 837.241 1605.38 1605.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 920 3.2e-05 512 270 480 409600 42.0108 13.1584 158.403 412.39 626.206 626.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 6.4e-05 512 310 1020 256000 14.0769 6.64794 143.719 206.411 371.049 371.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 650 6.4e-05 1024 80 2860 256000 25.4759 13.3571 820.628 412.545 1272.17 1272.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1340 0.000256 1024 170 860 71200 2.90896 3.41606 55.7853 130.293 192.478 192.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 0.000128 2048 120 3280 38400 48.348 14.2792 275.62 413.094 751.531 751.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1950 6.4e-05 512 300 260 281600 11.818 6.63238 41.4026 206.36 266.376 266.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1320 0.000128 4096 140 1120 144800 28.3832 524.034 835.954 1388.42 1388.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 920 3.2e-05 512 270 480 409600 41.9397 13.1461 113.134 412.314 580.776 580.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 6.4e-05 512 310 1008 268288 13.853 6.73382 151.151 211.686 383.611 383.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 650 6.4e-05 1024 80 2856 261632 25.652 13.5023 860.275 423 1322.6 1322.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1340 0.000256 1024 170 864 71744 2.91046 3.41955 57.4874 136.129 200.019 200.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 380 0.000128 2048 120 3288 38912 48.757 14.3483 281.748 421.675 766.72 766.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1950 6.4e-05 512 300 264 288256 11.9527 6.71718 74.9364 211.584 305.356 305.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1320 0.000128 4096 140 1128 145472 28.4242 1111.75 846.145 1986.37 1986.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 920 3.2e-05 512 270 480 430080 41.079 13.3263 121.095 426.053 601.841 602.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 6.4e-05 512 310 1008 268800 13.899 6.75053 160.149 209.805 390.8 390.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 650 6.4e-05 1024 80 2856 261120 25.7847 13.5262 910.295 419.347 1369.12 1369.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1340 0.000256 1024 170 864 71760 2.9241 3.42426 61.4388 133.485 201.345 201.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 380 0.000128 2048 120 3288 38400 49.1869 14.592 295.201 419.411 778.579 778.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1950 6.4e-05 512 300 264 288000 11.9519 6.73341 47.3461 209.757 275.947 276.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1320 0.000128 4096 140 1128 145440 28.4127 1112.69 838.846 1980 1980.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 920 3.2e-05 512 270 480 430080 41.3909 13.3837 127.918 419.476 602.415 602.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 6.4e-05 512 310 1008 267264 13.8923 6.73587 158.244 209.322 388.384 388.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 650 6.4e-05 1024 80 2856 261120 25.6827 13.5116 898.789 418.492 1356.64 1356.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1340 0.000256 1024 170 864 71712 2.91021 3.41197 60.6562 133.186 200.238 200.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 0.000128 2048 120 3288 38400 48.8148 14.3896 291.938 416.391 771.722 771.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1950 6.4e-05 512 300 264 288000 11.9079 6.72326 45.6166 209.27 273.675 273.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1320 0.000128 4096 140 1128 145440 28.4332 580.458 838.115 1447.05 1447.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 920 3.2e-05 512 270 480 430080 40.794 13.2942 127.041 416.32 597.685 597.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 6.4e-05 512 310 1008 264192 13.8756 6.69334 101.249 208.294 330.302 330.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 650 6.4e-05 1024 80 2856 261120 25.617 13.4943 579.452 418.37 1037.09 1037.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1340 0.000256 1024 170 864 71616 2.90269 3.41197 39.2151 133.779 179.381 179.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 380 0.000128 2048 120 3288 36864 48.5561 14.3272 180.099 412.33 655.493 655.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1950 6.4e-05 512 300 264 287232 11.902 6.71395 31.9459 209.275 259.999 260.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1320 0.000128 4096 140 1128 145344 28.4147 1169.5 837.804 2035.77 2035.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 920 3.2e-05 512 270 480 417792 41.1423 13.1223 80.0565 412.248 546.805 546.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 6.4e-05 512 310 1008 267008 13.9413 6.73891 181.712 209.329 411.916 412.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 650 6.4e-05 1024 80 2856 260736 25.7652 13.5208 1031.19 418.439 1489.08 1489.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1340 0.000256 1024 170 864 71680 2.92246 3.42608 70.0436 131.527 207.991 208.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 0.000128 2048 120 3288 37632 49.2956 14.3696 328.358 418.472 810.683 810.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1950 6.4e-05 512 300 264 287616 11.9525 6.72979 53.278 209.275 281.399 281.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1320 0.000128 4096 140 1128 145432 28.4211 672.387 838.127 1538.98 1539.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 920 3.2e-05 512 270 480 430080 41.262 13.3772 146.502 418.389 619.773 619.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 6.4e-05 512 310 1008 265216 13.9778 6.73411 114.878 209.506 345.29 345.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 650 6.4e-05 1024 80 2856 259840 25.7475 13.5234 653.227 418.74 1111.4 1111.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1340 0.000256 1024 170 864 71456 2.90605 3.41558 44.6373 133.627 184.657 184.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 380 0.000128 2048 120 3288 35840 48.9676 14.3529 198.909 414.092 676.514 676.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1950 6.4e-05 512 300 264 286720 11.9543 6.72154 34.0367 209.457 262.329 262.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1320 0.000128 4096 140 1128 145376 28.4264 427.075 838.708 1294.25 1294.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 920 3.2e-05 512 270 480 415744 41.5516 13.185 90.2701 413.89 559.141 559.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 6.4e-05 512 310 1008 266240 13.874 6.72688 169.707 208.967 399.482 399.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 650 6.4e-05 1024 80 2856 261120 25.6902 13.6201 949.781 419.022 1408.27 1408.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1340 0.000256 1024 170 864 71552 2.91043 3.40701 68.1059 133.785 208.279 208.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 0.000128 2048 120 3288 38912 48.8143 14.3689 323.479 417.748 804.598 804.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1950 6.4e-05 512 300 264 287744 11.9369 6.71539 50.9087 209.596 279.318 279.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1320 0.000128 4096 140 1128 145408 28.4029 651.131 837.908 1517.49 1517.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 920 3.2e-05 512 270 480 425984 41.3894 13.3191 138.442 417.747 611.136 611.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 6.4e-05 512 310 1008 266240 13.8767 6.7257 111.343 208.998 341.14 341.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 650 6.4e-05 1024 80 2856 260096 25.6275 13.4875 612.368 417.728 1069.37 1069.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1340 0.000256 1024 170 864 71424 2.90416 3.41139 45.6274 132.175 184.189 184.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 380 0.000128 2048 120 3288 36864 49.2874 14.3412 200.917 417.963 682.697 682.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1950 6.4e-05 512 300 264 286720 11.9001 6.7072 34.6099 208.942 262.323 262.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1320 0.000128 4096 140 1128 145280 28.4076 434.407 837.561 1300.42 1300.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 920 3.2e-05 512 270 480 425984 41.4073 13.3223 92.8241 417.668 565.462 565.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 6.4e-05 512 310 1008 267264 13.87 6.7337 193.307 208.823 422.924 423.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 650 6.4e-05 1024 80 2856 261504 25.7038 13.522 1100.99 418.919 1559.3 1559.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1340 0.000256 1024 170 864 71712 2.92026 3.42608 74.6788 133.666 214.763 214.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 380 0.000128 2048 120 3288 36864 48.9133 14.3683 344.293 414.398 822.164 822.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1950 6.4e-05 512 300 264 288000 11.9435 6.73642 56.0179 209.555 284.418 284.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1320 0.000128 4096 140 1128 145368 28.402 704.993 837.88 1571.33 1571.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 920 3.2e-05 512 270 480 423936 40.9616 13.2116 153.066 414.391 621.872 622.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 6.4e-05 512 310 1008 262656 13.8615 6.67254 133.617 207.358 361.704 361.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 650 6.4e-05 1024 80 2856 260352 25.6059 13.5191 769.625 417.423 1226.34 1226.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1340 0.000256 1024 170 864 71424 2.90195 3.41059 52.32 133.09 191.796 191.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 380 0.000128 2048 120 3288 32256 49.2243 14.1926 211.868 408.363 683.833 683.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1950 6.4e-05 512 300 264 285696 11.941 6.71206 39.3041 208.797 266.917 267.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1320 0.000128 4096 140 1128 145296 28.3962 494.172 837.782 1360.4 1360.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 920 3.2e-05 512 270 480 405504 41.5705 13.045 103.161 408.251 566.265 566.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 6.4e-05 512 310 1008 268800 13.8571 6.73997 184.035 209.696 414.531 414.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 650 6.4e-05 1024 80 2856 261120 25.7043 13.5107 1042.63 419.108 1501.12 1501.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1340 0.000256 1024 170 864 71520 2.90566 3.41213 70.6493 132.758 209.798 209.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 0.000128 2048 120 3288 38400 49.0716 14.379 339.932 419.226 822.791 822.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1950 6.4e-05 512 300 264 288000 11.9242 6.72518 53.0685 209.637 281.519 281.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1320 0.000128 4096 140 1128 145360 28.3949 667.806 837.88 1534.13 1534.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 920 3.2e-05 512 270 480 430080 41.2526 13.3796 147.596 432.263 634.729 634.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 6.4e-05 512 310 1008 266240 13.9486 6.72829 131.68 209.913 362.461 362.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 650 6.4e-05 1024 80 2856 261120 25.6453 13.4984 748.411 419.553 1207.26 1207.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1340 0.000256 1024 170 864 71360 2.90426 3.41104 50.9469 132.493 189.825 189.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 380 0.000128 2048 120 3288 35840 48.7939 14.366 228.405 412.909 704.659 704.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1950 6.4e-05 512 300 264 286720 11.9655 6.72016 38.2735 209.858 266.978 267.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1320 0.000128 4096 140 1128 145280 28.4015 478.112 838.557 1345.11 1345.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 920 3.2e-05 512 270 480 409600 41.894 13.1277 101.433 412.603 569.298 569.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 6.4e-05 512 310 1008 264192 13.8894 6.70208 233.513 208.648 462.956 463.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 650 6.4e-05 1024 80 2856 261120 25.6145 13.4932 1344.51 418.767 1802.55 1802.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1340 0.000256 1024 170 864 71616 2.90355 3.41216 91.5694 132.509 230.468 230.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 0.000128 2048 120 3288 36864 48.541 14.2979 418.67 412.719 894.424 894.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1950 6.4e-05 512 300 264 287232 11.9156 6.71523 68.4643 209.468 296.728 296.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1320 0.000128 4096 140 1128 145344 28.4058 857.732 838.549 1724.73 1724.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 920 3.2e-05 512 270 480 417792 41.1296 13.1236 185.203 412.557 652.255 652.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 6.4e-05 512 310 1008 258048 13.9515 6.63347 147.85 206.295 374.92 375.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 650 6.4e-05 1024 80 2856 258048 25.7652 13.447 845.605 416.433 1301.41 1301.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1340 0.000256 1024 170 864 71040 2.89501 3.40739 58.0932 131.686 196.153 196.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 0.000128 2048 120 3288 36864 48.6117 14.2761 267.799 412.588 743.464 743.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1950 6.4e-05 512 300 264 285696 11.8714 6.68358 44.4392 208.306 271.463 271.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1320 0.000128 4096 140 1128 145152 28.4152 551.195 837.233 1416.89 1416.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 920 3.2e-05 512 270 480 417792 41.1631 13.1255 120.357 412.226 587.121 587.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 6.4e-05 512 310 1008 265600 13.8925 6.72115 231.912 208.582 461.303 461.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 650 6.4e-05 1024 80 2856 260800 25.7687 13.5369 1313.8 419.039 1772.3 1772.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1340 0.000256 1024 170 864 71600 2.91818 3.42016 89.6295 133.674 229.714 229.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 0.000128 2048 120 3288 35200 49.0925 14.3073 392.239 412.742 868.562 868.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1950 6.4e-05 512 300 264 288000 11.9376 6.7327 67.7244 209.605 296.159 296.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1320 0.000128 4096 140 1128 145400 28.3792 846.942 839.082 1714.45 1714.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 920 3.2e-05 512 270 480 422400 40.8223 13.1686 184.443 412.651 651.325 651.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 6.4e-05 512 310 1008 262400 13.7489 6.64992 154.945 206.499 382.034 382.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 650 6.4e-05 1024 80 2856 259200 25.7135 13.4945 885.845 417.022 1342.24 1342.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1340 0.000256 1024 170 864 71200 2.90448 3.41363 60.7573 131.839 198.987 199.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 0.000128 2048 120 3288 32000 49.9036 14.3114 242.969 413.012 720.38 720.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1950 6.4e-05 512 300 264 284800 11.9674 6.70858 45.5045 208.598 272.939 273.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1320 0.000128 4096 140 1128 145200 28.4119 573.959 838.327 1440.74 1440.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 920 3.2e-05 512 270 480 409600 41.9903 13.1568 121.076 412.634 589.098 589.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 6.4e-05 512 310 1008 265216 13.9835 6.73718 225.78 209.33 456.023 456.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 650 6.4e-05 1024 80 2856 259840 25.7477 13.5117 1278.07 418.388 1735.89 1736.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1340 0.000256 1024 170 864 71456 2.90614 3.41293 87.5767 131.377 225.347 225.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 0.000128 2048 120 3288 35840 48.9856 14.3868 392.161 413.742 869.462 869.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1950 6.4e-05 512 300 264 286720 11.9391 6.72768 66.0439 209.277 294.146 294.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1320 0.000128 4096 140 1128 145376 28.4596 830.544 837.983 1697.04 1697.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 920 3.2e-05 512 270 480 415744 41.5534 13.185 177.534 413.537 646.058 646.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 6.4e-05 512 310 1008 258048 14.038 6.65027 145.86 207.183 373.926 374.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 650 6.4e-05 1024 80 2856 258048 25.9434 13.8244 844.757 418.91 1303.6 1303.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1340 0.000256 1024 170 864 70784 2.88966 3.4041 57.6908 131.027 195.082 195.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 0.000128 2048 120 3288 28672 49.365 14.1967 208.506 404.797 677.053 677.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1950 6.4e-05 512 300 264 286720 11.9438 6.71498 43.824 209.531 272.177 272.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1320 0.000128 4096 140 1128 145152 28.4099 547.701 838.138 1414.29 1414.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 920 3.2e-05 512 270 480 401408 41.1414 13.8556 113.779 404.366 573.389 573.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 6.4e-05 512 310 1008 264960 13.9596 6.73354 220.891 208.814 450.597 450.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 650 6.4e-05 1024 80 2856 259200 25.7368 13.504 1247.57 417.358 1704.33 1704.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1340 0.000256 1024 170 864 71520 2.9184 3.4263 85.4345 132.312 224.165 224.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 0.000128 2048 120 3288 34560 49.2817 14.2827 366.314 412.378 842.444 842.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1950 6.4e-05 512 300 264 286080 11.9468 6.716 64.1276 208.757 291.714 291.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1320 0.000128 4096 140 1128 145320 28.4113 802.357 837.688 1668.5 1668.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 920 3.2e-05 512 270 480 414720 41.5266 13.1549 173.36 412.152 640.438 640.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 6.4e-05 512 310 1008 261120 13.8098 6.63994 141.12 206.326 368.092 368.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 650 6.4e-05 1024 80 2856 257280 25.9027 13.5004 801.075 417.527 1258.17 1258.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1340 0.000256 1024 170 864 71040 2.91021 3.41677 55.0327 133.213 194.643 194.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 0.000128 2048 120 3288 30720 50.0282 14.3364 211.784 412.713 689.049 689.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1950 6.4e-05 512 300 264 284160 11.9885 6.7113 41.4054 208.844 269.107 269.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1320 0.000128 4096 140 1128 145200 28.4078 517.794 837.736 1383.99 1384.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 920 3.2e-05 512 270 480 399360 42.9605 13.142 107.838 412.254 576.436 576.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 6.4e-05 512 310 1008 266240 13.866 6.72189 212.247 209.201 442.224 442.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 650 6.4e-05 1024 80 2856 260096 25.6384 13.4932 1198.33 418.122 1655.74 1655.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1340 0.000256 1024 170 864 71424 2.90131 3.41094 81.529 132.273 220.185 220.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 0.000128 2048 120 3288 36864 49.3032 14.369 374.526 418.304 856.687 856.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1950 6.4e-05 512 300 264 286720 11.8883 6.70698 61.53 209.156 289.442 289.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1320 0.000128 4096 140 1128 145280 28.4078 767.508 838.378 1634.34 1634.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 920 3.2e-05 512 270 480 425984 41.441 13.332 168.241 418.682 641.933 642.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 6.4e-05 512 310 1008 262144 14.0938 6.7215 140.463 209.262 370.734 370.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 650 6.4e-05 1024 80 2856 258048 25.8722 13.4917 799.123 418.258 1256.91 1257.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1340 0.000256 1024 170 864 71168 2.90883 3.41037 54.8669 131.418 192.676 192.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 0.000128 2048 120 3288 32768 50.2347 14.3749 223.996 418.609 707.407 707.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1950 6.4e-05 512 300 264 286720 11.9043 6.70925 41.7334 209.211 269.725 269.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1320 0.000128 4096 140 1128 145152 28.4037 517.652 838.281 1384.38 1384.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 920 3.2e-05 512 270 480 425984 41.4305 13.3286 114.648 418.115 587.768 587.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 6.4e-05 512 310 1025 267264 13.8925 6.72621 173.923 209.654 404.387 404.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 650 6.4e-05 1024 80 2850 261120 25.6672 13.5885 971.116 419.043 1429.58 1429.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1340 0.000256 1024 170 875 71616 2.90816 3.41606 66.551 133.202 206.148 206.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 380 0.000128 2048 120 3275 37888 48.939 14.4256 311.061 417.723 792.336 792.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1950 6.4e-05 512 300 250 287744 11.957 6.71744 80.5113 209.606 308.957 309.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1320 0.000128 4096 140 1125 145504 28.446 1228.7 838.227 2095.42 2095.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 920 3.2e-05 512 270 475 430080 41.058 13.3202 136.729 417.735 609.087 609.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 6.4e-05 512 310 1025 267520 13.9333 6.74627 156.544 209.888 387.303 387.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 650 6.4e-05 1024 80 2850 261120 25.7845 13.5256 873.777 419.378 1332.63 1332.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1340 0.000256 1024 170 875 71600 2.92845 3.42586 59.6689 132.773 198.867 198.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 380 0.000128 2048 120 3275 38400 49.1896 14.3835 284.006 419.452 767.22 767.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1950 6.4e-05 512 300 250 287360 12.0012 6.73018 44.3836 209.776 273.052 273.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1320 0.000128 4096 140 1125 145480 28.4438 1060.23 838.812 1927.53 1927.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 920 3.2e-05 512 270 475 430080 41.4001 13.394 122.734 419.506 597.278 597.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 6.4e-05 512 310 1025 266240 13.9732 6.73728 101.209 209.634 331.747 331.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 650 6.4e-05 1024 80 2850 261120 25.709 13.5176 565.201 418.993 1023.58 1023.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1340 0.000256 1024 170 875 71360 2.90646 3.41402 38.914 133.669 178.977 179.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 380 0.000128 2048 120 3275 38400 49.0801 14.3657 183.932 419.112 666.679 666.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1950 6.4e-05 512 300 250 286720 12.0435 6.72282 67.1582 209.583 295.67 295.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1320 0.000128 4096 140 1125 145440 28.4334 1060.45 837.914 1926.84 1926.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 920 3.2e-05 512 270 475 430080 41.3187 13.3734 79.8673 419.089 553.891 554.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 6.4e-05 512 310 1025 265728 13.9665 6.74032 166.037 209.296 396.235 396.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 650 6.4e-05 1024 80 2850 260352 25.7104 13.5091 926.251 418.297 1383.93 1384.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1340 0.000256 1024 170 875 71616 2.91021 3.41638 63.8523 133.895 204.152 204.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 0.000128 2048 120 3275 36864 49.1226 14.3246 289.465 416.336 769.433 769.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1950 6.4e-05 512 300 250 287232 11.9284 6.72394 45.7189 209.243 273.772 273.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1320 0.000128 4096 140 1125 145488 28.4338 600.505 838.103 1467.09 1467.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 920 3.2e-05 512 270 475 423936 41.3274 13.2961 129.158 416.254 600.276 600.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 6.4e-05 512 310 1025 264192 13.8753 6.69491 106.472 208.452 335.688 335.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 650 6.4e-05 1024 80 2850 259584 25.7489 13.4963 596.608 418.674 1054.69 1054.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1340 0.000256 1024 170 875 71424 2.90202 3.41344 41.1546 133.655 181.197 181.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 380 0.000128 2048 120 3275 33792 49.3223 14.2817 171.356 412.641 647.793 647.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1950 6.4e-05 512 300 250 287232 11.9022 6.71334 32.03 209.431 260.238 260.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1320 0.000128 4096 140 1125 145440 28.4369 1151.24 838.726 2018.45 2018.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 920 3.2e-05 512 270 475 417792 41.1486 13.122 82.43 412.466 549.402 549.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 6.4e-05 512 310 1025 267008 13.9399 6.74611 178.247 209.249 408.385 408.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 650 6.4e-05 1024 80 2850 260736 25.7407 13.6049 989.158 418.226 1446.9 1447.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1340 0.000256 1024 170 875 71568 2.92832 3.42106 68.3687 131.614 206.406 206.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 0.000128 2048 120 3275 37632 49.3262 14.3631 318.419 418.314 800.613 800.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1950 6.4e-05 512 300 250 286720 11.9693 6.72982 49.5227 209.2 277.588 277.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1320 0.000128 4096 140 1125 145432 28.4175 646.288 837.662 1512.41 1512.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 920 3.2e-05 512 270 475 430080 41.2918 13.3772 140.782 418.331 614.034 614.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 6.4e-05 512 310 1025 265216 13.9739 6.73165 112.763 209.509 343.167 343.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 650 6.4e-05 1024 80 2850 259840 25.7437 13.51 626.761 418.74 1084.92 1085.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1340 0.000256 1024 170 875 71456 2.90758 3.41376 43.6043 133.466 183.465 183.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 380 0.000128 2048 120 3275 35840 48.9524 14.293 191.34 414.1 668.866 669.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1950 6.4e-05 512 300 250 286720 11.9467 6.72365 31.9496 209.456 260.239 260.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1320 0.000128 4096 140 1125 145376 28.4192 411.807 838.572 1278.84 1278.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 920 3.2e-05 512 270 475 415744 41.5741 13.1865 86.3874 413.887 555.279 555.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 6.4e-05 512 310 1025 266240 13.8733 6.72435 180.715 209.023 410.526 410.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 650 6.4e-05 1024 80 2850 261120 25.6763 13.5005 988.324 419.039 1446.7 1446.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1340 0.000256 1024 170 875 71424 2.90522 3.41027 71.5278 132.579 210.495 210.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 0.000128 2048 120 3275 36864 49.255 14.3611 319.294 417.762 800.858 801.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1950 6.4e-05 512 300 250 287744 11.9339 6.71603 51.5528 209.601 279.967 280.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1320 0.000128 4096 140 1125 145472 28.4303 666.532 838.146 1533.16 1533.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 920 3.2e-05 512 270 475 425984 41.3889 13.3272 144.451 417.752 617.162 617.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 6.4e-05 512 310 1025 266240 13.8708 6.72349 117.973 209.149 347.911 348.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 650 6.4e-05 1024 80 2850 260096 25.6365 13.4868 633.735 418.02 1091.05 1091.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1340 0.000256 1024 170 875 71168 2.90099 3.40992 47.61 131.044 185.037 185.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 380 0.000128 2048 120 3275 36864 49.2884 14.3333 208.386 418.208 690.406 690.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1950 6.4e-05 512 300 250 286720 11.9025 6.708 34.6994 209.099 262.575 262.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1320 0.000128 4096 140 1125 145408 28.445 445.436 838.706 1312.63 1312.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 920 3.2e-05 512 270 475 425984 41.4285 13.3284 95.7517 418.639 569.396 569.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 6.4e-05 512 310 1025 264960 13.9569 6.73309 195.391 208.941 425.213 425.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 650 6.4e-05 1024 80 2850 260352 25.8256 13.5234 1094.2 419.149 1552.86 1553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1340 0.000256 1024 170 875 71568 2.91722 3.42835 75.4413 131.582 213.443 213.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 380 0.000128 2048 120 3275 36864 48.9199 14.3448 342.149 414.621 820.223 820.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1950 6.4e-05 512 300 250 286848 12.0011 6.73098 54.0999 209.673 282.663 282.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1320 0.000128 4096 140 1125 145440 28.4305 703.422 838.589 1570.49 1570.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 920 3.2e-05 512 270 475 423936 40.9739 13.2099 152.283 414.602 621.31 621.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 6.4e-05 512 310 1025 262656 13.8618 6.6729 140.073 207.467 368.27 368.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 650 6.4e-05 1024 80 2850 258048 25.8079 13.7444 780.227 417.81 1237.75 1237.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1340 0.000256 1024 170 875 71136 2.90816 3.41142 54.0542 131.969 192.414 192.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 380 0.000128 2048 120 3275 32256 49.251 14.2057 216.786 408.698 689.128 689.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1950 6.4e-05 512 300 250 285696 11.9347 6.71251 39.1444 208.968 266.919 267.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1320 0.000128 4096 140 1125 145296 28.4187 505.07 838.302 1371.84 1371.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 920 3.2e-05 512 270 475 405504 41.5321 13.0519 105.35 408.662 568.834 569.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 6.4e-05 512 310 1025 266240 13.9716 6.73997 190.613 209.838 421.356 421.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 650 6.4e-05 1024 80 2850 261120 25.7093 13.5124 1065.37 419.407 1524.15 1524.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1340 0.000256 1024 170 875 71360 2.90816 3.41606 73.6247 132.611 212.63 212.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 0.000128 2048 120 3275 38400 49.0413 14.3648 347.239 419.528 830.358 830.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1950 6.4e-05 512 300 250 286720 11.9737 6.72163 52.6263 209.784 281.266 281.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1320 0.000128 4096 140 1125 145440 28.4383 682.711 838.746 1549.94 1550
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 920 3.2e-05 512 270 475 430080 41.2483 13.3761 150.355 419.503 624.722 624.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 6.4e-05 512 310 1025 266240 13.9567 6.73104 134.937 209.897 365.72 365.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 650 6.4e-05 1024 80 2850 261120 25.6742 13.8321 750.841 419.537 1210.05 1210.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1340 0.000256 1024 170 875 71040 2.90067 3.41162 51.8067 132.344 190.536 190.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 380 0.000128 2048 120 3275 35840 48.7953 14.3278 229.19 413.244 705.745 705.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1950 6.4e-05 512 300 250 286720 11.9674 6.71322 37.3672 209.857 266.065 266.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1320 0.000128 4096 140 1125 145280 28.4257 479.504 838.385 1346.36 1346.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 920 3.2e-05 512 270 475 409600 41.8972 13.1301 101.55 412.593 569.414 569.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 6.4e-05 512 310 1025 264192 13.8793 6.69984 233.1 208.301 462.175 462.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 650 6.4e-05 1024 80 2850 259584 25.7361 13.5964 1290.19 418.374 1748.06 1748.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1340 0.000256 1024 170 875 71424 2.89773 3.40816 89.8659 133.314 229.557 229.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 0.000128 2048 120 3275 33792 49.3158 14.3318 372.476 412.332 848.639 848.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1950 6.4e-05 512 300 250 287232 11.9076 6.7159 65.0522 209.276 293.113 293.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1320 0.000128 4096 140 1125 145440 28.4369 833.858 838.346 1700.68 1700.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 920 3.2e-05 512 270 475 417792 41.117 13.123 179.988 412.165 646.647 646.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 6.4e-05 512 310 1025 258048 13.9588 6.63347 152.167 206.49 379.44 379.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 650 6.4e-05 1024 80 2850 258048 25.6516 13.5746 857.808 416.879 1314.07 1314.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1340 0.000256 1024 170 875 71040 2.89997 3.40685 60.1053 131.621 198.107 198.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 0.000128 2048 120 3275 30720 49.9977 14.3284 227.565 412.977 705.051 705.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1950 6.4e-05 512 300 250 285696 11.8621 6.68467 43.5391 208.496 270.746 270.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1320 0.000128 4096 140 1125 145344 28.4325 560.417 838.881 1427.78 1427.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 920 3.2e-05 512 270 475 417792 41.149 13.1297 120.545 412.607 587.665 587.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 6.4e-05 512 310 1025 265600 13.9102 6.72358 234.113 208.617 463.557 463.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 650 6.4e-05 1024 80 2850 260800 25.7674 13.5399 1293.5 418.993 1751.97 1752.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1340 0.000256 1024 170 875 71400 2.9225 3.42221 89.6277 132.46 228.505 228.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 0.000128 2048 120 3275 35200 49.1181 14.3107 387.356 412.696 863.67 863.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1950 6.4e-05 512 300 250 286400 12.018 6.73178 64.8574 209.577 293.35 293.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1320 0.000128 4096 140 1125 145400 28.4333 837.393 838.625 1704.5 1704.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 920 3.2e-05 512 270 475 409600 41.9806 13.1656 176.707 412.516 644.61 644.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 6.4e-05 512 310 1025 262400 13.7503 6.64438 161.42 206.475 388.481 388.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 650 6.4e-05 1024 80 2850 259200 25.6954 13.4961 863.89 416.975 1320.22 1320.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1340 0.000256 1024 170 875 70800 2.90832 3.41613 59.9148 131.711 198.024 198.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 0.000128 2048 120 3275 32000 49.8957 14.4581 238.351 412.957 715.849 716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1950 6.4e-05 512 300 250 284800 11.9739 6.70214 43.4937 208.577 270.911 271.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1320 0.000128 4096 140 1125 145200 28.4208 562.909 838.097 1429.47 1429.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 920 3.2e-05 512 270 475 409600 42.0106 13.1645 118.174 412.594 586.183 586.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 6.4e-05 512 310 1025 265216 13.9722 6.73587 225.398 209.527 455.833 455.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 650 6.4e-05 1024 80 2850 259840 25.7484 13.5101 1257.72 419.019 1716.17 1716.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1340 0.000256 1024 170 875 71456 2.90963 3.41482 87.4089 131.326 225.135 225.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 0.000128 2048 120 3275 35840 48.9768 14.3114 383.737 414.137 861.357 861.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1950 6.4e-05 512 300 250 286720 11.9364 6.72624 62.7326 209.475 291.037 291.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1320 0.000128 4096 140 1125 145376 28.4268 808.646 838.638 1675.76 1675.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 920 3.2e-05 512 270 475 415744 41.5841 13.185 173.598 414 642.613 642.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 6.4e-05 512 310 1025 258048 14.0277 6.65245 145.4 207.032 373.305 373.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 650 6.4e-05 1024 80 2850 258048 25.9277 13.4943 821.302 418.596 1279.49 1279.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1340 0.000256 1024 170 875 70784 2.89098 3.40173 56.9358 130.84 194.14 194.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 380 0.000128 2048 120 3275 28672 49.357 14.2684 202.947 404.545 671.301 671.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1950 6.4e-05 512 300 250 286720 11.9433 6.71629 41.4759 209.38 269.678 269.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1320 0.000128 4096 140 1125 145152 28.4182 530.371 837.357 1396.19 1396.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 920 3.2e-05 512 270 475 401408 41.1565 13.034 110.387 404.065 568.884 569.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 6.4e-05 512 310 1025 264960 13.9609 6.73382 220.467 209.023 450.377 450.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 650 6.4e-05 1024 80 2850 259200 25.7433 13.5084 1217.46 417.729 1674.61 1674.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1340 0.000256 1024 170 875 71520 2.9207 3.42464 84.8322 132.239 223.492 223.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 0.000128 2048 120 3275 34560 49.2689 14.2855 358.058 412.71 834.511 834.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1950 6.4e-05 512 300 250 286080 11.9445 6.71517 60.9308 208.931 288.684 288.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1320 0.000128 4096 140 1125 145320 28.4215 782.35 838.203 1649.02 1649.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 920 3.2e-05 512 270 475 414720 41.5126 13.1564 168.117 412.568 635.594 635.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 6.4e-05 512 310 1025 261120 13.8168 6.64275 143.771 206.322 370.751 370.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 650 6.4e-05 1024 80 2850 257280 25.907 13.5015 800.154 417.528 1257.26 1257.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1340 0.000256 1024 170 875 71040 2.90544 3.41373 55.9948 130.98 193.369 193.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 0.000128 2048 120 3275 30720 50.0158 14.2776 211.714 412.715 688.907 689.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1950 6.4e-05 512 300 250 284160 11.9818 6.71184 40.4248 208.855 268.139 268.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1320 0.000128 4096 140 1125 145200 28.4365 518.273 837.586 1384.34 1384.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 920 3.2e-05 512 270 475 399360 42.9796 13.1496 107.985 412.248 576.605 576.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 6.4e-05 512 310 1025 266240 13.8747 6.72384 211.465 209.179 441.445 441.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 650 6.4e-05 1024 80 2850 260096 25.6316 13.8306 1164.79 418.079 1622.51 1622.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1340 0.000256 1024 170 875 71168 2.90816 3.40992 80.5724 131.066 218.053 218.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 0.000128 2048 120 3275 36864 49.2931 14.3384 365.407 418.267 847.494 847.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1950 6.4e-05 512 300 250 286720 11.9097 6.71366 58.512 209.136 286.436 286.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1320 0.000128 4096 140 1125 145408 28.4371 750.018 838.799 1617.3 1617.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 920 3.2e-05 512 270 475 425984 41.4254 13.3241 165.017 418.033 638.041 638.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 6.4e-05 512 310 1025 262144 14.0929 6.72826 146.537 209.234 376.784 376.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 650 6.4e-05 1024 80 2850 258048 25.8719 14.2314 814.463 418.186 1272.91 1273.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1340 0.000256 1024 170 875 71168 2.90416 3.40874 56.8806 131.245 194.51 194.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 0.000128 2048 120 3275 32768 50.2412 14.3806 229.302 418.546 712.651 712.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1950 6.4e-05 512 300 250 286720 11.9022 6.71558 41.5216 209.186 269.489 269.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1320 0.000128 4096 140 1125 145152 28.4402 533.955 838.007 1400.45 1400.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 920 3.2e-05 512 270 475 425984 41.4181 13.3284 116.728 418.401 590.111 590.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 6.4e-05 512 310 1024 268288 13.8602 6.73197 153.328 209.659 383.77 383.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 650 6.4e-05 1024 80 2848 261632 25.6444 13.4963 851.198 419.029 1309.53 1309.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1340 0.000256 1024 170 864 71680 2.91187 3.42195 57.6983 133.423 197.528 197.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 380 0.000128 2048 120 3296 37888 48.9637 14.3313 274.734 417.718 755.939 756.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1950 6.4e-05 512 300 256 288768 11.9324 6.71738 69.6765 209.606 298.099 298.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1320 0.000128 4096 140 1120 145536 28.4036 1033.6 838.135 1900.18 1900.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 920 3.2e-05 512 270 480 417792 42.2388 13.3284 115.413 422.53 596.536 596.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 6.4e-05 512 310 1024 266240 13.8731 6.7185 98.4328 208.963 328.178 328.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 650 6.4e-05 1024 80 2848 261120 25.6897 13.4986 546.456 419.013 1004.82 1004.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1340 0.000256 1024 170 864 71552 2.90611 3.41085 37.3612 133.647 177.397 177.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 380 0.000128 2048 120 3296 36864 49.2664 14.3299 172.305 417.744 653.83 653.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1950 6.4e-05 512 300 256 288768 11.9625 6.71334 65.8212 209.6 294.266 294.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1320 0.000128 4096 140 1120 145472 28.3955 1031.74 837.863 1898.04 1898.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 920 3.2e-05 512 270 480 417792 42.2833 13.3303 75.5039 417.741 549.103 549.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 6.4e-05 512 310 1024 267520 13.9392 6.7488 157.098 209.795 387.772 387.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 650 6.4e-05 1024 80 2848 261120 25.7633 13.5288 868.792 419.385 1327.63 1327.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1340 0.000256 1024 170 864 71680 2.92045 3.42749 59.1376 134.246 199.803 199.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 380 0.000128 2048 120 3296 38400 49.1705 14.3667 284.962 419.392 768.076 768.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1950 6.4e-05 512 300 256 288640 11.952 6.73133 45.2529 209.753 273.849 273.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1320 0.000128 4096 140 1120 145520 28.3566 1070.88 838.67 1937.95 1938.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 920 3.2e-05 512 270 480 419840 42.4184 13.3878 120.534 419.95 596.532 596.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 6.4e-05 512 310 1024 266240 13.9579 6.74387 100.955 209.651 331.501 331.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 650 6.4e-05 1024 80 2848 261120 25.7073 13.5665 559.754 419.041 1018.23 1018.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1340 0.000256 1024 170 864 71520 2.9111 3.41754 38.0248 132.598 177.023 177.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 380 0.000128 2048 120 3296 38400 49.0569 14.3602 183.108 419.15 665.866 666.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1950 6.4e-05 512 300 256 288000 11.9222 6.72054 30.5539 209.606 258.96 259.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1320 0.000128 4096 140 1120 145440 28.3848 1074.39 837.928 1940.75 1940.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 920 3.2e-05 512 270 480 419840 42.3476 13.3714 77.8302 419.151 552.938 553.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 6.4e-05 512 310 1024 267264 13.8926 6.73597 169.444 209.264 399.534 399.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 650 6.4e-05 1024 80 2848 261120 25.6724 15.5757 937.002 418.307 1396.72 1396.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1340 0.000256 1024 170 864 71616 2.9096 3.41587 63.9765 131.579 201.954 202.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 0.000128 2048 120 3296 36864 49.1204 14.3319 296.544 416.273 776.462 776.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1950 6.4e-05 512 300 256 288000 11.8976 6.72454 47.7767 209.21 275.767 275.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1320 0.000128 4096 140 1120 145536 28.4147 606.279 837.993 1472.73 1472.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 920 3.2e-05 512 270 480 411648 42.5036 13.2943 128.438 416.769 601.245 601.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 6.4e-05 512 310 1024 264192 13.8671 6.69549 108.674 208.294 337.728 337.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 650 6.4e-05 1024 80 2848 261120 25.6115 13.4973 604.17 418.373 1061.82 1061.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1340 0.000256 1024 170 864 71424 2.90406 3.41037 41.5946 131.176 179.157 179.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 380 0.000128 2048 120 3296 33792 49.3046 14.377 174.965 412.334 651.167 651.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1950 6.4e-05 512 300 256 287232 11.9067 6.7168 30.7668 209.271 258.827 258.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1320 0.000128 4096 140 1120 145440 28.3945 1242.01 837.863 2108.32 2108.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 920 3.2e-05 512 270 480 405504 42.2339 13.1251 81.9785 412.298 549.88 550.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 6.4e-05 512 310 1024 267008 13.9419 6.74406 166.966 209.294 397.138 397.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 650 6.4e-05 1024 80 2848 260736 25.7579 13.526 928.119 418.314 1385.89 1386.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1340 0.000256 1024 170 864 71680 2.92115 3.42541 63.5964 132.686 202.698 202.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 0.000128 2048 120 3296 37632 49.3072 14.4364 297.853 418.411 780.199 780.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1950 6.4e-05 512 300 256 287616 11.9527 6.72467 46.7604 209.248 274.848 274.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1320 0.000128 4096 140 1120 145488 28.375 595.598 837.9 1461.92 1461.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 920 3.2e-05 512 270 480 415744 42.6324 13.3796 126.894 418.33 601.476 601.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 6.4e-05 512 310 1024 265216 13.9723 6.7361 106.177 209.533 336.614 336.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 650 6.4e-05 1024 80 2848 259840 25.7451 13.5127 590.704 418.79 1048.92 1049.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1340 0.000256 1024 170 864 71456 2.91021 3.41606 40.5006 132.479 179.38 179.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 380 0.000128 2048 120 3296 35840 48.9988 14.2912 181.677 414.145 659.306 659.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1950 6.4e-05 512 300 256 286720 11.9543 6.72336 30.2967 209.48 258.615 258.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1320 0.000128 4096 140 1120 145376 28.3826 387.107 838.4 1253.93 1253.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 920 3.2e-05 512 270 480 401408 42.9861 13.1878 78.8936 413.954 549.265 549.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 6.4e-05 512 310 1024 263424 14.1058 6.74531 87.3709 209.374 317.786 317.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 650 6.4e-05 1024 80 2848 260736 25.74 13.5279 484.644 418.52 942.591 942.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1340 0.000256 1024 170 864 71568 2.92653 3.42448 33.5031 133.371 173.297 173.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 380 0.000128 2048 120 3296 37632 49.3392 14.3688 157.449 418.71 640.061 640.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1950 6.4e-05 512 300 256 287616 11.9478 6.72973 28.0121 209.324 256.174 256.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1320 0.000128 4096 140 1120 145320 28.3884 1096.26 837.622 1962.31 1962.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 920 3.2e-05 512 270 480 408576 43.337 13.3755 66.5928 418.615 542.158 542.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 6.4e-05 512 310 1024 266240 13.8653 6.72109 164.567 209.135 394.478 394.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 650 6.4e-05 1024 80 2848 261120 25.6886 13.4992 902.091 419.372 1360.81 1360.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1340 0.000256 1024 170 864 71552 2.90611 3.41197 64.5767 133.779 204.747 204.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 0.000128 2048 120 3296 36864 49.2725 14.3748 290.146 418.107 772.087 772.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1950 6.4e-05 512 300 256 288768 11.8961 6.71494 47.9616 209.768 276.503 276.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1320 0.000128 4096 140 1120 145472 28.3987 605.317 838.555 1472.32 1472.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 920 3.2e-05 512 270 480 417792 42.2546 13.3289 129.299 417.988 603.114 603.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 6.4e-05 512 310 1024 266240 13.8613 6.72288 107.773 209.004 337.552 337.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 650 6.4e-05 1024 80 2848 260096 25.6414 13.4999 576.235 417.632 1033.17 1033.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1340 0.000256 1024 170 864 71424 2.90218 3.41165 43.55 133.144 183.079 183.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 380 0.000128 2048 120 3296 36864 49.2814 14.3685 191.967 418.245 674.729 674.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1950 6.4e-05 512 300 256 286720 11.8916 6.70691 32.4819 208.901 260.137 260.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1320 0.000128 4096 140 1120 145408 28.4119 413.79 837.656 1279.9 1279.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 920 3.2e-05 512 270 480 409600 43.0741 13.3325 85.4233 417.585 559.657 559.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 6.4e-05 512 310 1024 258048 13.9396 6.63037 87.8153 206.331 314.911 315.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 650 6.4e-05 1024 80 2848 258048 25.639 13.6438 479.005 416.506 934.953 935.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1340 0.000256 1024 170 864 71040 2.89802 3.40288 36.2967 130.459 173.128 173.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 380 0.000128 2048 120 3296 30720 49.9879 14.4737 134.734 412.659 612.047 612.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1950 6.4e-05 512 300 256 285696 11.8633 6.68758 26.9781 208.342 254.03 254.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1320 0.000128 4096 140 1120 145344 28.3853 343.378 837.995 1209.8 1209.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 920 3.2e-05 512 270 480 393216 43.504 13.1247 68.3178 412.29 537.474 537.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 6.4e-05 512 310 1024 267264 13.867 6.73504 241.522 208.793 471.114 471.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 650 6.4e-05 1024 80 2848 261504 25.7061 13.5263 1346.53 418.863 1804.79 1804.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1340 0.000256 1024 170 864 71568 2.92445 3.42426 92.124 132.389 230.936 231.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 0.000128 2048 120 3296 36864 48.8901 14.3088 422.192 414.327 899.906 900.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1950 6.4e-05 512 300 256 288000 11.9324 6.72989 67.392 209.509 295.725 295.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1320 0.000128 4096 140 1120 145512 28.416 854.545 838.13 1721.14 1721.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 920 3.2e-05 512 270 480 405504 42.7321 13.2148 178.767 414.741 649.692 649.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 6.4e-05 512 310 1024 262656 13.8692 6.67261 153.474 207.476 381.682 381.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 650 6.4e-05 1024 80 2848 260352 25.6095 13.4905 844.632 417.758 1301.65 1301.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1340 0.000256 1024 170 864 71136 2.90406 3.40925 57.7231 131.923 196.033 196.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 380 0.000128 2048 120 3296 32256 49.2142 14.1933 234.364 408.697 706.654 706.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1950 6.4e-05 512 300 256 285696 11.9308 6.70829 43.565 208.967 271.331 271.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1320 0.000128 4096 140 1120 145440 28.4078 545.673 838.834 1412.96 1413.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 920 3.2e-05 512 270 480 387072 43.3856 13.2164 110.948 408.42 576.211 576.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 6.4e-05 512 310 1024 262656 14.0983 6.73382 126.805 209.089 356.918 357.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 650 6.4e-05 1024 80 2848 259200 25.7528 13.5112 695.912 417.898 1153.24 1153.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1340 0.000256 1024 170 864 71280 2.92237 3.41606 47.9425 132.036 186.393 186.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 380 0.000128 2048 120 3296 34560 48.8033 14.217 207.637 408.936 679.787 679.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1950 6.4e-05 512 300 256 286848 11.9209 6.72157 36.2508 209.037 264.092 264.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1320 0.000128 4096 140 1120 145368 28.3896 445.734 838.92 1313.09 1313.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 920 3.2e-05 512 270 480 387072 43.4064 13.058 91.9218 408.522 557.155 557.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 6.4e-05 512 310 1024 266240 13.9592 6.73802 226.47 209.831 457.193 457.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 650 6.4e-05 1024 80 2848 261120 25.6866 13.6932 1243.84 419.387 1702.77 1702.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1340 0.000256 1024 170 864 71520 2.91021 3.41606 85.4316 132.362 224.193 224.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 0.000128 2048 120 3296 38400 49.0698 14.3663 409.29 419.508 892.421 892.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1950 6.4e-05 512 300 256 288000 11.9339 6.72486 63.5021 209.779 292.097 292.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1320 0.000128 4096 140 1120 145440 28.3828 798.378 838.455 1665.26 1665.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 920 3.2e-05 512 270 480 419840 42.3149 13.3724 175.57 419.366 650.866 651.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 6.4e-05 512 310 1024 266240 13.9627 6.73123 151.858 209.715 382.453 382.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 650 6.4e-05 1024 80 2848 261120 25.6557 13.493 835.816 419.2 1294.32 1294.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1340 0.000256 1024 170 864 71360 2.89917 3.4097 57.5949 132.211 196.187 196.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 380 0.000128 2048 120 3296 35840 48.8124 14.2705 258.937 412.508 734.713 734.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1950 6.4e-05 512 300 256 286720 11.9466 6.71331 42.5883 209.66 271.069 271.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1320 0.000128 4096 140 1120 145280 28.3795 539.941 837.354 1405.72 1405.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 920 3.2e-05 512 270 480 409600 41.8922 13.1222 114.053 412.217 581.532 581.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 6.4e-05 512 310 1024 261120 13.8143 6.64243 125.346 206.359 352.35 352.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 650 6.4e-05 1024 80 2848 257280 25.9082 13.5028 690.006 417.586 1147.16 1147.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1340 0.000256 1024 170 864 71040 2.91021 3.41034 48.1194 131.978 186.49 186.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 380 0.000128 2048 120 3296 30720 50.0174 14.312 186.102 412.785 663.401 663.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1950 6.4e-05 512 300 256 284160 11.9908 6.71962 35.6954 208.879 263.441 263.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1320 0.000128 4096 140 1120 145200 28.3903 451.544 837.451 1317.43 1317.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 920 3.2e-05 512 270 480 399360 42.9709 13.1431 93.9769 412.318 562.651 562.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 6.4e-05 512 310 1024 264192 13.889 6.69901 214.277 208.291 443.348 443.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 650 6.4e-05 1024 80 2848 261120 25.6142 13.4977 1185.84 418.371 1643.48 1643.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1340 0.000256 1024 170 864 71424 2.90048 3.4136 81.0822 132.221 219.69 219.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 0.000128 2048 120 3296 33792 49.2917 14.2842 341.976 412.324 818.066 818.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1950 6.4e-05 512 300 256 287232 11.914 6.71334 60.0094 209.276 288.079 288.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1320 0.000128 4096 140 1120 145440 28.39 753.807 837.847 1620.09 1620.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 920 3.2e-05 512 270 480 405504 42.2115 13.124 159.216 412.298 627.089 627.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 6.4e-05 512 310 1024 258048 13.9452 6.63056 135.547 206.296 362.611 362.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 650 6.4e-05 1024 80 2848 258048 25.6748 13.4475 759.057 416.444 1214.78 1214.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1340 0.000256 1024 170 864 71040 2.89741 3.40176 52.821 131.493 190.685 190.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 0.000128 2048 120 3296 30720 49.9758 14.2764 203.349 412.595 680.383 680.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1950 6.4e-05 512 300 256 285696 11.856 6.68464 39.101 208.306 266.106 266.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1320 0.000128 4096 140 1120 145344 28.3878 488.975 837.859 1355.27 1355.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 920 3.2e-05 512 270 480 393216 43.4689 13.1243 101.698 412.229 570.765 570.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 6.4e-05 512 310 1024 258048 13.6757 6.58678 117.922 204.33 342.704 342.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 650 6.4e-05 1024 80 2848 258048 25.4304 13.7102 662.894 414.573 1116.77 1116.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1340 0.000256 1024 170 864 70848 2.90218 3.40598 45.7114 132.566 184.659 184.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 380 0.000128 2048 120 3296 27648 48.4936 14.3401 160.955 396.496 620.475 620.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1950 6.4e-05 512 300 256 281088 11.9148 6.64752 33.54 207.374 259.634 259.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1320 0.000128 4096 140 1120 145152 28.389 426.86 837.478 1292.77 1292.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 920 3.2e-05 512 270 480 368640 42.4812 12.8119 82.8452 395.883 534.263 534.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 6.4e-05 512 310 1024 265600 13.8899 6.7216 211.371 208.563 440.747 440.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 650 6.4e-05 1024 80 2848 260800 25.7588 13.5332 1166.31 419.049 1624.82 1624.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1340 0.000256 1024 170 864 71600 2.9225 3.42221 80.0988 132.415 218.931 219.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 0.000128 2048 120 3296 35200 49.0885 14.3044 351.732 412.704 828.019 828.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1950 6.4e-05 512 300 256 288000 11.9411 6.73178 59.4526 209.587 287.879 288.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1320 0.000128 4096 140 1120 145400 28.4079 745.672 838.387 1612.51 1612.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 920 3.2e-05 512 270 480 409600 42.0065 13.1724 159.612 412.867 627.9 628.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 6.4e-05 512 310 1024 262400 13.7395 6.64067 145.004 206.303 371.872 372.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 650 6.4e-05 1024 80 2848 259200 25.6975 13.4861 803.463 416.62 1259.42 1259.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1340 0.000256 1024 170 864 71200 2.90218 3.40992 55.4263 131.582 193.392 193.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 0.000128 2048 120 3296 32000 49.9172 14.3032 221.988 412.608 699.005 699.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1950 6.4e-05 512 300 256 284800 11.9779 6.70643 41.0847 208.392 268.32 268.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1320 0.000128 4096 140 1120 145200 28.3297 519.94 837.108 1385.42 1385.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 920 3.2e-05 512 270 480 409600 42.002 13.1581 111.35 412.22 578.969 579.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 6.4e-05 512 310 1024 259200 13.9739 6.6601 119.582 206.568 346.974 347.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 650 6.4e-05 1024 80 2848 259200 25.9739 13.8144 670.642 419.301 1129.89 1130.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1340 0.000256 1024 170 864 70800 2.91555 3.40992 46.0777 130.885 183.36 183.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 380 0.000128 2048 120 3296 28800 50.7768 14.3207 168.221 413.276 646.777 646.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1950 6.4e-05 512 300 256 288000 11.9734 6.73178 34.8942 209.737 263.496 263.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1320 0.000128 4096 140 1120 145200 28.4019 431.02 838.474 1297.94 1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 920 3.2e-05 512 270 480 384000 44.5304 13.168 87.3166 412.69 557.942 558.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 6.4e-05 512 310 1024 265216 13.9866 6.73504 203.612 209.531 434.049 434.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 650 6.4e-05 1024 80 2848 259840 25.738 13.5111 1121.83 418.787 1580.02 1580.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1340 0.000256 1024 170 864 71456 2.91021 3.41341 77.3005 132.341 216.036 216.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 0.000128 2048 120 3296 35840 48.9786 14.3031 347.264 414.143 824.874 825.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1950 6.4e-05 512 300 256 286720 11.9509 6.72154 57.242 209.49 285.562 285.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1320 0.000128 4096 140 1120 145376 28.3953 724.623 838.41 1591.48 1591.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 920 3.2e-05 512 270 480 401408 42.9765 13.1884 151.648 414.044 622.095 622.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 6.4e-05 512 310 1024 258048 14.035 6.64848 138.058 207.174 366.107 366.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 650 6.4e-05 1024 80 2848 258048 25.9392 13.4984 778.519 418.942 1237.05 1237.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1340 0.000256 1024 170 864 70784 2.89184 3.40589 53.8061 131.942 192.12 192.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 0.000128 2048 120 3296 28672 49.3943 14.0943 194.188 404.779 662.641 662.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1950 6.4e-05 512 300 256 286720 11.9467 6.71782 40.2336 209.535 268.593 268.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1320 0.000128 4096 140 1120 145152 28.3894 504.998 837.69 1371.12 1371.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 920 3.2e-05 512 270 480 372736 43.8788 13.0389 98.3431 404.34 559.838 560.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 6.4e-05 512 310 1024 258048 14.4353 6.7376 115.034 209.506 345.904 346.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 650 6.4e-05 1024 80 2848 258048 25.9805 13.5111 644.837 418.739 1103.23 1103.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1340 0.000256 1024 170 864 70560 2.89194 3.40115 44.3527 131.702 182.419 182.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 0.000128 2048 120 3296 32256 48.6193 14.1414 182.745 404.781 650.464 650.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1950 6.4e-05 512 300 256 284928 12.0281 6.71949 33.2877 209.456 261.654 261.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1320 0.000128 4096 140 1120 145152 28.3719 414.612 837.694 1280.72 1280.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 920 3.2e-05 512 270 480 387072 42.5668 13.0432 84.756 404.122 544.724 544.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 6.4e-05 512 310 1024 264960 13.952 6.73107 198.114 209.018 428.01 428.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 650 6.4e-05 1024 80 2848 259200 25.759 13.5086 1088.52 417.774 1545.72 1545.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1340 0.000256 1024 170 864 71520 2.92454 3.4304 75.51 132.223 214.161 214.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 0.000128 2048 120 3296 34560 49.2715 14.3415 327.878 412.793 804.468 804.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1950 6.4e-05 512 300 256 286080 11.9518 6.71539 55.8418 208.967 283.634 283.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1320 0.000128 4096 140 1120 145440 28.3526 718.113 838.784 1585.3 1585.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 920 3.2e-05 512 270 480 399360 43.0377 13.158 146.583 412.573 615.592 615.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 6.4e-05 512 310 1024 261120 13.8164 6.63491 140.46 206.523 367.621 367.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 650 6.4e-05 1024 80 2848 257280 25.8893 13.4968 784.541 417.923 1242.01 1242.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1340 0.000256 1024 170 864 71040 2.90358 3.41456 54.623 133.116 194.13 194.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 0.000128 2048 120 3296 30720 50.0178 14.3278 210.643 413.109 688.287 688.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1950 6.4e-05 512 300 256 284160 11.9933 6.71334 40.2511 209.045 268.163 268.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1320 0.000128 4096 140 1120 145200 28.3873 507.582 838.133 1374.15 1374.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 920 3.2e-05 512 270 480 399360 42.9603 13.1459 105.806 412.649 574.805 574.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 6.4e-05 512 310 1024 264960 13.9733 6.73578 119.1 209.189 349.192 349.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 650 6.4e-05 1024 80 2848 259200 25.7787 13.5166 654.278 418.15 1111.88 1112.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1340 0.000256 1024 170 864 71280 2.91766 3.42922 45.4246 133.352 185.196 185.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 380 0.000128 2048 120 3296 23040 50.6559 14.1527 132.783 403.132 600.907 601.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1950 6.4e-05 512 300 256 282240 12.1235 6.72067 33.3024 209.14 261.449 261.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1320 0.000128 4096 140 1120 145080 28.3766 420.827 838.146 1287.39 1287.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 920 3.2e-05 512 270 480 368640 44.0583 13.0495 81.6345 402.425 541.406 541.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 6.4e-05 512 310 1024 266240 13.8754 6.72035 201.515 209.205 431.503 431.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 650 6.4e-05 1024 80 2848 260096 25.6458 13.481 1115.51 418.138 1572.93 1573.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1340 0.000256 1024 170 864 71424 2.90608 3.40787 76.6109 132.077 215.077 215.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 0.000128 2048 120 3296 36864 49.2798 14.3319 353.075 418.327 835.196 835.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1950 6.4e-05 512 300 256 286720 11.8883 6.70826 56.5983 209.161 284.515 284.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1320 0.000128 4096 140 1120 145408 28.3978 714.813 838.68 1581.94 1581.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 920 3.2e-05 512 270 480 409600 43.0993 13.3307 152.361 418.119 627.152 627.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 6.4e-05 512 310 1024 262144 14.096 6.72189 135.573 209.097 365.676 365.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 650 6.4e-05 1024 80 2848 258048 25.8499 13.4985 750.933 417.909 1208.35 1208.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1340 0.000256 1024 170 864 71168 2.90394 3.41069 52.0549 133.245 191.687 191.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 0.000128 2048 120 3296 32768 50.2402 14.3888 213.495 418.273 696.589 696.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1950 6.4e-05 512 300 256 286720 11.9046 6.70323 38.6724 209.039 266.477 266.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1320 0.000128 4096 140 1120 145152 28.3937 481.081 837.192 1346.71 1346.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 920 3.2e-05 512 270 480 393216 44.6483 13.3296 99.3437 417.77 575.335 575.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 6.4e-05 512 310 1024 258048 13.9579 6.63754 119.237 206.623 346.647 346.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 650 6.4e-05 1024 80 2848 251904 25.7973 13.3235 657.962 412.977 1110.22 1110.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1340 0.000256 1024 170 864 70656 2.90522 3.40864 46.4608 132.176 185.021 185.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 380 0.000128 2048 120 3296 24576 49.2858 14.0877 145.099 397.013 605.67 605.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1950 6.4e-05 512 300 256 282624 11.7618 6.62528 34.5717 206.571 259.691 259.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1320 0.000128 4096 140 1120 145152 28.3951 444.047 838.645 1311.13 1311.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 920 3.2e-05 512 270 480 344064 44.9651 13.1064 78.441 396.258 533.007 533.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 6.4e-05 512 310 1040 266240 13.9563 6.73226 156.528 209.573 386.981 387.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 650 6.4e-05 1024 80 2880 261120 25.6643 13.6219 872.835 418.866 1331.15 1331.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1340 0.000256 1024 170 880 71488 2.9127 3.41946 60.1167 133.527 200.044 200.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 380 0.000128 2048 120 3280 37888 48.9794 14.3892 278.119 417.555 759.227 759.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1950 6.4e-05 512 300 280 286720 12.0129 6.71891 77.1822 209.52 305.598 305.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1320 0.000128 4096 140 1120 145536 28.4101 1069.66 837.819 1935.93 1935.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 920 3.2e-05 512 270 480 421888 41.8179 13.3195 121.58 417.51 594.47 594.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 6.4e-05 512 310 1040 264192 13.9965 6.7224 99.6588 208.954 329.527 329.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 650 6.4e-05 1024 80 2880 261120 25.6948 13.4968 561.053 419.013 1019.42 1019.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1340 0.000256 1024 170 880 71296 2.90608 3.40733 38.6841 134.41 179.478 179.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 380 0.000128 2048 120 3280 36864 49.2814 14.3477 173.828 417.741 655.388 655.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1950 6.4e-05 512 300 280 286720 12.0311 6.71984 73.2993 209.595 301.813 301.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1320 0.000128 4096 140 1120 145472 28.3832 1063.74 837.843 1930.01 1930.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 920 3.2e-05 512 270 480 417792 42.2756 13.3305 77.4997 418.891 552.245 552.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 6.4e-05 512 310 1040 266240 14.0125 6.74368 176.634 209.592 407.172 407.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 650 6.4e-05 1024 80 2880 261120 25.7552 13.5718 979.13 418.909 1437.53 1437.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1340 0.000256 1024 170 880 71440 2.92061 3.4224 68.6132 132.427 207.459 207.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 380 0.000128 2048 120 3280 38400 49.1431 14.4056 320.472 418.975 803.182 803.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1950 6.4e-05 512 300 280 286720 12.0172 6.73574 55.7393 209.595 284.249 284.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1320 0.000128 4096 140 1120 145520 28.3443 1222.96 837.842 2089.19 2089.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 920 3.2e-05 512 270 480 424960 41.8412 13.3857 138.758 420.116 614.348 614.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 6.4e-05 512 310 1040 266240 13.9621 6.74202 114.153 209.835 344.887 345.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 650 6.4e-05 1024 80 2880 261120 25.6955 13.5146 631.76 419.402 1090.53 1090.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1340 0.000256 1024 170 880 71200 2.90563 3.41763 43.8861 133.128 183.41 183.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 380 0.000128 2048 120 3280 38400 49.0582 14.3871 204.66 419.523 687.818 687.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1950 6.4e-05 512 300 280 286720 11.9891 6.72973 37.2362 209.782 265.897 266.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1320 0.000128 4096 140 1120 145440 28.4058 1228.28 838.471 2095.2 2095.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 920 3.2e-05 512 270 480 419840 42.3148 13.3747 88.912 419.388 564.232 564.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 6.4e-05 512 310 1040 264960 13.957 6.73178 93.9724 208.999 323.854 324.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 650 6.4e-05 1024 80 2880 259200 25.7538 13.5069 515.45 417.726 972.601 972.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1340 0.000256 1024 170 880 71280 2.92672 3.42221 36.1988 134 176.62 176.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 380 0.000128 2048 120 3280 34560 49.2749 14.3237 151.468 412.756 628.008 628.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1950 6.4e-05 512 300 280 284160 12.0604 6.71958 81.6172 208.953 309.516 309.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1320 0.000128 4096 140 1120 145440 28.3521 1221.02 838.693 2088.11 2088.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 920 3.2e-05 512 270 480 414720 41.524 13.1666 72.343 412.611 539.881 540.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 6.4e-05 512 310 1040 265728 13.9532 6.73792 162.684 209.287 392.85 392.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 650 6.4e-05 1024 80 2880 260352 25.7107 13.5086 912.473 418.346 1370.2 1370.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1340 0.000256 1024 170 880 71424 2.91021 3.41546 63.0487 132.313 201.757 201.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 380 0.000128 2048 120 3280 36864 49.1274 14.3368 283.425 416.311 763.386 763.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1950 6.4e-05 512 300 280 286464 11.9727 6.72358 49.4169 209.234 277.512 277.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1320 0.000128 4096 140 1120 145536 28.3955 581.667 838.094 1448.2 1448.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 920 3.2e-05 512 270 480 417792 41.9045 13.2923 125.345 416.76 597.545 597.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 6.4e-05 512 310 1040 264192 13.8726 6.69242 106.494 208.47 335.718 335.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 650 6.4e-05 1024 80 2880 259584 25.7394 13.4911 594.167 418.732 1052.29 1052.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1340 0.000256 1024 170 880 71232 2.90435 3.41088 41.531 133.045 180.964 181.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 380 0.000128 2048 120 3280 33792 49.2986 14.2631 171.068 412.683 647.495 647.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1950 6.4e-05 512 300 280 285696 11.9836 6.71504 32.5459 209.451 260.856 260.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1320 0.000128 4096 140 1120 145440 28.3887 380.305 838.566 1247.3 1247.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 920 3.2e-05 512 270 480 405504 42.2111 13.1306 80.2025 412.514 548.298 548.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 6.4e-05 512 310 1040 262656 13.8559 6.67766 88.1612 207.468 316.353 316.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 650 6.4e-05 1024 80 2880 258048 25.8049 13.4956 488.415 417.752 945.623 945.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1340 0.000256 1024 170 880 71136 2.90502 3.40998 34.1941 133.704 174.284 174.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 380 0.000128 2048 120 3280 32256 49.2401 14.3068 134.365 408.678 606.773 606.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1950 6.4e-05 512 300 280 285696 11.938 6.70515 29.353 208.966 257.12 257.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1320 0.000128 4096 140 1120 145440 28.3982 1048.91 839.343 1916.7 1916.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 920 3.2e-05 512 270 480 405504 41.558 13.0501 67.0614 408.53 530.44 530.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 6.4e-05 512 310 1040 265216 14.029 6.74102 231.706 209.484 462.154 462.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 650 6.4e-05 1024 80 2880 260736 25.746 13.5309 1322.87 418.699 1781.01 1781.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1340 0.000256 1024 170 880 71456 2.92058 3.42816 91.7235 132.088 230.234 230.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 380 0.000128 2048 120 3280 37632 49.3019 14.489 414.17 418.792 896.943 897.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1950 6.4e-05 512 300 280 285824 12.0144 6.73011 70.7264 209.436 299.069 299.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1320 0.000128 4096 140 1120 145488 28.386 831.066 838.658 1698.16 1698.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 920 3.2e-05 512 270 480 422912 41.8926 13.3801 180.977 418.706 655.201 655.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 6.4e-05 512 310 1040 265216 13.9918 6.73248 149.482 209.531 379.938 380.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 650 6.4e-05 1024 80 2880 259840 25.7414 13.5117 824.791 418.845 1283.05 1283.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1340 0.000256 1024 170 880 71232 2.90886 3.41197 57.4231 133.071 196.888 196.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 380 0.000128 2048 120 3280 35840 48.971 14.3237 249.84 414.344 727.67 727.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1950 6.4e-05 512 300 280 284928 12.009 6.72682 45.5428 209.481 273.924 274.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1320 0.000128 4096 140 1120 145376 28.3873 523.118 838.4 1389.95 1390.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 920 3.2e-05 512 270 480 415744 41.5852 13.1879 115.132 413.94 584.083 584.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 6.4e-05 512 310 1040 263424 14.1061 6.74534 121.084 209.358 351.487 351.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 650 6.4e-05 1024 80 2880 260736 25.7602 13.5284 672.687 418.428 1130.56 1130.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1340 0.000256 1024 170 880 71232 2.92298 3.42758 46.8568 133.052 186.334 186.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 380 0.000128 2048 120 3280 37632 49.3638 14.382 213.209 418.675 695.818 695.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1950 6.4e-05 512 300 280 284928 12.0572 6.73254 37.5353 209.301 265.789 265.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1320 0.000128 4096 140 1120 145320 28.3955 428.951 837.577 1294.97 1295.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 920 3.2e-05 512 270 480 408576 43.3411 13.3693 92.6421 418.359 567.958 568.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 6.4e-05 512 310 1040 264192 13.9904 6.71997 214.644 208.986 444.538 444.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 650 6.4e-05 1024 80 2880 261120 25.6708 13.99 1213.11 419.065 1672 1672.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1340 0.000256 1024 170 880 71296 2.90202 3.41146 85.4075 133.041 224.835 224.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 380 0.000128 2048 120 3280 36864 49.27 14.3537 376.402 417.788 858.002 858.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1950 6.4e-05 512 300 280 286720 11.9714 6.71949 66.4802 209.631 294.961 295.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1320 0.000128 4096 140 1120 145472 28.4011 771.301 837.954 1637.7 1637.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 920 3.2e-05 512 270 480 417792 42.2538 13.3339 167.706 417.784 641.317 641.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 6.4e-05 512 310 1040 262144 14.066 6.72605 136.312 209.154 366.449 366.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 650 6.4e-05 1024 80 2880 260096 25.6542 13.4883 739.45 418.081 1196.84 1196.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1340 0.000256 1024 170 880 71168 2.90598 3.4111 54.4896 132.788 193.666 193.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 380 0.000128 2048 120 3280 36864 49.2725 14.3278 237.674 418.223 719.685 719.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1950 6.4e-05 512 300 280 284672 11.9665 6.71133 43.3967 209.106 271.341 271.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1320 0.000128 4096 140 1120 145408 28.3873 496.88 838.457 1363.77 1363.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 920 3.2e-05 512 270 480 409600 43.0762 13.332 107.153 417.975 581.783 581.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 6.4e-05 512 310 1040 258048 13.9375 6.62829 108.275 206.481 335.513 335.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 650 6.4e-05 1024 80 2880 258048 25.6459 13.4468 603.523 416.813 1059.59 1059.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1340 0.000256 1024 170 880 70656 2.89613 3.40173 43.9664 133.372 183.709 183.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 380 0.000128 2048 120 3280 30720 50.0101 14.3214 162.902 412.966 640.381 640.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1950 6.4e-05 512 300 280 282624 11.9974 6.68778 35.0158 208.495 262.354 262.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1320 0.000128 4096 140 1120 145344 28.3995 401.257 838.619 1268.33 1268.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 920 3.2e-05 512 270 480 393216 43.5148 13.1282 82.7958 412.612 552.285 552.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 6.4e-05 512 310 1040 264960 13.9582 6.73117 226.363 208.789 456.036 456.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 650 6.4e-05 1024 80 2880 260352 25.7881 13.5255 1253.51 418.86 1711.84 1711.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1340 0.000256 1024 170 880 71424 2.92173 3.42413 86.8206 133.118 226.356 226.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 0.000128 2048 120 3280 36864 48.889 14.3012 388.549 414.334 866.259 866.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1950 6.4e-05 512 300 280 286848 11.9959 6.72563 67.9185 209.518 296.321 296.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1320 0.000128 4096 140 1120 145512 28.4188 788.254 838.117 1654.84 1654.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 920 3.2e-05 512 270 480 414720 41.8504 13.2132 173.846 414.208 643.358 643.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 6.4e-05 512 310 1040 262656 13.8561 6.67235 145.611 207.489 373.821 373.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 650 6.4e-05 1024 80 2880 258048 25.8044 13.5866 806.497 417.808 1263.86 1264.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1340 0.000256 1024 170 880 71136 2.90352 3.41568 56.3978 132.666 195.455 195.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 380 0.000128 2048 120 3280 32256 49.2514 14.3724 222.215 408.73 694.762 694.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1950 6.4e-05 512 300 280 285696 11.9231 6.70819 44.5275 208.984 272.309 272.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1320 0.000128 4096 140 1120 145440 28.3955 513.69 838.905 1381.04 1381.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 920 3.2e-05 512 270 480 405504 41.5684 13.0409 109.81 408.461 573.128 573.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 6.4e-05 512 310 1040 262656 14.0952 6.73034 127.615 208.887 357.518 357.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 650 6.4e-05 1024 80 2880 259200 25.7503 13.5225 711.261 417.499 1168.2 1168.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1340 0.000256 1024 170 880 70848 2.91622 3.41811 49.8135 132.659 188.882 188.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 380 0.000128 2048 120 3280 34560 48.7996 14.2295 210.908 408.536 682.656 682.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1950 6.4e-05 512 300 280 283392 12.0656 6.71789 39.0959 208.839 266.88 267.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1320 0.000128 4096 140 1120 145368 28.3976 453.742 838.109 1320.3 1320.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 920 3.2e-05 512 270 480 387072 43.4195 13.0613 92.3737 408.118 557.213 557.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 6.4e-05 512 310 1040 258048 13.6661 6.58979 112.511 204.333 337.296 337.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 650 6.4e-05 1024 80 2880 253440 25.826 13.372 619.531 414.575 1073.46 1073.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1340 0.000256 1024 170 880 70848 2.90202 3.41206 44.1058 132.245 182.734 182.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 380 0.000128 2048 120 3280 27648 48.4699 14.0552 150.965 396.444 610.118 610.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1950 6.4e-05 512 300 280 281088 11.9216 6.64723 34.7652 207.38 260.875 261.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1320 0.000128 4096 140 1120 145152 28.4078 401.932 837.48 1267.86 1267.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 920 3.2e-05 512 270 480 368640 42.5096 12.8106 78.9611 395.884 530.404 530.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 6.4e-05 512 310 1040 266240 13.9886 6.74058 212.02 209.914 442.856 443.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 650 6.4e-05 1024 80 2880 261120 25.6964 13.5726 1173.72 419.44 1632.59 1632.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1340 0.000256 1024 170 880 71200 2.90877 3.41514 81.365 133.142 220.903 220.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 0.000128 2048 120 3280 38400 49.0415 14.3801 380.211 419.561 863.386 863.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1950 6.4e-05 512 300 280 286720 11.9784 6.72858 64.3129 209.813 292.996 293.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1320 0.000128 4096 140 1120 145440 28.3988 741.839 838.563 1608.85 1608.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 920 3.2e-05 512 270 480 419840 42.3023 13.3736 163.926 419.416 639.26 639.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 6.4e-05 512 310 1040 266240 13.9537 6.7344 144.791 209.703 375.374 375.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 650 6.4e-05 1024 80 2880 261120 25.6673 13.5032 797.552 419.142 1256.03 1256.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1340 0.000256 1024 170 880 71040 2.89827 3.40947 55.2717 131.877 193.527 193.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 0.000128 2048 120 3280 35840 48.798 14.3057 241.343 412.502 717.135 717.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1950 6.4e-05 512 300 280 286720 11.9664 6.71427 44.2288 209.828 272.895 273.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1320 0.000128 4096 140 1120 145280 28.3914 502.692 837.332 1368.46 1368.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 920 3.2e-05 512 270 480 409600 41.8729 13.1236 109.782 412.207 577.223 577.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 6.4e-05 512 310 1040 261120 13.8247 6.64099 119.337 206.504 346.502 346.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 650 6.4e-05 1024 80 2880 257280 25.9036 13.5092 660.964 417.997 1118.54 1118.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1340 0.000256 1024 170 880 71040 2.91123 3.41062 46.7053 131.728 184.83 184.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 380 0.000128 2048 120 3280 30720 50.0326 14.3159 174.774 413.071 652.381 652.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1950 6.4e-05 512 300 280 284160 11.9993 6.71389 37.0508 209.03 264.952 265.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1320 0.000128 4096 140 1120 145200 28.3894 420.25 838.076 1286.76 1286.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 920 3.2e-05 512 270 480 399360 42.9725 13.1465 89.959 412.61 558.929 559.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 6.4e-05 512 310 1040 256000 14.0606 6.63667 112.257 206.386 339.532 339.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 650 6.4e-05 1024 80 2880 256000 25.4657 13.3304 632.111 412.499 1083.57 1083.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1340 0.000256 1024 170 880 70400 2.89734 3.40544 45.1212 132.554 184.048 184.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 380 0.000128 2048 120 3280 30720 50.0053 14.2753 173.679 412.948 651.097 651.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1950 6.4e-05 512 300 280 281600 11.7934 6.61994 35.4751 206.34 260.39 260.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1320 0.000128 4096 140 1120 144960 28.3833 419.777 836.502 1284.71 1284.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 920 3.2e-05 512 270 480 409600 41.9423 13.1318 89.0784 412.322 556.716 556.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 6.4e-05 512 310 1040 264192 13.8776 6.70013 197.114 208.469 426.353 426.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 650 6.4e-05 1024 80 2880 259584 25.7408 14.2703 1087.72 418.721 1546.61 1546.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1340 0.000256 1024 170 880 71232 2.90541 3.41011 76.0785 133.083 215.545 215.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 0.000128 2048 120 3280 33792 49.2921 14.2954 315.009 412.685 791.468 791.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1950 6.4e-05 512 300 280 285696 11.977 6.70934 60.2432 209.447 288.534 288.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1320 0.000128 4096 140 1120 145440 28.3976 704.17 838.889 1571.51 1571.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 920 3.2e-05 512 270 480 405504 42.1973 13.1267 148.258 412.624 616.438 616.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 6.4e-05 512 310 1040 258048 13.9385 6.64102 137.009 206.298 364.079 364.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 650 6.4e-05 1024 80 2880 258048 25.6488 13.4471 775.234 416.433 1230.92 1231.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1340 0.000256 1024 170 880 70656 2.89568 3.40173 54.5036 132.219 193.092 193.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 0.000128 2048 120 3280 30720 49.9764 14.2703 205.112 412.594 682.134 682.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1950 6.4e-05 512 300 280 282624 11.9932 6.69059 42.8043 208.304 269.953 270.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1320 0.000128 4096 140 1120 145344 28.393 498.366 837.843 1364.64 1364.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 920 3.2e-05 512 270 480 393216 43.498 13.1296 102.739 412.229 571.832 572.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 6.4e-05 512 310 1040 258048 13.6685 6.58899 114.41 204.311 339.17 339.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 650 6.4e-05 1024 80 2880 253440 25.823 13.3714 630.513 414.531 1084.4 1084.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1340 0.000256 1024 170 880 70848 2.90179 3.41139 44.9289 133.277 184.59 184.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 380 0.000128 2048 120 3280 27648 48.4496 14.1245 154.007 396.393 613.161 613.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1950 6.4e-05 512 300 280 281088 11.927 6.65197 35.251 207.351 261.346 261.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1320 0.000128 4096 140 1120 145152 28.3853 408.965 837.388 1274.78 1274.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 920 3.2e-05 512 270 480 368640 42.5053 12.8142 80.2274 395.841 531.634 531.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 6.4e-05 512 310 1040 258048 13.9593 6.64371 107.615 206.616 335.027 335.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 650 6.4e-05 1024 80 2880 251904 25.7811 14.0145 590.829 412.963 1043.75 1043.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1340 0.000256 1024 170 880 70656 2.90202 3.40992 42.6764 131.852 180.913 180.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 380 0.000128 2048 120 3280 24576 49.2785 14.0907 129.509 397.004 590.068 590.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1950 6.4e-05 512 300 280 276480 12.0135 6.62448 32.5084 206.57 257.873 258.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1320 0.000128 4096 140 1120 145152 28.3935 385.037 838.631 1252.11 1252.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 920 3.2e-05 512 270 480 344064 44.9641 12.8239 70.8367 396.255 525.124 525.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 6.4e-05 512 310 1040 262400 14.049 6.71741 203.12 208.556 432.634 432.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 650 6.4e-05 1024 80 2880 260800 25.7582 13.6015 1145.97 418.985 1604.47 1604.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1340 0.000256 1024 170 880 71400 2.92227 3.41811 79.8221 134.197 220.43 220.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 0.000128 2048 120 3280 35200 49.0863 14.4077 339.862 412.704 816.241 816.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1950 6.4e-05 512 300 280 286400 12.0115 6.73219 63.0264 209.587 291.519 291.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1320 0.000128 4096 140 1120 145400 28.4058 723.887 838.369 1590.71 1590.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 920 3.2e-05 512 270 480 409600 41.9988 13.1685 156.813 413.229 625.454 625.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 6.4e-05 512 310 1040 256000 14.0863 6.64576 135.971 206.297 363.193 363.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 650 6.4e-05 1024 80 2880 259200 25.6832 13.4902 777.514 416.615 1233.46 1233.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1340 0.000256 1024 170 880 70800 2.90621 3.41661 54.0582 133.364 193.817 193.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 0.000128 2048 120 3280 32000 49.8934 14.3394 212.293 412.605 689.315 689.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1950 6.4e-05 512 300 280 284800 11.97 6.7072 42.7296 208.397 269.965 270.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1320 0.000128 4096 140 1120 145200 28.3399 492.151 837.1 1357.64 1357.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 920 3.2e-05 512 270 480 409600 42.0032 13.1586 106.609 412.222 574.234 574.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 6.4e-05 512 310 1040 259200 13.9676 6.65117 118.705 206.373 345.883 346.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 650 6.4e-05 1024 80 2880 259200 25.9804 13.5324 671.581 418.906 1130.16 1130.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1340 0.000256 1024 170 880 70800 2.9184 3.41203 46.9822 132.56 185.945 186.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 380 0.000128 2048 120 3280 28800 50.7882 14.3378 166.877 412.888 645.077 645.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1950 6.4e-05 512 300 280 283200 12.1749 6.73187 37.2251 209.541 265.831 265.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1320 0.000128 4096 140 1120 145200 28.3967 436.81 837.692 1302.95 1303.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 920 3.2e-05 512 270 480 384000 44.5346 13.1726 86.9436 412.306 557.195 557.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 6.4e-05 512 310 1040 256000 14.0635 6.64189 108.454 206.436 335.787 335.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 650 6.4e-05 1024 80 2880 256000 25.4818 13.413 611.185 412.597 1062.84 1062.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1340 0.000256 1024 170 880 70400 2.91226 3.41338 42.8534 131.813 181.063 181.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 380 0.000128 2048 120 3280 25600 51.3144 14.2725 137.623 413.149 616.545 616.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1950 6.4e-05 512 300 280 281600 11.8169 6.63347 34.0618 206.393 259.063 259.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1320 0.000128 4096 140 1120 144800 28.3898 391.961 836.051 1256.45 1256.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 920 3.2e-05 512 270 480 409600 41.9627 13.1474 85.546 412.359 553.257 553.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 6.4e-05 512 310 1008 268288 13.8465 6.73197 165.333 209.777 395.882 396.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 650 6.4e-05 1024 80 2880 261120 25.6457 13.5148 937.345 419.273 1395.94 1396.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1340 0.000256 1024 170 864 71552 2.90861 3.41706 63.809 132.478 202.685 202.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 380 0.000128 2048 120 3312 34816 49.6296 14.3278 277.51 417.956 759.61 759.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1950 6.4e-05 512 300 288 283136 12.1274 6.71334 54.7055 209.724 283.433 283.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1320 0.000128 4096 140 1152 145248 28.4246 1281.97 838.845 2149.29 2149.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 920 3.2e-05 512 270 480 430080 41.0263 13.3263 132.641 431.096 618.334 618.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 6.4e-05 512 310 1008 266240 13.853 6.72768 106.82 209.318 336.907 337.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 650 6.4e-05 1024 80 2880 261120 25.6786 13.7686 609.04 419.413 1068.06 1068.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1340 0.000256 1024 170 864 71424 2.90646 3.41219 41.7611 133.124 181.277 181.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 380 0.000128 2048 120 3312 34816 49.7006 14.3906 179.781 418.139 662.196 662.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1950 6.4e-05 512 300 288 282624 12.1866 6.71539 79.8877 209.796 308.748 308.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1320 0.000128 4096 140 1152 145216 28.4462 1280.01 838.922 2147.42 2147.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 920 3.2e-05 512 270 480 425984 41.3946 13.3238 85.1781 418.083 558.22 558.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 6.4e-05 512 310 1008 264192 13.8707 6.69654 87.6919 208.379 316.828 316.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 650 6.4e-05 1024 80 2880 259584 25.7356 13.4943 500.327 418.444 958.163 958.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1340 0.000256 1024 170 864 71424 2.90202 3.41197 34.412 132.964 173.763 173.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 380 0.000128 2048 120 3312 30720 49.9284 14.4097 131.715 412.401 608.641 608.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1950 6.4e-05 512 300 288 282624 12.1454 6.71322 79.3979 209.306 307.732 307.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1320 0.000128 4096 140 1152 145152 28.4226 1280.58 838.081 2147.13 2147.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 920 3.2e-05 512 270 480 417792 41.1041 13.132 68.8249 412.239 535.546 535.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 6.4e-05 512 310 1008 267520 13.92 6.74902 160.212 209.774 390.846 390.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 650 6.4e-05 1024 80 2880 261120 25.7576 13.5276 916.128 419.267 1374.85 1375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1340 0.000256 1024 170 864 71520 2.91888 3.42838 61.7563 134.517 202.692 202.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 380 0.000128 2048 120 3312 35840 49.7791 14.4817 277.548 419.334 761.332 761.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1950 6.4e-05 512 300 288 282880 12.1726 6.72973 49.5968 209.719 278.382 278.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1320 0.000128 4096 140 1152 145240 28.4324 1086.27 838.686 1953.43 1953.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 920 3.2e-05 512 270 480 430080 41.331 13.3783 128.089 419.388 602.429 602.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 6.4e-05 512 310 1008 266240 13.9629 6.73997 104.747 209.618 335.257 335.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 650 6.4e-05 1024 80 2880 261120 25.6994 13.5151 599.83 418.969 1058.17 1058.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1340 0.000256 1024 170 864 71360 2.90816 3.41443 40.8805 131.977 179.251 179.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 380 0.000128 2048 120 3312 35840 49.6891 14.3688 182.696 419.087 666.023 666.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1950 6.4e-05 512 300 288 282880 12.1383 6.72131 35.1349 209.566 263.722 263.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1320 0.000128 4096 140 1152 145200 28.4386 1085.42 837.96 1951.87 1951.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 920 3.2e-05 512 270 480 430080 41.2842 13.3683 84.2191 419.059 558.168 558.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 6.4e-05 512 310 1008 264960 13.9497 6.72774 86.8134 208.973 316.656 316.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 650 6.4e-05 1024 80 2880 259200 25.7524 13.5117 489.979 417.681 947.087 947.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1340 0.000256 1024 170 864 71280 2.92659 3.42426 33.5254 132.931 172.883 172.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 380 0.000128 2048 120 3312 30720 50.117 14.3036 128.087 412.697 605.397 605.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1950 6.4e-05 512 300 288 280320 12.1929 6.71744 29.7582 208.923 257.755 257.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1320 0.000128 4096 140 1152 145080 28.4171 1081.81 838.292 1948.57 1948.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 920 3.2e-05 512 270 480 414720 41.5312 13.1584 67.9593 412.477 535.377 535.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 6.4e-05 512 310 1008 267264 13.89 6.73862 221.12 209.293 451.235 451.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 650 6.4e-05 1024 80 2880 260352 25.6967 13.7255 1291.81 418.307 1749.71 1749.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1340 0.000256 1024 170 864 71520 2.91213 3.41373 87.9677 133.014 227.381 227.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 0.000128 2048 120 3312 33792 49.8004 14.346 365.399 416.327 846.055 846.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1950 6.4e-05 512 300 288 282624 12.123 6.7223 68.423 209.242 296.671 296.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1320 0.000128 4096 140 1152 145200 28.4424 825.16 837.954 1691.6 1691.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 920 3.2e-05 512 270 480 423936 41.2798 13.2936 173.939 416.244 645.002 645.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 6.4e-05 512 310 1008 264192 13.8701 6.7031 141.686 208.485 370.933 371.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 650 6.4e-05 1024 80 2880 259584 25.7426 13.4951 803.417 418.764 1261.58 1261.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1340 0.000256 1024 170 864 71424 2.90611 3.40669 54.9264 133.055 194.365 194.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 380 0.000128 2048 120 3312 30720 49.9055 14.2663 209.674 412.734 686.764 686.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1950 6.4e-05 512 300 288 282624 12.0968 6.71366 44.474 209.468 272.915 273.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1320 0.000128 4096 140 1152 145152 28.4204 518.206 838.745 1385.42 1385.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 920 3.2e-05 512 270 480 417792 41.1183 13.1332 110.838 412.847 578.176 578.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 6.4e-05 512 310 1008 262656 13.8529 6.67238 114.762 207.293 342.773 342.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 650 6.4e-05 1024 80 2880 258048 25.8219 13.4972 647.142 417.401 1104.02 1104.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1340 0.000256 1024 170 864 71136 2.90662 3.41302 44.4497 133.621 184.459 184.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 380 0.000128 2048 120 3312 27648 50.2971 14.2117 152.635 408.336 625.664 625.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1950 6.4e-05 512 300 288 281088 12.1228 6.7113 40.3922 208.787 268.173 268.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1320 0.000128 4096 140 1152 145008 28.4194 1527.97 837.586 2394.02 2394.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 920 3.2e-05 512 270 480 405504 41.5581 13.0498 88.3139 408.212 551.369 551.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 6.4e-05 512 310 1008 258048 13.9389 6.62982 95.2541 206.298 322.316 322.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 650 6.4e-05 1024 80 2880 258048 25.647 13.4492 546.218 416.618 1002.09 1002.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1340 0.000256 1024 170 864 71040 2.89517 3.40384 37.5698 133.283 177.223 177.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 380 0.000128 2048 120 3312 30720 49.9886 14.3422 144.41 412.586 621.513 621.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1950 6.4e-05 512 300 288 279552 12.1261 6.68429 34.772 208.311 262.059 262.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1320 0.000128 4096 140 1152 144960 28.4324 1528.66 837.438 2394.58 2394.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 920 3.2e-05 512 270 480 417792 41.1552 13.1309 76.5816 412.342 543.448 543.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 6.4e-05 512 310 1008 267008 13.9333 6.73984 206.477 209.447 436.789 436.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 650 6.4e-05 1024 80 2880 259840 25.8073 14.078 1193.29 418.614 1651.95 1652.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1340 0.000256 1024 170 864 71456 2.91997 3.42237 81.1393 133.12 220.674 220.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 0.000128 2048 120 3312 34048 50.1148 14.3855 339.671 418.771 823.132 823.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1950 6.4e-05 512 300 288 282240 12.1616 6.72922 64.1557 209.405 292.611 292.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1320 0.000128 4096 140 1152 145208 28.4365 763.147 838.625 1630.25 1630.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 920 3.2e-05 512 270 480 430080 41.2687 13.3764 164.978 418.616 638.48 638.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 6.4e-05 512 310 1008 265216 13.989 6.73501 134.281 209.488 364.68 364.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 650 6.4e-05 1024 80 2880 259840 25.7361 13.5155 752.038 418.697 1210.15 1210.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1340 0.000256 1024 170 864 71232 2.90851 3.41408 51.2778 133.048 190.721 190.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 380 0.000128 2048 120 3312 32256 49.8274 14.4736 204.914 414.049 683.447 683.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1950 6.4e-05 512 300 288 281344 12.1725 6.72035 42.0491 209.432 270.538 270.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1320 0.000128 4096 140 1152 145152 28.4309 487.685 838.638 1354.8 1354.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 920 3.2e-05 512 270 480 415744 41.5733 13.185 104.818 413.851 573.67 573.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 6.4e-05 512 310 1008 263424 14.0985 6.74202 108.719 209.543 339.29 339.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 650 6.4e-05 1024 80 2880 258048 26.0337 13.527 610.722 418.823 1069.26 1069.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1340 0.000256 1024 170 864 71232 2.92282 3.4263 42.1233 133.142 181.684 181.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 380 0.000128 2048 120 3312 32256 50.5923 14.378 168.368 419.059 652.581 652.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1950 6.4e-05 512 300 288 282240 12.1756 6.72973 34.7149 209.491 263.271 263.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1320 0.000128 4096 140 1152 144984 28.4247 401.213 838.144 1267.83 1267.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 920 3.2e-05 512 270 480 430080 41.2772 13.3818 88.187 418.744 561.827 562.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 6.4e-05 512 310 1008 258048 14.0443 6.64995 95.9949 207.159 324.044 324.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 650 6.4e-05 1024 80 2880 258048 25.9294 13.5004 550.161 418.852 1008.6 1008.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1340 0.000256 1024 170 864 70784 2.89971 3.40294 37.7114 132.647 176.732 176.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 380 0.000128 2048 120 3312 28672 49.3859 14.2177 135.618 404.789 604.2 604.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1950 6.4e-05 512 300 288 279552 12.2348 6.72054 31.1098 209.509 259.74 259.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1320 0.000128 4096 140 1152 144928 28.414 364.696 838.053 1231.21 1231.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 920 3.2e-05 512 270 480 401408 41.1884 13.0317 74.744 404.306 533.504 533.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 6.4e-05 512 310 1008 266240 13.8916 6.72573 200.801 209.156 430.764 430.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 650 6.4e-05 1024 80 2880 261120 25.6714 14.8767 1125.71 419.421 1585.84 1585.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1340 0.000256 1024 170 864 71424 2.9136 3.41114 78.4024 133.12 217.918 217.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 0.000128 2048 120 3312 34816 49.725 14.3632 331.871 418.138 814.287 814.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1950 6.4e-05 512 300 288 282624 12.1533 6.7143 63.4923 209.797 292.324 292.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1320 0.000128 4096 140 1152 145216 28.463 740.094 838.998 1607.6 1607.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 920 3.2e-05 512 270 480 425984 41.4303 13.3321 162.166 418.031 635.207 635.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 6.4e-05 512 310 1008 266240 13.873 6.72358 130.049 209 359.84 359.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 650 6.4e-05 1024 80 2880 260096 25.6519 13.482 714.988 417.728 1172.01 1172.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1340 0.000256 1024 170 864 71168 2.89606 3.40992 50.9886 132.71 190.076 190.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 380 0.000128 2048 120 3312 32768 50.1991 14.3517 202.224 417.913 684.869 685.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1950 6.4e-05 512 300 288 280576 12.148 6.70778 40.7536 208.951 268.724 268.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1320 0.000128 4096 140 1152 145152 28.4323 482.819 838.114 1349.41 1349.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 920 3.2e-05 512 270 480 425984 41.4152 13.3288 103.474 417.674 576.129 576.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 6.4e-05 512 310 1008 258048 13.9489 6.63046 102.701 206.47 329.938 330.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 650 6.4e-05 1024 80 2880 258048 25.6459 13.4468 575.584 416.795 1031.64 1031.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1340 0.000256 1024 170 864 71040 2.89878 3.40416 42.6698 132.314 181.359 181.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 380 0.000128 2048 120 3312 30720 49.9713 14.2909 158.764 412.93 636.146 636.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1950 6.4e-05 512 300 288 279552 12.1228 6.6807 34.407 208.48 261.851 261.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1320 0.000128 4096 140 1152 144960 28.4214 406.201 838.153 1272.82 1272.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 920 3.2e-05 512 270 480 417792 41.1548 13.1255 85.3111 413.061 552.888 553.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 6.4e-05 512 310 1008 262144 14.0827 6.72346 91.6425 209.091 321.728 321.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 650 6.4e-05 1024 80 2880 258048 25.8731 13.4892 508.314 417.892 965.728 965.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1340 0.000256 1024 170 864 71168 2.90842 3.41165 37.7688 132.917 177.075 177.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 380 0.000128 2048 120 3312 32768 50.2504 14.3354 149.12 418.25 632.141 632.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1950 6.4e-05 512 300 288 278528 12.2405 6.70925 29.8911 209.039 258.041 258.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1320 0.000128 4096 140 1152 144896 28.4221 358.029 837.613 1224.11 1224.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 920 3.2e-05 512 270 480 425984 41.4264 13.3263 76.7477 417.757 549.497 549.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 6.4e-05 512 310 1008 267264 13.8654 6.73069 198.007 208.989 427.793 427.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 650 6.4e-05 1024 80 2880 260352 25.7916 13.525 1109.67 419.249 1568.4 1568.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1340 0.000256 1024 170 864 71424 2.92378 3.42426 76.0066 132.173 214.601 214.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 0.000128 2048 120 3312 32256 49.9851 14.3202 306.591 414.724 785.815 785.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1950 6.4e-05 512 300 288 282240 12.2038 6.73485 61.4981 209.712 290.313 290.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1320 0.000128 4096 140 1152 145152 28.4223 727.581 838.657 1594.71 1594.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 920 3.2e-05 512 270 480 423936 40.9853 13.2157 156.682 414.691 625.824 626.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 6.4e-05 512 310 1008 262656 13.8614 6.67462 136.051 207.495 364.272 364.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 650 6.4e-05 1024 80 2880 258048 25.8155 13.4985 773.592 417.802 1230.87 1231.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1340 0.000256 1024 170 864 71136 2.90291 3.40947 53.1854 133.717 193.286 193.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 380 0.000128 2048 120 3312 27648 50.2973 14.1976 183.634 408.837 657.151 657.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1950 6.4e-05 512 300 288 281088 12.1164 6.7113 42.6519 208.986 270.628 270.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1320 0.000128 4096 140 1152 145008 28.4369 502.933 838.243 1369.66 1369.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 920 3.2e-05 512 270 480 405504 41.5611 13.0499 104.15 408.466 567.466 567.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 6.4e-05 512 310 1008 262656 14.0879 6.73149 115.38 208.889 345.275 345.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 650 6.4e-05 1024 80 2880 259200 25.75 13.507 658.728 417.504 1115.65 1115.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1340 0.000256 1024 170 864 70848 2.91549 3.41654 44.9927 132.665 184.062 184.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 380 0.000128 2048 120 3312 27648 50.4512 14.207 156.265 408.601 629.715 629.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1950 6.4e-05 512 300 288 279936 12.2178 6.72138 36.4544 208.84 264.395 264.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1320 0.000128 4096 140 1152 144936 28.4075 426.118 837.455 1292.03 1292.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 920 3.2e-05 512 270 480 414720 40.7493 13.058 90.9325 408.123 553.101 553.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 6.4e-05 512 310 1008 258048 13.6764 6.59101 112.535 204.332 337.33 337.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 650 6.4e-05 1024 80 2880 253440 25.8172 13.3734 641.061 414.569 1094.97 1095.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1340 0.000256 1024 170 864 70848 2.9055 3.40803 45.2484 133.292 184.927 185.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 380 0.000128 2048 120 3312 18432 50.6209 14.25 105.979 396.434 567.468 567.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1950 6.4e-05 512 300 288 276480 12.1276 6.65078 35.8673 207.37 262.176 262.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1320 0.000128 4096 140 1152 144864 28.4368 428.941 837.547 1294.97 1295.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 920 3.2e-05 512 270 480 368640 42.5 12.8157 80.2151 395.866 531.638 531.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 6.4e-05 512 310 1008 266240 13.9699 6.73971 194.372 209.601 424.876 425.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 650 6.4e-05 1024 80 2880 261120 25.6994 13.5127 1099.38 418.938 1557.7 1557.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1340 0.000256 1024 170 864 71360 2.91021 3.41606 75.097 133.014 214.508 214.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 0.000128 2048 120 3312 35840 49.7087 14.4176 337.208 419.053 820.578 820.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1950 6.4e-05 512 300 288 282880 12.1444 6.72358 60.6741 209.558 289.259 289.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1320 0.000128 4096 140 1152 145200 28.4406 722.551 837.91 1588.95 1589.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 920 3.2e-05 512 270 480 430080 41.2631 13.3779 155.921 419.018 629.821 630.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 6.4e-05 512 310 1008 266240 13.9448 6.72973 139.091 209.885 369.841 369.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 650 6.4e-05 1024 80 2880 261120 25.6548 13.4981 793.007 419.497 1251.82 1251.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1340 0.000256 1024 170 864 71040 2.89997 3.40992 54.2223 134.073 194.676 194.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 0.000128 2048 120 3312 30720 49.932 14.2502 207.574 412.852 684.793 684.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1950 6.4e-05 512 300 288 281600 12.1675 6.7137 43.4689 209.834 272.343 272.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1320 0.000128 4096 140 1152 145120 28.4408 513.223 838.82 1380.53 1380.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 920 3.2e-05 512 270 480 409600 41.8881 13.1299 106.525 412.551 574.336 574.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 6.4e-05 512 310 1008 261120 13.8087 6.64464 113.975 206.524 341.146 341.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 650 6.4e-05 1024 80 2880 257280 25.9151 13.4956 648.748 417.927 1106.25 1106.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1340 0.000256 1024 170 864 71040 2.90816 3.41379 44.7902 132.801 183.988 184.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 380 0.000128 2048 120 3312 30720 50.0436 14.3676 172.171 413.118 649.89 650.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1950 6.4e-05 512 300 288 280320 12.1671 6.71744 36.0744 209.055 264.177 264.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1320 0.000128 4096 140 1152 144960 28.4157 422.012 838.489 1288.96 1289.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 920 3.2e-05 512 270 480 399360 42.9848 13.1444 86.8686 412.648 555.888 556.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 6.4e-05 512 310 1008 256000 14.0599 6.63744 104.378 206.415 331.69 331.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 650 6.4e-05 1024 80 2880 256000 25.4622 13.3278 603.552 412.552 1055.06 1055.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1340 0.000256 1024 170 864 70400 2.89792 3.408 42.0992 131.524 180.001 180.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 380 0.000128 2048 120 3312 30720 50.0276 14.2848 162.943 412.996 640.438 640.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1950 6.4e-05 512 300 288 276480 12.0038 6.63421 33.2318 206.364 258.397 258.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1320 0.000128 4096 140 1152 144960 28.4342 395.131 838.254 1261.87 1261.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 920 3.2e-05 512 270 480 409600 41.9406 13.1299 83.1081 412.383 550.801 550.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 6.4e-05 512 310 1050 266240 13.9451 6.72685 178.5 209.796 409.157 409.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 650 6.4e-05 1024 80 2850 260096 25.7597 13.4975 963.4 419.328 1422.15 1422.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1340 0.000256 1024 170 900 71296 2.9081 3.4168 69.4195 133.856 209.672 209.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 380 0.000128 2048 120 3300 34816 49.6413 14.3733 289.999 418.012 772.217 772.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1950 6.4e-05 512 300 250 282112 12.1562 6.71626 52.0238 209.749 280.809 280.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1320 0.000128 4096 140 1150 145248 28.4435 1209.65 838.704 2076.85 2076.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 920 3.2e-05 512 270 500 425984 41.3462 13.321 141.174 418.14 614.227 614.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 6.4e-05 512 310 1050 264192 13.9755 6.72154 114.701 209.013 344.609 344.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 650 6.4e-05 1024 80 2850 260096 25.7998 13.5365 623.799 419.017 1082.32 1082.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1340 0.000256 1024 170 900 71168 2.90755 3.41322 44.5964 132.373 183.363 183.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 380 0.000128 2048 120 3300 34816 49.7351 14.3424 185.083 417.754 667.11 667.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1950 6.4e-05 512 300 250 281600 12.2484 6.71539 72.6191 209.597 301.35 301.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1320 0.000128 4096 140 1150 145216 28.4352 1210.29 838.017 2076.79 2076.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 920 3.2e-05 512 270 500 425984 41.434 13.3269 92.0208 417.65 564.68 564.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 6.4e-05 512 310 1050 264192 13.8683 6.69462 94.8824 208.489 324.12 324.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 650 6.4e-05 1024 80 2850 259584 25.7368 14.8469 512.46 418.777 971.986 972.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1340 0.000256 1024 170 900 71040 2.90406 3.40835 36.73 132.353 175.468 175.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 380 0.000128 2048 120 3300 30720 49.9371 14.561 135.268 412.716 612.673 612.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1950 6.4e-05 512 300 250 281088 12.2156 6.71354 71.4155 209.474 299.985 300.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1320 0.000128 4096 140 1150 145152 28.429 1208.9 838.635 2076.01 2076.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 920 3.2e-05 512 270 500 417792 41.1266 13.125 74.5572 412.564 541.61 541.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 6.4e-05 512 310 1050 266240 14.0081 6.74352 167.736 209.62 398.313 398.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 650 6.4e-05 1024 80 2850 259840 25.9247 13.6429 913.331 418.963 1372.02 1372.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1340 0.000256 1024 170 900 71280 2.91776 3.4303 64.8028 133.786 205.007 205.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 380 0.000128 2048 120 3300 34560 50.0808 14.3995 268.817 419.029 752.511 752.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1950 6.4e-05 512 300 250 282240 12.1875 6.73318 45.5496 209.569 274.197 274.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1320 0.000128 4096 140 1150 145240 28.4365 1086.35 837.954 1952.79 1952.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 920 3.2e-05 512 270 500 424960 41.8149 13.3837 132.717 419.079 607.234 607.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 6.4e-05 512 310 1050 266240 13.9687 6.73792 108.123 209.69 338.708 338.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 650 6.4e-05 1024 80 2850 259840 25.8583 13.5188 586.182 419.102 1044.82 1044.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1340 0.000256 1024 170 900 71040 2.90845 3.41459 41.8756 132.364 180.637 180.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 380 0.000128 2048 120 3300 33280 50.2514 14.3867 166.921 419.225 650.972 651.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1950 6.4e-05 512 300 250 281600 12.2067 6.7265 32.0248 209.636 260.759 260.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1320 0.000128 4096 140 1150 145200 28.4371 1085.85 838.137 1952.47 1952.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 920 3.2e-05 512 270 500 419840 42.2997 13.3843 84.7181 419.223 559.863 560.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 6.4e-05 512 310 1050 264960 13.9509 6.72608 90.7606 209.017 320.648 320.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 650 6.4e-05 1024 80 2850 257280 25.9706 13.5467 486.14 417.779 943.592 943.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1340 0.000256 1024 170 900 71040 2.91952 3.42637 35.0502 132.258 173.724 173.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 380 0.000128 2048 120 3300 30720 50.1187 14.2888 129.042 412.791 606.427 606.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1950 6.4e-05 512 300 250 280320 12.2002 6.71933 27.5674 208.971 255.619 255.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1320 0.000128 4096 140 1150 145080 28.4137 1082.7 838.378 1949.54 1949.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 920 3.2e-05 512 270 500 414720 41.5622 13.154 71.1671 412.637 538.762 538.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 6.4e-05 512 310 1050 266240 13.9424 6.72906 78.384 209.763 309.009 309.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 650 6.4e-05 1024 80 2850 258560 25.9832 13.4975 418.194 419.146 876.98 877.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1340 0.000256 1024 170 900 70720 2.90368 3.40979 30.2002 132.241 168.828 168.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 380 0.000128 2048 120 3300 30720 49.9403 14.2629 112.092 412.513 588.992 589.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1950 6.4e-05 512 300 250 281600 12.2359 6.71914 63.362 209.659 292.14 292.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1320 0.000128 4096 140 1150 145120 28.4368 1084.06 837.998 1950.54 1950.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 920 3.2e-05 512 270 500 409600 41.8943 13.1283 60.0236 412.209 527.494 527.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 6.4e-05 512 310 1050 265728 13.9569 6.73997 225.341 209.492 455.722 455.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 650 6.4e-05 1024 80 2850 259584 25.7534 13.5127 1257.33 418.703 1715.46 1715.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1340 0.000256 1024 170 900 71232 2.90611 3.4136 89.6683 133.475 229.538 229.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 380 0.000128 2048 120 3300 33792 49.7908 14.3498 358.548 416.728 839.602 839.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1950 6.4e-05 512 300 250 281088 12.1918 6.72128 61.3159 209.442 289.837 289.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1320 0.000128 4096 140 1150 145248 28.4467 810.597 838.911 1678 1678.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 920 3.2e-05 512 270 500 423936 41.2862 13.2992 177.732 416.645 649.207 649.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 6.4e-05 512 310 1050 264192 13.8786 6.69674 143.555 208.29 372.613 372.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 650 6.4e-05 1024 80 2850 259584 25.7417 13.4943 777.486 418.371 1235.26 1235.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1340 0.000256 1024 170 900 71040 2.90592 3.41373 55.5745 131.208 193.174 193.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 380 0.000128 2048 120 3300 30720 49.9352 14.2991 204.54 412.339 681.303 681.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1950 6.4e-05 512 300 250 281088 12.1683 6.71949 39.5539 209.266 267.875 268.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1320 0.000128 4096 140 1150 145152 28.4078 504.696 837.829 1370.98 1371.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 920 3.2e-05 512 270 500 417792 41.0994 13.1232 112.005 412.156 578.628 578.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 6.4e-05 512 310 1050 262656 13.8607 6.67872 116.809 207.545 345.086 345.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 650 6.4e-05 1024 80 2850 258048 25.8068 13.4947 630.769 417.794 1088.03 1088.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1340 0.000256 1024 170 900 70848 2.90579 3.40858 45.4735 131.98 183.839 183.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 380 0.000128 2048 120 3300 27648 50.2988 14.293 151.096 408.739 624.611 624.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1950 6.4e-05 512 300 250 278784 12.2154 6.7088 32.099 208.993 260.176 260.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1320 0.000128 4096 140 1150 145152 28.4366 1525 838.904 2392.39 2392.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 920 3.2e-05 512 270 500 405504 41.5555 13.0481 89.4959 408.575 552.917 553.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 6.4e-05 512 310 1050 258048 13.9423 6.63395 97.9923 206.33 325.093 325.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 650 6.4e-05 1024 80 2850 258048 25.6527 13.4517 536.711 416.499 992.472 992.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1340 0.000256 1024 170 900 70656 2.89235 3.40426 38.556 131.553 176.476 176.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 380 0.000128 2048 120 3300 30720 49.9849 14.2801 142.706 412.664 619.824 619.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1950 6.4e-05 512 300 250 279552 12.1292 6.69286 31.9138 208.344 259.241 259.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1320 0.000128 4096 140 1150 144960 28.4249 1531.31 837.459 2397.24 2397.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 920 3.2e-05 512 270 500 417792 41.1599 13.1279 78.5626 412.417 545.504 545.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 6.4e-05 512 310 1050 265216 14.0313 6.74602 207.297 209.471 437.74 437.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 650 6.4e-05 1024 80 2850 258944 25.9162 13.5249 1154.79 418.664 1613.05 1613.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1340 0.000256 1024 170 900 71232 2.9225 3.4263 82.3732 131.394 220.187 220.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 380 0.000128 2048 120 3300 34048 50.1531 14.3916 330.457 418.755 813.947 814.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1950 6.4e-05 512 300 250 281344 12.2118 6.73334 56.9654 209.432 285.506 285.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1320 0.000128 4096 140 1150 145208 28.4319 746.59 838.612 1613.68 1613.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 920 3.2e-05 512 270 500 422912 41.8918 13.3765 163.53 418.665 637.701 637.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 6.4e-05 512 310 1050 265216 13.9933 6.73382 137.462 209.512 367.892 368.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 650 6.4e-05 1024 80 2850 258048 25.9545 13.5095 728.694 418.808 1187.13 1187.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1340 0.000256 1024 170 900 71008 2.91053 3.41235 52.1891 131.321 189.905 189.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 380 0.000128 2048 120 3300 32256 49.8701 14.2911 200.747 414.099 679.197 679.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1950 6.4e-05 512 300 250 281344 12.1819 6.7184 37.8798 209.462 266.402 266.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1320 0.000128 4096 140 1150 145152 28.4238 476.904 838.644 1344.01 1344.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 920 3.2e-05 512 270 500 415744 41.5708 13.1871 107.048 413.901 575.944 576.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 6.4e-05 512 310 1050 263424 14.1103 6.74608 110.793 209.571 341.417 341.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 650 6.4e-05 1024 80 2850 258048 26.0267 13.524 595.436 418.872 1054.02 1054.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1340 0.000256 1024 170 900 70896 2.9225 3.42294 42.7274 132.455 181.599 181.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 380 0.000128 2048 120 3300 32256 50.5729 14.4038 165.171 419.106 649.441 649.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1950 6.4e-05 512 300 250 279552 12.2876 6.72893 30.9174 209.523 259.622 259.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1320 0.000128 4096 140 1150 144984 28.4303 393.411 838.131 1260.02 1260.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 920 3.2e-05 512 270 500 408576 43.3184 13.3729 85.2009 418.811 560.949 561.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 6.4e-05 512 310 1050 258048 14.0346 6.6519 97.5819 207.034 325.495 325.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 650 6.4e-05 1024 80 2850 258048 25.951 13.4955 534.227 418.479 992.313 992.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1340 0.000256 1024 170 900 70336 2.89933 3.40582 38.4205 131.92 176.717 176.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 380 0.000128 2048 120 3300 28672 49.4017 14.2132 132.798 404.377 600.974 601.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1950 6.4e-05 512 300 250 279552 12.2432 6.71542 27.6063 209.33 256.057 256.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1320 0.000128 4096 140 1150 144928 28.432 352.991 837.18 1218.65 1218.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 920 3.2e-05 512 270 500 401408 41.185 13.032 75.6603 403.952 534.064 534.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 6.4e-05 512 310 1050 264192 13.9857 6.72202 207.401 208.937 437.24 437.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 650 6.4e-05 1024 80 2850 260096 25.7939 13.8465 1118.21 418.96 1576.98 1577.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1340 0.000256 1024 170 900 71168 2.90202 3.41043 80.8569 132.357 219.599 219.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 380 0.000128 2048 120 3300 34816 49.7414 14.3494 331.459 417.687 813.425 813.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1950 6.4e-05 512 300 250 281600 12.2022 6.7113 57.742 209.574 286.387 286.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1320 0.000128 4096 140 1150 145216 28.4438 739.692 837.902 1606.08 1606.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 920 3.2e-05 512 270 500 425984 41.4064 13.3319 167.113 417.683 639.771 639.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 6.4e-05 512 310 1050 262144 14.0764 6.72435 132.681 209.205 362.884 363.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 650 6.4e-05 1024 80 2850 258048 25.8326 13.6192 714.6 418.138 1172.36 1172.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1340 0.000256 1024 170 900 70912 2.89667 3.41197 52.6415 132.121 191.145 191.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 380 0.000128 2048 120 3300 32768 50.1826 14.3794 204.56 418.331 687.642 687.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1950 6.4e-05 512 300 250 280576 12.1611 6.70944 37.8788 209.157 266.07 266.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1320 0.000128 4096 140 1150 145152 28.4631 480.321 838.838 1347.67 1347.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 920 3.2e-05 512 270 500 425984 41.4092 13.3331 108.053 418.091 581.141 581.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 6.4e-05 512 310 1050 258048 13.9418 6.62835 110.478 206.455 337.695 337.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 650 6.4e-05 1024 80 2850 258048 25.6529 13.449 590.632 416.75 1046.64 1046.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1340 0.000256 1024 170 900 70656 2.89898 3.40608 44.8901 130.569 181.836 181.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 380 0.000128 2048 120 3300 30720 49.9935 14.3384 161.845 412.896 639.259 639.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1950 6.4e-05 512 300 250 279552 12.1359 6.68864 31.8778 208.467 259.329 259.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1320 0.000128 4096 140 1150 144960 28.4224 409.983 838.141 1276.59 1276.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 920 3.2e-05 512 270 500 417792 41.1562 13.1262 90.0164 412.532 557.069 557.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 6.4e-05 512 310 1050 262144 14.1005 6.72995 97.7265 209.082 327.833 327.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 650 6.4e-05 1024 80 2850 258048 25.8689 13.8568 515.297 417.892 973.077 973.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1340 0.000256 1024 170 900 70656 2.90816 3.41197 39.9677 132.231 178.593 178.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 380 0.000128 2048 120 3300 32768 50.2452 14.3408 151.764 418.306 634.85 635.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1950 6.4e-05 512 300 250 278528 12.2492 6.70886 27.745 209.039 255.898 256.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1320 0.000128 4096 140 1150 144896 28.4205 363.232 837.329 1229.03 1229.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 920 3.2e-05 512 270 500 425984 41.4195 13.3325 81.631 417.761 554.386 554.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 6.4e-05 512 310 1050 264960 13.9505 6.73178 213.805 208.824 443.506 443.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 650 6.4e-05 1024 80 2850 259200 25.9401 13.5284 1151.93 418.921 1610.49 1610.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1340 0.000256 1024 170 900 71136 2.9225 3.4263 82.6858 133.502 222.609 222.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 380 0.000128 2048 120 3300 32256 50.0017 14.4323 318.65 414.402 797.67 797.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1950 6.4e-05 512 300 250 281088 12.2434 6.73245 58.409 209.554 287.099 287.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1320 0.000128 4096 140 1150 145224 28.4344 759.294 838.531 1626.3 1626.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 920 3.2e-05 512 270 500 414720 41.8471 13.214 165.09 414.399 634.785 634.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 6.4e-05 512 310 1050 262656 13.8588 6.6761 150.573 207.295 378.598 378.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 650 6.4e-05 1024 80 2850 258048 25.8048 14.0411 818.077 417.404 1275.49 1275.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1340 0.000256 1024 170 900 70848 2.9031 3.4097 58.8329 131.881 197.097 197.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 380 0.000128 2048 120 3300 27648 50.3167 14.32 196.248 408.348 669.421 669.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1950 6.4e-05 512 300 250 278784 12.2238 6.7113 41.3451 208.795 269.24 269.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1320 0.000128 4096 140 1150 145152 28.4506 539.003 838.116 1405.61 1405.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 920 3.2e-05 512 270 500 405504 41.5763 13.0499 115.017 408.082 577.963 578.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 6.4e-05 512 310 1050 262656 14.0869 6.73178 124.704 208.884 354.601 354.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 650 6.4e-05 1024 80 2850 255744 26.0622 13.5122 670.112 417.499 1127.35 1127.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1340 0.000256 1024 170 900 70848 2.91837 3.42221 48.7145 133.02 188.147 188.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 380 0.000128 2048 120 3300 27648 50.4444 14.2229 162.346 408.533 635.73 635.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1950 6.4e-05 512 300 250 279936 12.2122 6.72118 34.794 208.84 262.727 262.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1320 0.000128 4096 140 1150 144936 28.4346 442.405 837.308 1308.19 1308.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 920 3.2e-05 512 270 500 387072 43.4193 13.0574 91.718 408.285 556.721 556.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 6.4e-05 512 310 1050 258048 13.6613 6.5863 116.702 204.284 341.42 341.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 650 6.4e-05 1024 80 2850 253440 25.8099 13.3745 630.225 414.475 1084.04 1084.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1340 0.000256 1024 170 900 70848 2.90202 3.41027 46.7031 132.583 185.668 185.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 380 0.000128 2048 120 3300 18432 50.6097 14.2289 104.4 396.338 565.76 565.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1950 6.4e-05 512 300 250 276480 12.1297 6.6488 32.5444 207.33 258.814 258.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1320 0.000128 4096 140 1150 144864 28.4229 421.788 837.241 1287.5 1287.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 920 3.2e-05 512 270 500 368640 42.4903 12.8099 82.6261 395.78 533.943 534.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 6.4e-05 512 310 1050 264960 13.9724 6.73792 109.916 209.178 339.992 340.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 650 6.4e-05 1024 80 2850 253440 26.2434 13.6485 578.646 418.082 1036.79 1036.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1340 0.000256 1024 170 900 70560 2.92045 3.42435 42.6 131.293 180.313 180.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 380 0.000128 2048 120 3300 23040 50.6858 14.1472 119.905 403.125 588.056 588.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1950 6.4e-05 512 300 250 276480 12.3291 6.72378 30.2106 209.133 258.556 258.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1320 0.000128 4096 140 1150 144720 28.4172 384.453 837.711 1250.63 1250.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 920 3.2e-05 512 270 500 368640 44.037 13.6404 76.3224 402.412 536.649 536.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 6.4e-05 512 310 1050 266240 13.9663 6.73792 206.713 209.68 437.285 437.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 650 6.4e-05 1024 80 2850 259840 25.8536 13.5223 1121 419.105 1579.64 1579.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1340 0.000256 1024 170 900 71040 2.90797 3.41718 80.2215 133.413 220.029 220.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 380 0.000128 2048 120 3300 33280 50.2434 14.3892 318.482 419.311 802.609 802.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1950 6.4e-05 512 300 250 281600 12.1996 6.72346 56.839 209.653 285.576 285.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1320 0.000128 4096 140 1150 145200 28.4508 728.893 838.131 1595.52 1595.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 920 3.2e-05 512 270 500 419840 42.287 13.3763 162.399 419.129 637.427 637.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 6.4e-05 512 310 1050 266240 13.9545 6.72989 143.804 209.884 374.563 374.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 650 6.4e-05 1024 80 2850 258560 25.9769 13.5012 771.372 419.55 1230.56 1230.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1340 0.000256 1024 170 900 70720 2.9007 3.40902 55.3755 132.33 194.086 194.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 380 0.000128 2048 120 3300 30720 49.9213 14.2684 205.195 412.85 682.419 682.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1950 6.4e-05 512 300 250 281600 12.1885 6.71997 39.1677 209.831 268.068 268.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1320 0.000128 4096 140 1150 145120 28.4432 504.754 838.705 1371.95 1372.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 920 3.2e-05 512 270 500 409600 41.8825 13.1185 109.314 412.548 577.104 577.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 6.4e-05 512 310 1050 261120 13.808 6.64576 119.453 206.364 346.457 346.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 650 6.4e-05 1024 80 2850 257280 25.9032 13.5024 649.848 417.596 1107.01 1107.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1340 0.000256 1024 170 900 70560 2.91014 3.41402 46.7076 132.064 185.166 185.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 380 0.000128 2048 120 3300 30720 50.0471 14.382 174.142 412.785 651.542 651.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1950 6.4e-05 512 300 250 280320 12.1482 6.71568 33.4382 208.889 261.352 261.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1320 0.000128 4096 140 1150 144960 28.4239 428.175 837.732 1294.38 1294.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 920 3.2e-05 512 270 500 399360 42.9804 13.1482 91.2706 412.315 559.95 560.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 6.4e-05 512 310 1050 256000 14.0699 6.63802 108.389 206.417 335.699 335.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 650 6.4e-05 1024 80 2850 250880 25.8476 13.3284 585.43 412.561 1037.33 1037.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1340 0.000256 1024 170 900 70400 2.89587 3.40787 43.7208 130.838 180.933 181.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 380 0.000128 2048 120 3300 30720 50.0426 14.2541 164.136 413.001 641.609 641.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1950 6.4e-05 512 300 250 276480 12.0127 6.62323 30.3959 206.363 255.56 255.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1320 0.000128 4096 140 1150 144960 28.4385 392.821 838.359 1259.66 1259.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 920 3.2e-05 512 270 500 409600 41.9399 13.1313 86.4919 412.38 554.177 554.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 6.4e-05 512 310 1050 256000 14.0582 6.64019 103.72 206.431 331.042 331.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 650 6.4e-05 1024 80 2850 249600 26.0364 13.3468 555.87 412.635 1008.05 1008.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1340 0.000256 1024 170 900 70400 2.91021 3.41197 41.7007 130.114 178.212 178.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 380 0.000128 2048 120 3300 25600 51.3562 14.2765 130.686 413.132 609.643 609.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1950 6.4e-05 512 300 250 275200 12.0792 6.62832 29.434 206.381 254.688 254.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1320 0.000128 4096 140 1150 144800 28.4247 375.962 837.542 1241.98 1242.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 920 3.2e-05 512 270 500 409600 41.9474 13.1489 83.1683 412.355 550.862 551.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 6.4e-05 512 310 1020 262144 14.1736 6.73587 157.664 209.572 388.339 388.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 650 6.4e-05 1024 80 2880 260608 25.7088 13.499 908.321 418.874 1366.57 1366.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1340 0.000256 1024 170 900 71360 2.90982 3.41699 63.4663 132.305 202.171 202.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 380 0.000128 2048 120 3300 38912 48.7278 14.3391 297.435 417.563 778.255 778.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1950 6.4e-05 512 300 300 282112 12.1462 6.71763 53.5825 209.52 282.132 282.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1320 0.000128 4096 140 1140 145344 28.4487 1081.88 837.82 1948.19 1948.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 920 3.2e-05 512 270 480 405504 43.438 13.3186 125.864 417.639 600.503 600.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 6.4e-05 512 310 1020 260096 14.2143 6.72525 103.075 209.162 333.37 333.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 650 6.4e-05 1024 80 2880 260096 25.8032 13.5025 594.459 419.469 1053.4 1053.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1340 0.000256 1024 170 900 71168 2.90646 3.40992 42.0548 134.171 182.613 182.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 380 0.000128 2048 120 3300 38912 48.7738 14.3908 196.427 418.145 677.93 678.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1950 6.4e-05 512 300 300 281600 12.2512 6.71741 75.7084 209.8 304.642 304.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1320 0.000128 4096 140 1140 145280 28.4221 1081.8 838.64 1948.91 1948.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 920 3.2e-05 512 270 480 401408 43.8193 13.3294 82.4698 418.564 558.426 558.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 6.4e-05 512 310 1020 258048 14.213 6.68883 84.553 208.451 314.1 314.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 650 6.4e-05 1024 80 2880 259584 25.7348 13.5407 482.441 418.676 940.559 940.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1340 0.000256 1024 170 900 71232 2.91069 3.41197 34.302 133.031 173.73 173.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 380 0.000128 2048 120 3300 36864 48.5797 14.4484 151.397 412.64 627.256 627.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1950 6.4e-05 512 300 300 281088 12.222 6.71158 74.5417 209.432 303.07 303.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1320 0.000128 4096 140 1140 145248 28.4102 1081.15 838.457 1948.07 1948.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 920 3.2e-05 512 270 480 393216 43.4659 13.1271 66.8641 412.469 536.165 536.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 6.4e-05 512 310 1020 258048 14.3361 6.72243 72.8778 209.037 303.168 303.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 650 6.4e-05 1024 80 2880 258048 25.8561 13.4902 415.198 417.794 872.498 872.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1340 0.000256 1024 170 900 70912 2.90022 3.41085 29.7721 131.672 167.827 167.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 380 0.000128 2048 120 3300 36864 49.2932 14.3341 131.78 417.976 613.578 613.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1950 6.4e-05 512 300 300 280576 12.2092 6.70947 87.2692 208.99 315.343 315.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1320 0.000128 4096 140 1140 145152 28.4286 1079.92 837.642 1946.04 1946.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 920 3.2e-05 512 270 480 393216 44.6564 13.3284 57.7573 417.742 533.722 533.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 6.4e-05 512 310 1020 262400 14.2034 6.74448 214.711 209.811 445.661 445.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 650 6.4e-05 1024 80 2880 260480 25.8043 13.5248 1269.96 419.515 1728.97 1729.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1340 0.000256 1024 170 900 71360 2.92045 3.42426 89.58 133.246 229.244 229.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 380 0.000128 2048 120 3300 39680 48.9459 14.3764 421.139 419.405 904.055 904.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1950 6.4e-05 512 300 300 281600 12.2276 6.73514 69.4881 209.748 298.356 298.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1320 0.000128 4096 140 1140 145320 28.4211 1494.29 838.64 2361.4 2361.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 920 3.2e-05 512 270 480 404480 43.817 13.3856 171.595 419.905 648.94 649.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 6.4e-05 512 310 1020 261120 14.2474 6.73251 137.171 209.804 368.148 368.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 650 6.4e-05 1024 80 2880 259840 25.8578 13.5209 783.219 419.327 1242.09 1242.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1340 0.000256 1024 170 900 71200 2.91021 3.41811 55.6072 133.109 195.116 195.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 380 0.000128 2048 120 3300 38400 49.0671 14.3804 254.549 419.447 737.629 737.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1950 6.4e-05 512 300 300 281600 12.188 6.71974 47.7038 209.752 276.525 276.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1320 0.000128 4096 140 1140 145280 28.4098 1499.23 838.531 2366.22 2366.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 920 3.2e-05 512 270 480 399360 44.3461 13.3714 108.828 419.305 586.086 586.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 6.4e-05 512 310 1020 261120 14.1588 6.7328 112.719 208.813 342.615 342.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 650 6.4e-05 1024 80 2880 259200 25.7585 13.5082 637.92 417.365 1094.71 1094.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1340 0.000256 1024 170 900 71280 2.92131 3.42531 45.5751 132.848 184.843 184.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 380 0.000128 2048 120 3300 34560 49.259 14.3073 187.232 412.381 663.368 663.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1950 6.4e-05 512 300 300 280320 12.1897 6.71539 39.9321 208.761 267.761 267.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1320 0.000128 4096 140 1140 145200 28.4076 1530.33 837.688 2396.47 2396.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 920 3.2e-05 512 270 480 384000 44.4681 13.1523 86.062 412.3 556.226 556.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 6.4e-05 512 310 1020 261120 14.2421 6.72598 95.8583 209.74 326.757 326.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 650 6.4e-05 1024 80 2880 258560 25.9645 13.4992 539.293 419.205 998.125 998.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1340 0.000256 1024 170 900 71040 2.90173 3.40787 38.4712 132.954 177.805 177.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 380 0.000128 2048 120 3300 35840 48.7846 14.3954 165.268 412.561 641.193 641.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1950 6.4e-05 512 300 300 281600 12.1818 6.71395 36.7556 209.69 265.5 265.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1320 0.000128 4096 140 1140 145120 28.4237 1497.36 837.624 2363.45 2363.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 920 3.2e-05 512 270 480 389120 43.903 13.1272 74.3265 412.371 543.966 544.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 6.4e-05 512 310 1020 261120 14.2118 6.73382 195.084 209.489 425.704 425.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 650 6.4e-05 1024 80 2880 259584 25.7627 13.5074 1164.57 418.714 1622.71 1622.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1340 0.000256 1024 170 900 71328 2.90845 3.41213 81.9798 134.166 222.539 222.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 380 0.000128 2048 120 3300 38400 48.7687 14.3401 372.765 416.733 852.792 852.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1950 6.4e-05 512 300 300 281088 12.1936 6.71949 63.5595 209.448 292.078 292.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1320 0.000128 4096 140 1140 145344 28.4175 736.627 838.888 1603.98 1604.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 920 3.2e-05 512 270 480 399360 43.6455 13.2924 154.226 416.757 628.159 628.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 6.4e-05 512 310 1020 258048 14.2101 6.69421 128.684 208.319 358.096 358.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 650 6.4e-05 1024 80 2880 259584 25.7388 13.4963 730.84 418.437 1188.67 1188.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1340 0.000256 1024 170 900 71232 2.90406 3.41213 51.5336 132.966 190.884 190.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 380 0.000128 2048 120 3300 36864 48.5465 14.3698 226.676 412.407 702.182 702.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1950 6.4e-05 512 300 300 281088 12.1827 6.71437 42.6281 209.299 270.98 271.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1320 0.000128 4096 140 1140 145248 28.42 467.16 837.975 1333.6 1333.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 920 3.2e-05 512 270 480 393216 43.4814 13.1276 101.629 412.224 570.699 570.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 6.4e-05 512 310 1020 258048 14.0734 6.66829 104.547 207.489 332.967 333.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 650 6.4e-05 1024 80 2880 258048 25.8085 13.6888 593.551 417.805 1051.01 1051.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1340 0.000256 1024 170 900 70848 2.90282 3.40861 42.0994 132.675 181.157 181.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 380 0.000128 2048 120 3300 32256 49.2075 14.2157 163.703 408.736 636.05 636.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1950 6.4e-05 512 300 300 278784 12.2087 6.71328 34.3588 208.989 262.428 262.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1320 0.000128 4096 140 1140 145152 28.4255 383.785 838.398 1250.65 1250.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 920 3.2e-05 512 270 480 387072 43.3736 13.046 81.0505 408.465 546.172 546.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 6.4e-05 512 310 1020 251904 14.2868 6.62758 91.0212 206.491 318.624 318.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 650 6.4e-05 1024 80 2880 258048 25.6532 13.442 533.155 416.838 989.253 989.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1340 0.000256 1024 170 900 70656 2.89587 3.4064 37.911 131.273 175.561 175.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 380 0.000128 2048 120 3300 36864 48.6237 14.2802 169.093 412.988 645.176 645.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1950 6.4e-05 512 300 300 279552 12.1301 6.68877 33.6452 208.507 261.133 261.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1320 0.000128 4096 140 1140 145152 28.4177 1323.93 838.828 2191.22 2191.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 920 3.2e-05 512 270 480 393216 43.5307 13.127 73.6062 412.632 543.142 543.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 6.4e-05 512 310 1020 253440 14.1898 6.63757 80.0709 206.453 307.538 307.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 650 6.4e-05 1024 80 2880 257280 25.9199 13.6188 461.898 417.785 919.383 919.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1340 0.000256 1024 170 900 71040 2.90611 3.41606 33.1112 132.757 172.261 172.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 380 0.000128 2048 120 3300 30720 50.0131 14.2766 121.76 412.969 599.202 599.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1950 6.4e-05 512 300 300 280320 12.1688 6.71504 29.7172 208.978 257.736 257.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1320 0.000128 4096 140 1140 144960 28.4283 1314.87 837.706 2181.05 2181.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 920 3.2e-05 512 270 480 368640 45.8596 13.1465 60.7383 412.509 532.496 532.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 6.4e-05 512 310 1020 261632 14.2141 6.74109 193.981 209.474 424.609 424.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 650 6.4e-05 1024 80 2880 259840 25.8101 13.5302 1105.9 418.678 1564.08 1564.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1340 0.000256 1024 170 900 71344 2.92026 3.42806 78.3142 134.186 218.923 218.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 380 0.000128 2048 120 3300 39424 48.9422 14.3666 365.999 418.767 848.262 848.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1950 6.4e-05 512 300 300 281344 12.1951 6.72918 62.8738 209.433 291.39 291.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1320 0.000128 4096 140 1140 145320 28.4332 708.905 839.261 1576.65 1576.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 920 3.2e-05 512 270 480 401408 44.0183 13.3776 153.466 418.725 629.837 630.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 6.4e-05 512 310 1020 261632 14.2016 6.7351 124.121 209.34 354.596 354.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 650 6.4e-05 1024 80 2880 259840 25.7415 13.5105 702.488 418.298 1160.2 1160.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1340 0.000256 1024 170 900 71232 2.90896 3.41402 49.7642 132.951 189.111 189.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 380 0.000128 2048 120 3300 35840 48.989 14.3135 212.574 413.658 689.725 689.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1950 6.4e-05 512 300 300 281344 12.1732 6.71968 40.608 209.237 268.906 269.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1320 0.000128 4096 140 1140 145264 28.4364 452.046 837.834 1318.36 1318.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 920 3.2e-05 512 270 480 387072 44.3266 13.185 94.8245 413.982 566.56 566.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 6.4e-05 512 310 1020 258048 14.4645 6.73872 102.888 209.546 333.827 333.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 650 6.4e-05 1024 80 2880 258048 26.0386 13.5905 585.88 418.818 1044.49 1044.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1340 0.000256 1024 170 900 71232 2.92704 3.42874 41.8684 132.092 180.392 180.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 380 0.000128 2048 120 3300 37632 49.3475 14.392 188.457 419.052 671.44 671.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1950 6.4e-05 512 300 300 279552 12.2909 6.72768 34.6642 209.501 263.343 263.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1320 0.000128 4096 140 1140 145152 28.4119 382.951 838.42 1249.83 1249.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 920 3.2e-05 512 270 480 387072 45.3613 13.3797 80.3286 418.733 558.048 558.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 6.4e-05 512 310 1020 258048 14.0374 6.65238 90.2461 207.057 318.181 318.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 650 6.4e-05 1024 80 2880 258048 25.9389 13.5001 512.86 418.542 970.997 971.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1340 0.000256 1024 170 900 70784 2.89382 3.40614 36.5732 132.563 175.507 175.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 380 0.000128 2048 120 3300 28672 49.3842 14.1041 125.921 404.444 594.035 594.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1950 6.4e-05 512 300 300 279552 12.2491 6.71424 30.1999 209.363 258.686 258.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1320 0.000128 4096 140 1140 145152 28.4429 336.615 838.039 1203.14 1203.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 920 3.2e-05 512 270 480 372736 43.9063 13.0376 67.7068 404.01 528.898 529.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 6.4e-05 512 310 1020 250880 14.1474 6.60822 77.818 204.668 303.437 303.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 650 6.4e-05 1024 80 2880 255360 25.8353 13.4284 449.258 415.071 903.758 903.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1340 0.000256 1024 170 900 71120 2.91978 3.42518 32.7489 132.448 171.614 171.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 380 0.000128 2048 120 3300 35840 48.5933 14.2397 139.373 409.455 611.853 612.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1950 6.4e-05 512 300 300 277760 12.1552 6.66662 26.6244 207.627 253.24 253.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1320 0.000128 4096 140 1140 145040 28.4201 1185.83 837.831 2052.14 2052.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 920 3.2e-05 512 270 480 358400 46.3023 13.0806 58.1387 408.916 526.681 526.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 6.4e-05 512 310 1020 260096 14.197 6.72822 181.514 208.955 411.59 411.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 650 6.4e-05 1024 80 2880 260096 25.812 13.5378 1022.7 419.028 1481.27 1481.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1340 0.000256 1024 170 900 71168 2.90429 3.41133 74.2818 133.024 213.695 213.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 380 0.000128 2048 120 3300 38912 48.7947 14.3388 337.235 417.75 818.304 818.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1950 6.4e-05 512 300 300 281600 12.2011 6.71946 60.9018 209.595 289.579 289.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1320 0.000128 4096 140 1140 145280 28.404 674.2 838.001 1540.65 1540.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 920 3.2e-05 512 270 480 401408 43.8095 13.3263 147.194 417.78 622.348 622.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 6.4e-05 512 310 1020 258048 14.3356 6.72518 119.424 209.174 349.854 350.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 650 6.4e-05 1024 80 2880 258048 25.8399 13.4844 669.392 418.069 1126.94 1127.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1340 0.000256 1024 170 900 70912 2.90406 3.4041 50.6652 133.85 190.898 190.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 380 0.000128 2048 120 3300 36864 49.2843 14.3812 218.266 418.26 700.377 700.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1950 6.4e-05 512 300 300 280576 12.154 6.7072 41.4389 209.123 269.585 269.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1320 0.000128 4096 140 1140 145152 28.4219 462.219 838.202 1328.89 1328.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 920 3.2e-05 512 270 480 393216 44.6361 13.3251 97.1109 418.024 573.338 573.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 6.4e-05 512 310 1020 251904 14.2919 6.63056 96.8231 206.329 324.271 324.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 650 6.4e-05 1024 80 2880 258048 25.6675 13.4431 553.498 416.506 1009.28 1009.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1340 0.000256 1024 170 900 70656 2.89792 3.40477 42.0464 132.243 180.665 180.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 380 0.000128 2048 120 3300 36864 48.6103 14.4253 181.705 412.646 657.575 657.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1950 6.4e-05 512 300 300 279552 12.1317 6.6864 34.1756 208.337 261.496 261.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1320 0.000128 4096 140 1140 145152 28.4274 383.843 837.985 1250.3 1250.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 920 3.2e-05 512 270 480 393216 43.4984 13.1263 80.9266 412.286 550.076 550.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 6.4e-05 512 310 1020 253952 14.5723 6.72829 88.4055 209.262 319.16 319.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 650 6.4e-05 1024 80 2880 258048 25.8817 13.7476 494.394 418.24 952.428 952.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1340 0.000256 1024 170 900 70656 2.90611 3.4089 39.2162 134.061 179.664 179.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 380 0.000128 2048 120 3300 32768 50.276 14.4198 147.25 418.602 630.738 630.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1950 6.4e-05 512 300 300 278528 12.2515 6.70966 31.1688 209.21 259.5 259.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1320 0.000128 4096 140 1140 144896 28.4221 357.253 837.503 1223.22 1223.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 920 3.2e-05 512 270 480 393216 44.6387 13.3284 74.9261 418.109 551.243 551.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 6.4e-05 512 310 1020 256000 14.0587 6.63395 82.6567 206.554 310.098 310.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 650 6.4e-05 1024 80 2880 250880 25.8707 13.3254 442.5 412.853 894.71 894.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1340 0.000256 1024 170 900 70400 2.90406 3.40582 35.7067 132.639 174.727 174.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 380 0.000128 2048 120 3300 30720 50.0294 14.3252 127.582 413.292 605.419 605.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1950 6.4e-05 512 300 300 276480 12.0117 6.62288 28.9172 206.508 254.222 254.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1320 0.000128 4096 140 1140 144960 28.4236 325.286 838.372 1192.13 1192.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 920 3.2e-05 512 270 480 368640 45.8565 13.1338 64.4981 412.668 536.39 536.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 6.4e-05 512 310 1024 268288 13.8485 6.73197 161.337 209.8 391.906 392.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 650 6.4e-05 1024 80 2880 260608 25.7129 14.9258 895.755 419.329 1355.88 1356.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1340 0.000256 1024 170 896 71232 2.90621 3.41789 62.9022 133.485 202.784 202.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 380 0.000128 2048 120 3328 36864 49.1931 14.3524 281.012 418.067 762.81 762.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1950 6.4e-05 512 300 256 288256 11.8882 6.71706 48.269 209.76 276.79 276.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1320 0.000128 4096 140 1152 145248 28.4462 1077.2 838.827 1944.52 1944.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 920 3.2e-05 512 270 512 393216 44.5755 13.33 120.599 418.093 596.843 597.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 6.4e-05 512 310 1024 266240 13.8653 6.72685 103.239 209.161 333.181 333.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 650 6.4e-05 1024 80 2880 260096 25.7878 13.4943 574.025 419.418 1032.88 1033.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1340 0.000256 1024 170 896 71040 2.90406 3.40979 40.7028 134.181 181.267 181.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 380 0.000128 2048 120 3328 36864 49.2767 14.5296 181.722 418.138 663.851 664.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1950 6.4e-05 512 300 256 287744 11.9932 6.71683 66.0477 209.8 294.721 294.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1320 0.000128 4096 140 1152 145216 28.4364 1076.52 839.003 1944 1944.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 920 3.2e-05 512 270 512 393216 44.5914 13.3304 78.0059 418.133 554.3 554.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 6.4e-05 512 310 1024 264192 13.8717 6.70064 85.7226 208.287 314.775 314.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 650 6.4e-05 1024 80 2880 259584 25.7449 13.4918 474.32 418.346 932.064 932.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1340 0.000256 1024 170 896 71040 2.90198 3.41213 33.8884 133.993 174.269 174.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 380 0.000128 2048 120 3328 33792 49.3163 14.2926 138.17 412.32 614.287 614.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1950 6.4e-05 512 300 256 287232 11.9676 6.71242 63.6792 209.266 291.793 291.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1320 0.000128 4096 140 1152 145152 28.4301 1077.18 837.908 1943.57 1943.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 920 3.2e-05 512 270 512 380928 44.6705 13.1277 63.2646 412.14 533.449 533.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 6.4e-05 512 310 1024 266240 13.876 6.72749 74.177 209.028 303.994 304.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 650 6.4e-05 1024 80 2880 258048 25.8479 13.9899 407.384 417.782 865.165 865.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1340 0.000256 1024 170 896 70912 2.90189 3.41197 29.3745 132.723 168.485 168.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 380 0.000128 2048 120 3328 36864 49.291 14.3334 131.026 417.972 612.807 612.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1950 6.4e-05 512 300 256 286720 11.9573 6.70653 63.0338 208.979 290.841 290.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1320 0.000128 4096 140 1152 145152 28.4323 1076.2 838.463 1943.14 1943.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 920 3.2e-05 512 270 512 393216 44.6437 13.3266 56.7379 417.735 532.681 532.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 6.4e-05 512 310 1024 267520 13.9322 6.74816 212.644 209.826 443.338 443.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 650 6.4e-05 1024 80 2880 260480 25.804 13.6192 1214.98 419.383 1673.95 1674.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1340 0.000256 1024 170 896 71200 2.9193 3.42426 86.0427 134.312 226.771 226.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 380 0.000128 2048 120 3328 37120 49.5498 14.3638 382.659 419.446 866.201 866.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1950 6.4e-05 512 300 256 288000 11.9612 6.72944 61.7106 209.784 290.345 290.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1320 0.000128 4096 140 1152 145240 28.4333 783.917 839.352 1651.75 1651.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 920 3.2e-05 512 270 512 394240 44.8078 13.3802 159.705 419.39 637.525 637.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 6.4e-05 512 310 1024 266240 13.966 6.73997 135.492 209.837 366.223 366.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 650 6.4e-05 1024 80 2880 259840 25.8405 13.5148 743.018 419.391 1201.93 1202.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1340 0.000256 1024 170 896 71040 2.90451 3.41203 52.795 134.181 193.363 193.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 380 0.000128 2048 120 3328 35840 49.6888 14.3552 226.654 419.511 710.394 710.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1950 6.4e-05 512 300 256 288000 11.929 6.72358 42.7249 209.785 271.325 271.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1320 0.000128 4096 140 1152 145200 28.4445 1456.33 838.838 2323.66 2323.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 920 3.2e-05 512 270 512 389120 45.2435 13.3731 101.878 419.371 580.103 580.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 6.4e-05 512 310 1024 264960 13.9571 6.73104 110.437 208.999 340.314 340.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 650 6.4e-05 1024 80 2880 259200 25.7657 13.5075 609.727 417.714 1066.87 1067.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1340 0.000256 1024 170 896 71040 2.91834 3.42541 43.3672 134 183.782 183.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 380 0.000128 2048 120 3328 34560 49.2644 14.3075 182.014 412.748 658.525 658.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1950 6.4e-05 512 300 256 286080 11.9486 6.71597 35.5828 208.95 263.36 263.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1320 0.000128 4096 140 1152 145080 28.4123 1425.11 838.394 2291.97 2292.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 920 3.2e-05 512 270 512 384000 44.5109 13.154 81.81 412.523 552.245 552.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 6.4e-05 512 310 1024 266240 13.9371 6.72835 96.2692 209.711 326.836 326.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 650 6.4e-05 1024 80 2880 258560 25.9723 13.4973 522.028 419.148 980.799 980.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1340 0.000256 1024 170 896 70720 2.9039 3.40784 37.1113 133.989 177.483 177.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 380 0.000128 2048 120 3328 30720 49.9147 14.4599 139.115 412.51 616.182 616.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1950 6.4e-05 512 300 256 286720 11.9612 6.71283 32.0226 209.66 260.515 260.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1320 0.000128 4096 140 1152 145120 28.4343 1454.15 838.132 2320.76 2320.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 920 3.2e-05 512 270 512 368640 45.8061 13.1266 68.5375 412.338 540.045 540.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 6.4e-05 512 310 1024 262400 13.7557 6.64986 85.9543 206.309 312.858 313.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 650 6.4e-05 1024 80 2880 256000 26.0089 13.4846 472.353 416.638 928.649 928.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1340 0.000256 1024 170 896 70400 2.9097 3.41254 33.9948 132.311 172.699 172.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 380 0.000128 2048 120 3328 32000 49.9017 14.2974 132.591 412.627 609.6 609.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1950 6.4e-05 512 300 256 284800 11.9754 6.70483 89.3274 208.408 316.575 316.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1320 0.000128 4096 140 1152 145000 28.4276 1423.51 837.732 2289.72 2289.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 920 3.2e-05 512 270 512 384000 44.4945 13.1562 64.6265 412.381 534.891 535.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 6.4e-05 512 310 1024 267264 13.8885 6.73523 194.894 209.314 425.022 425.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 650 6.4e-05 1024 80 2880 260352 25.6805 13.7155 1127.08 418.358 1584.99 1585.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1340 0.000256 1024 170 896 71136 2.9081 3.41677 79.5364 133.022 218.954 219.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 380 0.000128 2048 120 3328 36864 49.107 14.3794 349.836 416.371 829.881 830.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1950 6.4e-05 512 300 256 287232 11.9212 6.72522 56.6476 209.26 284.714 284.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1320 0.000128 4096 140 1152 145200 28.4468 719.074 838.029 1585.6 1585.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 920 3.2e-05 512 270 512 387072 44.8636 13.2958 144.485 416.297 619.183 619.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 6.4e-05 512 310 1024 264192 13.8941 6.69453 128.724 208.322 357.827 357.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 650 6.4e-05 1024 80 2880 259584 25.7362 13.4917 704.527 418.44 1162.35 1162.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1340 0.000256 1024 170 896 71040 2.90278 3.40992 49.8544 134.017 190.258 190.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 380 0.000128 2048 120 3328 33792 49.3101 14.2828 202.118 412.398 678.293 678.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1950 6.4e-05 512 300 256 287232 11.9126 6.71155 37.6535 209.304 265.744 265.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1320 0.000128 4096 140 1152 145152 28.4426 452.755 838.139 1319.38 1319.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 920 3.2e-05 512 270 512 380928 44.6523 13.1234 95.022 412.231 565.264 565.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 6.4e-05 512 310 1024 262656 13.8692 6.67779 103.5 207.466 331.703 331.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 650 6.4e-05 1024 80 2880 258048 25.8075 14.5306 571.539 417.76 1029.8 1029.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1340 0.000256 1024 170 896 70848 2.90534 3.41402 40.8141 132.664 179.869 179.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 380 0.000128 2048 120 3328 32256 49.2261 14.1992 158.752 408.677 631.041 631.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1950 6.4e-05 512 300 256 285696 11.9439 6.71168 30.5413 208.963 258.319 258.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1320 0.000128 4096 140 1152 145008 28.4201 374.032 838.124 1240.62 1240.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 920 3.2e-05 512 270 512 368640 45.0448 13.0529 74.5414 409.037 541.911 542.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 6.4e-05 512 310 1024 258048 13.939 6.63162 89.567 206.285 316.615 316.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 650 6.4e-05 1024 80 2880 258048 25.6614 14.4581 505.421 416.405 962.11 962.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1340 0.000256 1024 170 896 70656 2.9184 3.4057 35.9623 133.266 175.626 175.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 380 0.000128 2048 120 3328 30720 49.9875 14.3155 135.967 412.56 613.019 613.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1950 6.4e-05 512 300 256 285696 11.8703 6.6833 29.7526 208.297 256.77 256.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1320 0.000128 4096 140 1152 144960 28.4221 1272.17 837.362 2138 2138.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 920 3.2e-05 512 270 512 368640 45.8526 13.1265 65.5035 412.203 536.927 537.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 6.4e-05 512 310 1024 261120 13.8102 6.64154 79.9628 206.53 307.134 307.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 650 6.4e-05 1024 80 2880 257280 25.9094 13.4963 444.049 417.933 901.544 901.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1340 0.000256 1024 170 896 70560 2.91226 3.412 31.7734 132.8 170.972 171.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 380 0.000128 2048 120 3328 30720 50.0315 14.2809 119.092 413.117 596.703 596.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1950 6.4e-05 512 300 256 284160 12.0018 6.71786 26.6324 209.053 254.567 254.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1320 0.000128 4096 140 1152 144960 28.4287 1278.47 838.845 2145.79 2145.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 920 3.2e-05 512 270 512 368640 45.8674 13.1425 58.2113 412.666 530.127 530.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 6.4e-05 512 310 1024 267008 13.9312 6.73587 190.004 209.444 420.305 420.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 650 6.4e-05 1024 80 2880 259840 25.8099 13.6131 1049.41 418.616 1507.61 1507.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1340 0.000256 1024 170 896 71232 2.92272 3.42506 74.3363 134.171 214.928 214.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 380 0.000128 2048 120 3328 37632 49.2961 14.3943 336.305 418.698 818.879 819.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1950 6.4e-05 512 300 256 287616 11.9413 6.72973 55.2636 209.398 283.493 283.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1320 0.000128 4096 140 1152 145208 28.4385 678.799 838.623 1545.91 1545.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 920 3.2e-05 512 270 512 394240 44.6695 13.3788 142.738 418.61 619.636 619.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 6.4e-05 512 310 1024 265216 13.9789 6.7393 121.318 209.31 351.54 351.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 650 6.4e-05 1024 80 2880 259840 25.737 13.5123 664.501 418.358 1122.27 1122.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1340 0.000256 1024 170 896 71008 2.90893 3.41424 47.2081 132.968 186.574 186.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 380 0.000128 2048 120 3328 35840 48.9754 14.3367 204.384 413.71 681.591 681.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1950 6.4e-05 512 300 256 286720 11.9461 6.71981 35.8574 209.26 263.946 264.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1320 0.000128 4096 140 1152 145152 28.4465 436.031 837.945 1302.47 1302.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 920 3.2e-05 512 270 512 387072 44.3271 13.1873 90.7627 413.508 562.03 562.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 6.4e-05 512 310 1024 263424 14.1125 6.74112 101.738 209.373 332.16 332.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 650 6.4e-05 1024 80 2880 258048 26.0254 13.5537 559.375 418.469 1017.59 1017.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1340 0.000256 1024 170 896 70896 2.92451 3.42893 40.0123 133.053 179.493 179.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 380 0.000128 2048 120 3328 37632 49.3426 14.3604 181.801 418.711 664.399 664.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1950 6.4e-05 512 300 256 287616 11.9532 6.73318 30.4843 209.321 258.655 258.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1320 0.000128 4096 140 1152 144984 28.4263 368.55 837.784 1234.81 1234.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 920 3.2e-05 512 270 512 387072 45.3665 13.376 76.7577 418.395 554.138 554.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 6.4e-05 512 310 1024 258048 14.0619 6.6601 87.6093 207.006 315.533 315.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 650 6.4e-05 1024 80 2880 258048 25.9468 13.5434 491.874 418.535 950.063 950.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1340 0.000256 1024 170 896 70336 2.89162 3.40064 35.0887 131.57 173.024 173.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 380 0.000128 2048 120 3328 28672 49.3673 14.269 122.278 404.436 590.536 590.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1950 6.4e-05 512 300 256 286720 11.939 6.71334 26.8322 209.352 255 255.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1320 0.000128 4096 140 1152 144928 28.4126 325.8 837.425 1191.68 1191.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 920 3.2e-05 512 270 512 372736 43.892 13.0355 65.0539 404.002 526.23 526.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 6.4e-05 512 310 1024 259840 13.6589 6.60429 78.4746 204.812 303.737 303.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 650 6.4e-05 1024 80 2880 255360 25.8541 13.4234 431.017 415.361 885.817 885.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1340 0.000256 1024 170 896 70560 2.9225 3.42221 31.0912 132.524 170.031 170.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 380 0.000128 2048 120 3328 26880 50.778 14.3086 102.606 409.742 577.622 577.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1950 6.4e-05 512 300 256 282240 11.9724 6.66419 23.557 207.769 250.127 250.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1320 0.000128 4096 140 1152 144760 28.4455 294.453 837.882 1160.82 1160.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 920 3.2e-05 512 270 512 358400 46.2812 13.0758 55.9535 409.205 524.756 524.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 6.4e-05 512 310 1024 266240 13.8808 6.72394 185.586 209.15 415.528 415.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 650 6.4e-05 1024 80 2880 260096 25.7923 13.5011 1009.49 419.417 1468.37 1468.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1340 0.000256 1024 170 896 71040 2.90608 3.40611 73.7486 132.072 212.209 212.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 380 0.000128 2048 120 3328 36864 49.2434 14.3745 321.755 418.141 803.7 803.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1950 6.4e-05 512 300 256 287744 11.9322 6.71926 55.5545 209.791 284.16 284.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1320 0.000128 4096 140 1152 145216 28.4347 676.854 838.909 1544.24 1544.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 920 3.2e-05 512 270 512 393216 44.6135 13.3325 142.783 425.797 626.769 626.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 6.4e-05 512 310 1024 266240 13.8638 6.72768 121.974 209.196 351.954 352.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 650 6.4e-05 1024 80 2880 258048 25.8384 13.6753 649.638 418.133 1107.44 1107.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1340 0.000256 1024 170 896 70912 2.90787 3.41085 50.0702 133.858 190.32 190.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 380 0.000128 2048 120 3328 36864 49.2744 14.4058 215.33 418.316 697.51 697.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1950 6.4e-05 512 300 256 286720 11.9024 6.70925 37.185 209.148 265.112 265.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1320 0.000128 4096 140 1152 145152 28.4419 458.273 838.936 1325.69 1325.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 920 3.2e-05 512 270 512 393216 44.6435 13.3263 94.8127 418.083 571.104 571.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 6.4e-05 512 310 1024 258048 13.9507 6.62768 97.4623 206.442 324.674 324.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 650 6.4e-05 1024 80 2880 258048 25.6594 13.4492 535.129 416.729 991.123 991.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1340 0.000256 1024 170 896 70656 2.90406 3.40768 41.0194 132.3 179.701 179.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 380 0.000128 2048 120 3328 30720 49.9935 14.293 149.313 412.93 626.717 626.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1950 6.4e-05 512 300 256 285696 11.879 6.68259 30.6502 208.535 257.91 258.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1320 0.000128 4096 140 1152 144960 28.4153 378.044 838.003 1244.51 1244.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 920 3.2e-05 512 270 512 368640 45.8457 13.1312 73.974 412.52 545.708 545.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 6.4e-05 512 310 1024 262144 14.0885 6.72672 90.0058 209.239 320.249 320.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 650 6.4e-05 1024 80 2880 258048 25.8648 13.5407 479.301 418.195 937.061 937.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1340 0.000256 1024 170 896 70656 2.91011 3.40378 38.1246 132.988 177.499 177.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 380 0.000128 2048 120 3328 32768 50.2578 14.3442 144.891 418.56 628.239 628.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1950 6.4e-05 512 300 256 286720 11.9196 6.70858 28.6742 209.187 256.652 256.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1320 0.000128 4096 140 1152 144896 28.416 349.506 838.337 1216.3 1216.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 920 3.2e-05 512 270 512 393216 44.6352 13.3325 72.2058 418.06 548.471 548.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 6.4e-05 512 310 1024 256000 14.0545 6.63779 81.0866 206.535 308.508 308.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 650 6.4e-05 1024 80 2880 250880 25.8912 13.3263 428.317 412.792 880.487 880.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1340 0.000256 1024 170 896 70400 2.89661 3.40691 35.2837 130.519 172.181 172.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 380 0.000128 2048 120 3328 30720 50.0334 14.3279 126.956 413.243 604.747 604.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1950 6.4e-05 512 300 256 281600 11.8162 6.61914 25.9058 206.483 250.989 251.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1320 0.000128 4096 140 1152 144960 28.4301 321.468 838.723 1188.67 1188.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 920 3.2e-05 512 270 512 368640 45.8291 13.1336 63.3657 412.625 535.196 535.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 6.4e-05 512 310 1024 258048 13.9587 6.64026 75.8528 206.621 303.262 303.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 650 6.4e-05 1024 80 2880 251904 25.7913 13.3243 397.265 412.969 849.504 849.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1340 0.000256 1024 170 896 70656 2.90557 3.40787 33.4802 131.874 171.737 171.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 380 0.000128 2048 120 3328 24576 49.2893 14.252 95.9202 397.002 556.65 556.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1950 6.4e-05 512 300 256 282624 11.7562 6.62528 24.9517 206.571 250.068 250.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1320 0.000128 4096 140 1152 144768 28.4215 305.862 838.238 1172.57 1172.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 920 3.2e-05 512 270 512 344064 44.9644 12.8224 55.3183 396.254 509.593 509.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1400 6.4e-05 512 310 1024 262656 14.1584 6.73872 156.555 209.788 387.434 387.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 650 6.4e-05 1024 80 2944 259584 25.8869 13.5106 900.938 419.294 1359.79 1359.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1340 0.000256 1024 170 896 71232 2.92509 3.41402 104.358 133.878 244.648 244.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 380 0.000128 2048 120 3328 26624 51.8156 14.416 202.944 419.738 689.321 689.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1950 6.4e-05 512 300 256 280576 12.3159 6.72413 77.2207 209.736 306.154 306.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1320 0.000128 4096 140 1152 145264 28.4568 1249.11 838.8 2116.42 2116.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 920 3.2e-05 512 270 512 348160 49.5744 13.3713 191.426 420.411 675.027 675.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 6.4e-05 512 310 1024 262144 14.1592 6.72816 175.608 209.824 406.513 406.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 650 6.4e-05 1024 80 2944 259584 25.8365 13.5025 1027.39 419.368 1486.25 1486.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1340 0.000256 1024 170 896 71232 2.9087 3.41997 71.511 133.655 211.565 211.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 380 0.000128 2048 120 3328 25600 51.846 14.3738 219.258 418.051 703.712 703.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1950 6.4e-05 512 300 256 280576 12.2182 6.712 51.8824 209.781 280.756 280.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1320 0.000128 4096 140 1152 145248 28.4394 1145.65 838.912 2013.05 2013.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 920 3.2e-05 512 270 512 344064 49.3719 13.3301 124.379 418.134 605.446 605.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 6.4e-05 512 310 1024 260096 14.2053 6.71978 115.802 209.153 346.07 346.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 650 6.4e-05 1024 80 2944 259072 25.9433 13.4987 665.35 419.422 1124.38 1124.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1340 0.000256 1024 170 896 71040 2.90723 3.4105 46.5183 134.618 187.526 187.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 380 0.000128 2048 120 3328 24576 52.1845 14.3524 138.272 418.149 623.146 623.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1950 6.4e-05 512 300 256 280576 12.2339 6.71958 37.5781 209.793 266.488 266.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1320 0.000128 4096 140 1152 145216 28.442 1144.57 838.934 2012 2012.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 920 3.2e-05 512 270 512 344064 49.4267 13.3286 85.8517 418.05 566.89 567.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 6.4e-05 512 310 1024 258048 14.2168 6.69526 93.9014 208.289 323.292 323.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 650 6.4e-05 1024 80 2944 258048 25.9089 13.8609 536.831 418.419 995.189 995.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1340 0.000256 1024 170 896 71040 2.89997 3.41107 37.7595 133.36 177.502 177.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 380 0.000128 2048 120 3328 21504 52.2157 14.3662 99.5068 412.333 578.607 578.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1950 6.4e-05 512 300 256 279552 12.2965 6.71744 66.0215 209.273 294.477 294.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1320 0.000128 4096 140 1152 145152 28.437 1144.08 837.931 2010.5 2010.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 920 3.2e-05 512 270 512 331776 49.4711 13.1195 67.4894 412.294 542.617 542.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 6.4e-05 512 310 1024 258048 14.3338 6.72563 83.7971 209 314.049 314.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 650 6.4e-05 1024 80 2944 258048 25.8585 13.5434 479.573 417.729 936.863 936.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1340 0.000256 1024 170 896 70912 2.90202 3.41197 34.1489 135.213 175.749 175.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 380 0.000128 2048 120 3328 24576 52.2508 14.4039 101.245 417.915 586.001 586.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1950 6.4e-05 512 300 256 278528 12.2923 6.70784 64.3028 208.955 292.418 292.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1320 0.000128 4096 140 1152 145152 28.4388 1144.09 838.267 2010.85 2010.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 920 3.2e-05 512 270 512 344064 49.4177 13.3294 62.1395 417.669 542.79 542.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 6.4e-05 512 310 1024 261120 14.2293 6.73373 77.6481 209.695 308.497 308.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 650 6.4e-05 1024 80 2944 258560 25.9753 15.3447 439.845 419.112 900.436 900.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1340 0.000256 1024 170 896 70720 2.90445 3.40819 31.054 134.386 171.827 171.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 380 0.000128 2048 120 3328 20480 52.4729 14.2717 79.0116 412.476 558.419 558.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1950 6.4e-05 512 300 256 279040 12.3334 6.71334 64.2968 209.646 293.155 293.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1320 0.000128 4096 140 1152 145120 28.4393 1143.2 838.076 2009.76 2009.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 920 3.2e-05 512 270 512 327680 49.6753 13.1322 54.8769 412.402 530.326 530.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 6.4e-05 512 310 1024 251904 14.2838 6.63142 69.3878 206.298 296.794 296.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 650 6.4e-05 1024 80 2944 254976 25.9457 13.7677 401.224 416.447 857.55 857.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1340 0.000256 1024 170 896 70656 2.90464 3.4065 28.4771 132.684 167.548 167.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 380 0.000128 2048 120 3328 18432 52.9494 14.3878 65.4539 412.598 545.573 545.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1950 6.4e-05 512 300 256 276480 12.2932 6.68726 63.306 208.312 290.768 290.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1320 0.000128 4096 140 1152 144960 28.4403 1139.71 837.449 2005.65 2005.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 920 3.2e-05 512 270 512 319488 50.419 13.126 49.708 412.301 525.794 525.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 6.4e-05 512 310 1024 258048 14.0385 6.65398 67.3926 207.071 295.349 295.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 650 6.4e-05 1024 80 2944 258048 25.9295 13.4968 384.219 418.539 842.342 842.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1340 0.000256 1024 170 896 70336 2.89821 3.40544 27.0489 135.069 168.494 168.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 380 0.000128 2048 120 3328 14336 52.8065 14.3076 50.6144 404.439 522.352 522.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1950 6.4e-05 512 300 256 279552 12.2718 6.71485 63.7768 209.359 292.284 292.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1320 0.000128 4096 140 1152 144928 28.4438 1140.42 837.443 2006.35 2006.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 920 3.2e-05 512 270 512 315392 49.4268 13.0299 46.4487 404.011 513.155 513.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1400 6.4e-05 512 310 1024 253952 14.5799 6.72358 62.2083 209.246 292.946 293.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 650 6.4e-05 1024 80 2944 258048 25.8635 13.5001 364.578 418.207 822.301 822.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1340 0.000256 1024 170 896 70656 2.90986 3.41197 26.2287 135.505 168.127 168.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 380 0.000128 2048 120 3328 24576 52.2644 14.3792 78.0865 418.619 563.531 563.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1950 6.4e-05 512 300 256 278528 12.2954 6.71139 78.0449 209.187 306.399 306.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1320 0.000128 4096 140 1152 144896 28.4296 1141.09 838.052 2007.62 2007.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 920 3.2e-05 512 270 512 327680 50.7009 13.3225 45.8755 418.161 528.298 528.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 6.4e-05 512 310 1020 258048 14.0392 6.65088 60.6865 207.257 288.824 288.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 650 6.4e-05 1024 80 2880 258048 25.9352 13.5107 346.012 418.938 804.556 804.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1340 0.000256 1024 170 900 70784 2.91021 3.40787 105.757 132.662 244.808 244.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 380 0.000128 2048 120 3300 28672 49.3876 14.0881 86.3554 404.821 554.838 554.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1950 6.4e-05 512 300 300 279552 12.275 6.70925 86.4645 209.559 315.164 315.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1320 0.000128 4096 140 1140 145152 28.4318 1079.94 838.809 1947.23 1947.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 920 3.2e-05 512 270 480 372736 44.0031 13.032 89.0538 404.489 550.818 551.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 6.4e-05 512 310 1024 258048 14.0423 6.65395 60.1034 207.037 288.03 288.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 650 6.4e-05 1024 80 2880 258048 25.93 13.4996 338.398 418.613 796.602 796.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1340 0.000256 1024 170 896 70336 2.90749 3.40378 102.931 133.638 242.953 243.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 380 0.000128 2048 120 3328 28672 49.3808 14.1302 85.8609 404.508 554.067 554.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1950 6.4e-05 512 300 256 286720 12.0119 6.71334 77.966 209.393 306.241 306.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1320 0.000128 4096 140 1152 144928 28.4221 1073.76 837.568 1939.8 1939.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 920 3.2e-05 512 270 512 372736 44.016 13.0458 79.5467 404.111 540.969 541.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 6.4e-05 512 310 1050 250880 14.1331 6.60086 61.5932 204.83 287.35 287.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 650 6.4e-05 1024 80 2850 255360 25.8316 13.4144 342.744 415.412 797.562 797.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1340 0.000256 1024 170 900 70560 2.93059 3.42426 109.516 132.903 248.845 248.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 380 0.000128 2048 120 3300 26880 50.7645 14.4013 83.2458 409.781 558.383 558.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1950 6.4e-05 512 300 250 277760 12.1873 6.66403 76.987 207.791 303.787 303.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1320 0.000128 4096 140 1150 144760 28.4389 1079.59 837.518 1945.6 1945.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 920 3.2e-05 512 270 500 394240 42.8444 13.0783 87.4634 409.29 552.92 553.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 6.4e-05 512 310 1008 259840 13.6554 6.60093 60.5266 204.61 285.582 285.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 650 6.4e-05 1024 80 2880 255360 25.8356 13.4185 343.258 414.986 797.654 797.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1340 0.000256 1024 170 864 71120 2.92992 3.4263 106.157 132.418 245.002 245.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 380 0.000128 2048 120 3312 26880 50.7427 14.2298 82.055 409.326 556.539 556.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1950 6.4e-05 512 300 288 277760 12.1916 6.668 85.3283 207.563 311.904 312.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1320 0.000128 4096 140 1152 144760 28.418 1081.14 836.703 1946.31 1946.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 920 3.2e-05 512 270 480 394240 42.8513 13.0785 84.1589 408.918 549.248 549.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 6.4e-05 512 310 1024 266240 13.8652 6.72154 71.019 209.207 301.004 301.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 650 6.4e-05 1024 80 2848 260096 25.6631 13.4876 392.16 418.13 849.593 849.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1340 0.000256 1024 170 864 71424 2.91472 3.4079 102.599 132.077 241.074 241.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 380 0.000128 2048 120 3296 36864 49.2918 14.3647 124.762 418.319 606.928 607.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1950 6.4e-05 512 300 256 286720 11.9713 6.70925 76.0293 209.157 304.019 304.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1320 0.000128 4096 140 1120 145408 28.3834 1030.23 838.687 1897.35 1897.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 920 3.2e-05 512 270 480 409600 43.1771 13.332 90.6053 418.205 565.552 565.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1400 6.4e-05 512 310 1024 261120 13.8086 6.64371 106.528 206.691 333.866 334.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 650 6.4e-05 1024 80 2848 253440 25.6077 13.3274 582.058 413.099 1034.25 1034.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1340 0.000256 1024 170 864 70080 2.87552 3.3807 40.6939 131.327 178.349 178.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 380 0.000128 2048 120 3296 30720 50.0348 14.3585 160.446 413.751 638.773 638.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1950 6.4e-05 512 300 256 276480 12.0073 6.62502 100.956 206.636 326.386 326.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1320 0.000128 4096 140 1120 144960 28.3832 1434.21 838.14 2300.78 2300.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 920 3.2e-05 512 270 480 368640 45.8286 13.1277 74.32 413.088 546.602 546.784
