Timing Analyzer report for Microcomputer
Tue Sep 10 12:53:35 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'T80s:cpu1|IORQ_n'
 13. Slow 1200mV 85C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'T80s:cpu1|IORQ_n'
 16. Slow 1200mV 85C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'T80s:cpu1|IORQ_n'
 20. Slow 1200mV 85C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'T80s:cpu1|IORQ_n'
 22. Slow 1200mV 85C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'
 32. Slow 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'
 35. Slow 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Recovery: 'T80s:cpu1|IORQ_n'
 39. Slow 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Removal: 'T80s:cpu1|IORQ_n'
 41. Slow 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'
 50. Fast 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 52. Fast 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'
 55. Fast 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Recovery: 'T80s:cpu1|IORQ_n'
 57. Fast 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 58. Fast 1200mV 0C Model Removal: 'T80s:cpu1|IORQ_n'
 59. Fast 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths Summary
 75. Clock Status Summary
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Unconstrained Input Ports
 79. Unconstrained Output Ports
 80. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Microcomputer                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6F17C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.2%      ;
;     Processor 3            ;   6.6%      ;
;     Processor 4            ;   5.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 135.625 ; 7.37 MHz   ; 0.000 ; 67.812  ; 50.00      ; 217       ; 32          ;       ;        ;           ;            ; false    ; i_clk  ; clocks|altpll_component|auto_generated|pll1|inclk[0] ; { clocks|altpll_component|auto_generated|pll1|clk[0] } ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 999.687 ; 1.0 MHz    ; 0.000 ; 499.843 ; 50.00      ; 3199      ; 64          ;       ;        ;           ;            ; false    ; i_clk  ; clocks|altpll_component|auto_generated|pll1|inclk[0] ; { clocks|altpll_component|auto_generated|pll1|clk[1] } ;
; i_clk                                              ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { i_clk }                                              ;
; T80s:cpu1|IORQ_n                                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { T80s:cpu1|IORQ_n }                                   ;
+----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 35.3 MHz   ; 35.3 MHz        ; clocks|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 82.78 MHz  ; 82.78 MHz       ; T80s:cpu1|IORQ_n                                   ;      ;
; 113.91 MHz ; 113.91 MHz      ; clocks|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; T80s:cpu1|IORQ_n                                   ; -11.080 ; -317.758      ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -8.255  ; -351.183      ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; -7.992  ; -461.011      ;
+----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; T80s:cpu1|IORQ_n                                   ; -0.105 ; -0.105        ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.415  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.432  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -3.681  ; -90.653       ;
; T80s:cpu1|IORQ_n                                   ; -2.218  ; -4.436        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 994.411 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; T80s:cpu1|IORQ_n                                   ; 0.694 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 2.137 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 2.509 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; T80s:cpu1|IORQ_n                                   ; -3.201  ; -258.221      ;
; i_clk                                              ; 9.934   ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.509  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 499.540 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                                                  ;
+---------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -11.080 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.201     ;
; -11.080 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.201     ;
; -11.080 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.201     ;
; -11.079 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.200     ;
; -11.079 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.200     ;
; -11.079 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.200     ;
; -10.915 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.036     ;
; -10.915 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.036     ;
; -10.915 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.036     ;
; -10.914 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.035     ;
; -10.914 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.035     ;
; -10.914 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 10.035     ;
; -10.854 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.975      ;
; -10.854 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.975      ;
; -10.854 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.975      ;
; -10.853 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.974      ;
; -10.853 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.974      ;
; -10.853 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.974      ;
; -10.721 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.842      ;
; -10.721 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.842      ;
; -10.721 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.842      ;
; -10.720 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.841      ;
; -10.720 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.841      ;
; -10.720 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.841      ;
; -10.627 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.748      ;
; -10.627 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.748      ;
; -10.627 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.748      ;
; -10.626 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.747      ;
; -10.626 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.747      ;
; -10.626 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.747      ;
; -10.441 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.562      ;
; -10.441 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.562      ;
; -10.441 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.562      ;
; -10.440 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.561      ;
; -10.440 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.561      ;
; -10.440 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.880     ; 9.561      ;
; -10.411 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.560     ; 9.899      ;
; -10.321 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.560     ; 9.809      ;
; -10.293 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.560     ; 9.781      ;
; -10.038 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.560     ; 9.526      ;
; -10.030 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 9.150      ;
; -9.969  ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.560     ; 9.457      ;
; -9.755  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.560     ; 9.243      ;
; -9.671  ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 8.791      ;
; -9.181  ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 8.301      ;
; -9.091  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.195     ; 7.897      ;
; -8.822  ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 7.942      ;
; -7.802  ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 6.922      ;
; -7.752  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.641     ;
; -7.752  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.641     ;
; -7.752  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.641     ;
; -7.751  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.640     ;
; -7.751  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.640     ;
; -7.751  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.640     ;
; -7.646  ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 6.766      ;
; -7.616  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 6.736      ;
; -7.597  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.486     ;
; -7.597  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.486     ;
; -7.597  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.486     ;
; -7.596  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.485     ;
; -7.596  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.485     ;
; -7.596  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.485     ;
; -7.585  ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 6.705      ;
; -7.516  ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 6.636      ;
; -7.496  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.385     ;
; -7.496  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.385     ;
; -7.496  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.385     ;
; -7.495  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.384     ;
; -7.495  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.384     ;
; -7.495  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.384     ;
; -7.389  ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 6.509      ;
; -7.330  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 6.450      ;
; -7.328  ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.881     ; 6.448      ;
; -7.325  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.214     ;
; -7.325  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.214     ;
; -7.325  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.214     ;
; -7.324  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.213     ;
; -7.324  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.213     ;
; -7.324  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.905      ; 11.213     ;
; -7.207  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 4.225      ; 11.463     ;
; -6.995  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 4.225      ; 11.251     ;
; -6.833  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 4.225      ; 11.089     ;
; -6.662  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 4.225      ; 10.918     ;
; -6.625  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 10.030     ;
; -6.625  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 10.030     ;
; -6.625  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 10.030     ;
; -6.624  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 10.029     ;
; -6.624  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 10.029     ;
; -6.624  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 10.029     ;
; -6.332  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.195     ; 5.138      ;
; -6.297  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.195     ; 5.103      ;
; -6.239  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.200     ; 5.040      ;
; -6.228  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.200     ; 5.029      ;
; -6.178  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 9.583      ;
; -6.178  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 9.583      ;
; -6.178  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 9.583      ;
; -6.177  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 9.582      ;
; -6.177  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 9.582      ;
; -6.177  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.421      ; 9.582      ;
; -6.058  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.200     ; 4.859      ;
+---------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+--------+-----------------------------------+-----------------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; -8.255 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.282     ; 2.049      ;
; -8.254 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.282     ; 2.048      ;
; -8.225 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.278     ; 2.023      ;
; -8.110 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.282     ; 1.904      ;
; -8.110 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.282     ; 1.904      ;
; -8.085 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.282     ; 1.879      ;
; -8.084 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.282     ; 1.878      ;
; -8.082 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.272     ; 1.886      ;
; -8.072 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.282     ; 1.866      ;
; -8.070 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.272     ; 1.874      ;
; -8.070 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.282     ; 1.864      ;
; -8.022 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.278     ; 1.820      ;
; -8.014 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.272     ; 1.818      ;
; -8.003 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.272     ; 1.807      ;
; -7.999 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.272     ; 1.803      ;
; -7.785 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.555     ; 2.306      ;
; -7.783 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.555     ; 2.304      ;
; -7.776 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.272     ; 1.580      ;
; -7.575 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.759     ; 2.892      ;
; -7.454 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[0]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.851     ; 2.616      ;
; -7.454 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[1]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.851     ; 2.616      ;
; -7.454 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[2]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.851     ; 2.616      ;
; -7.454 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[3]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.851     ; 2.616      ;
; -7.454 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[4]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.851     ; 2.616      ;
; -7.454 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[5]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.851     ; 2.616      ;
; -7.454 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[6]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.851     ; 2.616      ;
; -7.403 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[7]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 2.564      ;
; -7.304 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[0]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 2.465      ;
; -7.304 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[1]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 2.465      ;
; -7.304 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[2]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 2.465      ;
; -7.304 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[3]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 2.465      ;
; -7.304 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[4]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 2.465      ;
; -7.304 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[5]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 2.465      ;
; -7.219 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.759     ; 2.536      ;
; -6.897 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 7.208      ;
; -6.895 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 7.206      ;
; -6.893 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 7.204      ;
; -6.893 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 7.204      ;
; -6.892 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 7.203      ;
; -6.892 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 7.203      ;
; -6.891 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 7.202      ;
; -6.891 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 7.202      ;
; -6.835 ; bufferedUART:io1|txByteLatch[7]   ; bufferedUART:io1|txBuffer[7]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.851     ; 1.997      ;
; -6.795 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 7.110      ;
; -6.746 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 7.061      ;
; -6.746 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txd                    ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 1.907      ;
; -6.738 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[2]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 1.899      ;
; -6.738 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[3]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 1.899      ;
; -6.736 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[0]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 1.897      ;
; -6.722 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[1]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 1.883      ;
; -6.720 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 7.035      ;
; -6.690 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 7.001      ;
; -6.688 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 6.999      ;
; -6.686 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 6.997      ;
; -6.685 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 6.996      ;
; -6.685 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 6.996      ;
; -6.684 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 6.995      ;
; -6.684 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 6.995      ;
; -6.684 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.026     ; 6.995      ;
; -6.658 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.973      ;
; -6.614 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.stopBit        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 1.775      ;
; -6.608 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.dataBit        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 1.769      ;
; -6.585 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.900      ;
; -6.527 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.842      ;
; -6.523 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.838      ;
; -6.482 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.797      ;
; -6.362 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.idle           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 1.523      ;
; -6.276 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.591      ;
; -6.205 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.520      ;
; -6.124 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.439      ;
; -6.122 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.437      ;
; -6.108 ; bufferedUART:io1|txByteLatch[2]   ; bufferedUART:io1|txBuffer[2]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.850     ; 1.271      ;
; -6.108 ; bufferedUART:io1|txByteLatch[3]   ; bufferedUART:io1|txBuffer[3]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.850     ; 1.271      ;
; -6.078 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.393      ;
; -6.076 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.391      ;
; -5.946 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txByteSent             ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.852     ; 1.107      ;
; -5.920 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.235      ;
; -5.902 ; bufferedUART:io1|txByteLatch[4]   ; bufferedUART:io1|txBuffer[4]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.850     ; 1.065      ;
; -5.902 ; bufferedUART:io1|txByteLatch[6]   ; bufferedUART:io1|txBuffer[6]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.850     ; 1.065      ;
; -5.883 ; bufferedUART:io1|txByteLatch[5]   ; bufferedUART:io1|txBuffer[5]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.850     ; 1.046      ;
; -5.849 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.022     ; 6.164      ;
; -5.718 ; bufferedUART:io1|txByteLatch[0]   ; bufferedUART:io1|txBuffer[0]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.850     ; 0.881      ;
; -5.718 ; bufferedUART:io1|txByteLatch[1]   ; bufferedUART:io1|txBuffer[1]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.850     ; 0.881      ;
; -5.460 ; n_RomActive                       ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.928     ; 3.608      ;
; -5.449 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.928     ; 3.597      ;
; -5.403 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.928     ; 3.551      ;
; -5.397 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.928     ; 3.545      ;
; -5.277 ; n_RomActive                       ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.928     ; 3.425      ;
; -5.276 ; n_RomActive                       ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.928     ; 3.424      ;
; -5.274 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.928     ; 3.422      ;
; -5.271 ; n_RomActive                       ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.928     ; 3.419      ;
; -4.532 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.932     ; 2.676      ;
; -4.532 ; n_RomActive                       ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.932     ; 2.676      ;
; -4.531 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.932     ; 2.675      ;
; -4.531 ; n_RomActive                       ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.932     ; 2.675      ;
; -4.530 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.932     ; 2.674      ;
; -4.530 ; n_RomActive                       ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.932     ; 2.674      ;
; -4.529 ; n_RomActive                       ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.932     ; 2.673      ;
; -4.529 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.932     ; 2.673      ;
; -3.603 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxCurrentByteBuffer[7] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.049     ; 3.828      ;
+--------+-----------------------------------+-----------------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -7.992  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.571     ; 3.372      ;
; -7.992  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.571     ; 3.372      ;
; -7.935  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.570     ; 3.316      ;
; -7.602  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.990      ;
; -7.602  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.990      ;
; -7.602  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.990      ;
; -7.602  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.990      ;
; -7.602  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.990      ;
; -7.602  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.990      ;
; -7.602  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.990      ;
; -7.602  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.990      ;
; -7.579  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.767     ; 3.763      ;
; -7.579  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.767     ; 3.763      ;
; -7.579  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.767     ; 3.763      ;
; -7.579  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.767     ; 3.763      ;
; -7.579  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.767     ; 3.763      ;
; -7.579  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.767     ; 3.763      ;
; -7.579  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.767     ; 3.763      ;
; -7.579  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.767     ; 3.763      ;
; -7.551  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.939      ;
; -7.551  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.939      ;
; -7.551  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.939      ;
; -7.551  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.939      ;
; -7.551  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.939      ;
; -7.551  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.939      ;
; -7.551  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 2.939      ;
; -7.538  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.087     ; 3.402      ;
; -7.538  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.087     ; 3.402      ;
; -7.538  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.087     ; 3.402      ;
; -7.538  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.087     ; 3.402      ;
; -7.537  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|sd_write_flag                 ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.571     ; 2.917      ;
; -7.443  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.573     ; 2.821      ;
; -7.420  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.085     ; 3.286      ;
; -7.420  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.085     ; 3.286      ;
; -7.397  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.289     ; 4.059      ;
; -7.397  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.289     ; 4.059      ;
; -7.360  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.291     ; 4.020      ;
; -7.360  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.291     ; 4.020      ;
; -7.360  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.291     ; 4.020      ;
; -7.360  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.291     ; 4.020      ;
; -7.277  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.777     ; 3.451      ;
; -7.190  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.571     ; 2.570      ;
; -7.177  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_wait ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.777     ; 3.351      ;
; -7.177  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.rst              ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.777     ; 3.351      ;
; -7.177  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_data  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.777     ; 3.351      ;
; -7.177  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.idle             ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.777     ; 3.351      ;
; -7.148  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.775     ; 3.324      ;
; -7.148  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.775     ; 3.324      ;
; -7.071  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd41            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.778     ; 3.244      ;
; -7.069  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd55            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.778     ; 3.242      ;
; -7.065  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.poll_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.778     ; 3.238      ;
; -7.065  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_wait  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.778     ; 3.238      ;
; -7.030  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.127     ; 2.854      ;
; -7.002  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_init ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.774     ; 3.179      ;
; -6.980  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.775     ; 3.156      ;
; -6.899  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_data        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.570     ; 2.280      ;
; -6.884  ; sd_controller:sd1|din_latched[0]  ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.571     ; 2.264      ;
; -6.760  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_byte        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.570     ; 2.141      ;
; -6.376  ; sd_controller:sd1|address[20]     ; sd_controller:sd1|cmd_out[28]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.764      ;
; -6.295  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.331     ; 2.915      ;
; -6.111  ; sd_controller:sd1|address[21]     ; sd_controller:sd1|cmd_out[29]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.499      ;
; -6.106  ; sd_controller:sd1|address[26]     ; sd_controller:sd1|cmd_out[34]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.564     ; 1.493      ;
; -6.103  ; sd_controller:sd1|address[23]     ; sd_controller:sd1|cmd_out[31]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.491      ;
; -6.093  ; sd_controller:sd1|address[14]     ; sd_controller:sd1|cmd_out[22]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.562     ; 1.482      ;
; -6.092  ; sd_controller:sd1|address[16]     ; sd_controller:sd1|cmd_out[24]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.562     ; 1.481      ;
; -6.091  ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.479      ;
; -6.077  ; sd_controller:sd1|address[24]     ; sd_controller:sd1|cmd_out[32]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.465      ;
; -6.072  ; sd_controller:sd1|address[22]     ; sd_controller:sd1|cmd_out[30]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.460      ;
; -6.071  ; sd_controller:sd1|address[10]     ; sd_controller:sd1|cmd_out[18]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.562     ; 1.460      ;
; -6.071  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.read_block_data         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.777     ; 2.245      ;
; -6.070  ; sd_controller:sd1|address[18]     ; sd_controller:sd1|cmd_out[26]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.562     ; 1.459      ;
; -6.068  ; sd_controller:sd1|address[19]     ; sd_controller:sd1|cmd_out[27]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.456      ;
; -6.063  ; sd_controller:sd1|address[15]     ; sd_controller:sd1|cmd_out[23]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.562     ; 1.452      ;
; -6.059  ; sd_controller:sd1|address[13]     ; sd_controller:sd1|cmd_out[21]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.562     ; 1.448      ;
; -6.058  ; sd_controller:sd1|address[12]     ; sd_controller:sd1|cmd_out[20]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.562     ; 1.447      ;
; -6.054  ; sd_controller:sd1|address[11]     ; sd_controller:sd1|cmd_out[19]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.562     ; 1.443      ;
; -5.890  ; sd_controller:sd1|address[31]     ; sd_controller:sd1|cmd_out[39]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.278      ;
; -5.889  ; sd_controller:sd1|address[25]     ; sd_controller:sd1|cmd_out[33]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.277      ;
; -5.889  ; sd_controller:sd1|address[17]     ; sd_controller:sd1|cmd_out[25]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.277      ;
; -5.888  ; sd_controller:sd1|address[28]     ; sd_controller:sd1|cmd_out[36]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.276      ;
; -5.888  ; sd_controller:sd1|address[9]      ; sd_controller:sd1|cmd_out[17]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.276      ;
; -5.887  ; sd_controller:sd1|address[30]     ; sd_controller:sd1|cmd_out[38]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.275      ;
; -5.887  ; sd_controller:sd1|address[29]     ; sd_controller:sd1|cmd_out[37]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.275      ;
; -5.886  ; sd_controller:sd1|address[27]     ; sd_controller:sd1|cmd_out[35]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.274      ;
; -5.686  ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.563     ; 1.074      ;
; -5.497  ; sd_controller:sd1|din_latched[2]  ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.564     ; 0.884      ;
; -5.496  ; sd_controller:sd1|din_latched[4]  ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.564     ; 0.883      ;
; -5.494  ; sd_controller:sd1|din_latched[7]  ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.564     ; 0.881      ;
; -5.494  ; sd_controller:sd1|din_latched[5]  ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.564     ; 0.881      ;
; -5.494  ; sd_controller:sd1|din_latched[3]  ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.564     ; 0.881      ;
; -5.494  ; sd_controller:sd1|din_latched[1]  ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.564     ; 0.881      ;
; -5.493  ; sd_controller:sd1|din_latched[6]  ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.564     ; 0.880      ;
; -5.353  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.051     ; 1.253      ;
; -5.258  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|sd_read_flag                  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.775     ; 1.434      ;
; -5.207  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.051     ; 1.107      ;
; -5.045  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.051     ; 0.945      ;
; -5.044  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.051     ; 0.944      ;
; -5.031  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.read_block_cmd          ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.051     ; 0.931      ;
; 990.908 ; sd_controller:sd1|bit_counter[3]  ; sd_controller:sd1|state.write_block_byte        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.542     ; 8.238      ;
; 990.925 ; sd_controller:sd1|bit_counter[6]  ; sd_controller:sd1|state.write_block_byte        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.584     ; 8.179      ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -0.105 ; bufferedUART:io1|controlReg[7]    ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 1.655      ; 1.282      ;
; 0.353  ; sd_controller:sd1|sd_read_flag    ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.775      ; 4.910      ;
; 0.388  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.572      ; 5.742      ;
; 0.446  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.571      ; 5.799      ;
; 0.453  ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_read                                                                              ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_write                                                                             ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.080      ; 0.746      ;
; 0.460  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.572      ; 5.814      ;
; 0.460  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.572      ; 5.814      ;
; 0.460  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.572      ; 5.814      ;
; 0.460  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.572      ; 5.814      ;
; 0.460  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.572      ; 5.814      ;
; 0.460  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.572      ; 5.814      ;
; 0.460  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.572      ; 5.814      ;
; 0.485  ; n_RomActive                       ; n_RomActive                                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.049      ; 0.746      ;
; 0.637  ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 1.659      ; 2.028      ;
; 0.668  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.292      ; 7.180      ;
; 0.704  ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.297      ; 7.221      ;
; 0.808  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.292      ; 7.320      ;
; 0.820  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.764      ; 5.866      ;
; 0.837  ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.297      ; 7.354      ;
; 0.850  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.292      ; 7.362      ;
; 0.873  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.292      ; 7.385      ;
; 0.877  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.395      ; 1.526      ;
; 0.900  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.292      ; 7.412      ;
; 0.936  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.395      ; 1.585      ;
; 0.942  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.292      ; 7.454      ;
; 0.943  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.556      ; 6.781      ;
; 1.000  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.292      ; 7.512      ;
; 1.003  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.560      ; 6.845      ;
; 1.008  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.759      ; 6.049      ;
; 1.015  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.593      ; 7.932      ;
; 1.015  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.560      ; 6.857      ;
; 1.051  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[25]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.555      ; 6.888      ;
; 1.093  ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.827      ; 7.140      ;
; 1.107  ; T80s:cpu1|T80:u0|DO[6]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.552      ; 6.941      ;
; 1.108  ; T80s:cpu1|T80:u0|DO[6]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.552      ; 6.942      ;
; 1.114  ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.759      ; 6.155      ;
; 1.126  ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.572      ; 6.980      ;
; 1.155  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.279      ; 7.716      ;
; 1.156  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.279      ; 7.717      ;
; 1.156  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.279      ; 7.717      ;
; 1.156  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.279      ; 7.717      ;
; 1.156  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.279      ; 7.717      ;
; 1.156  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.279      ; 7.717      ;
; 1.162  ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.572      ; 7.016      ;
; 1.173  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[27]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.542      ; 6.997      ;
; 1.173  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[28]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.542      ; 6.997      ;
; 1.173  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[29]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.542      ; 6.997      ;
; 1.173  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[30]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.542      ; 6.997      ;
; 1.173  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[31]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.542      ; 6.997      ;
; 1.173  ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.560      ; 7.015      ;
; 1.174  ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.560      ; 7.016      ;
; 1.182  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.545      ; 7.009      ;
; 1.186  ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|txByteWritten                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 4.852      ; 6.258      ;
; 1.188  ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.560      ; 7.030      ;
; 1.189  ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.560      ; 7.031      ;
; 1.190  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.560      ; 7.032      ;
; 1.191  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.555      ; 7.028      ;
; 1.196  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.561      ; 7.039      ;
; 1.201  ; T80s:cpu1|T80:u0|A[6]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.461      ; 2.944      ;
; 1.205  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.292      ; 7.717      ;
; 1.208  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.560      ; 7.050      ;
; 1.209  ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|address[27]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.545      ; 7.036      ;
; 1.235  ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[30]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.553      ; 7.070      ;
; 1.245  ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.552      ; 7.079      ;
; 1.246  ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|address[29]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.553      ; 7.081      ;
; 1.246  ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.552      ; 7.080      ;
; 1.249  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.539      ; 7.070      ;
; 1.249  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.539      ; 7.070      ;
; 1.249  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[12]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.539      ; 7.070      ;
; 1.249  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.539      ; 7.070      ;
; 1.249  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.539      ; 7.070      ;
; 1.249  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.539      ; 7.070      ;
; 1.249  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.539      ; 7.070      ;
; 1.251  ; T80s:cpu1|T80:u0|DO[3]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.552      ; 7.085      ;
; 1.252  ; T80s:cpu1|T80:u0|DO[3]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.552      ; 7.086      ;
; 1.257  ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.560      ; 7.099      ;
; 1.258  ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.560      ; 7.100      ;
; 1.259  ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.555      ; 7.096      ;
; 1.260  ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.555      ; 7.097      ;
; 1.262  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.544      ; 7.088      ;
; 1.273  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.561      ; 7.116      ;
; 1.273  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.561      ; 7.116      ;
; 1.273  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.561      ; 7.116      ;
; 1.273  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.561      ; 7.116      ;
; 1.273  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.561      ; 7.116      ;
; 1.273  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.561      ; 7.116      ;
; 1.273  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.561      ; 7.116      ;
; 1.281  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.543      ; 7.106      ;
; 1.297  ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.555      ; 7.134      ;
; 1.305  ; T80s:cpu1|T80:u0|DO[6]            ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.564      ; 7.151      ;
; 1.309  ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.564      ; 7.155      ;
; 1.316  ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.552      ; 7.150      ;
; 1.317  ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.552      ; 7.151      ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.415 ; T80s:cpu1|T80:u0|I[5]                   ; T80s:cpu1|T80:u0|A[13]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 1.208      ;
; 0.452 ; T80s:cpu1|T80:u0|MCycle[0]              ; T80s:cpu1|T80:u0|MCycle[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; T80s:cpu1|T80:u0|TState[1]              ; T80s:cpu1|T80:u0|TState[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; T80s:cpu1|T80:u0|TState[2]              ; T80s:cpu1|T80:u0|TState[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; T80s:cpu1|T80:u0|PC[0]                  ; T80s:cpu1|T80:u0|PC[0]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; T80s:cpu1|T80:u0|BTR_r                  ; T80s:cpu1|T80:u0|BTR_r                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; T80s:cpu1|T80:u0|Halt_FF                ; T80s:cpu1|T80:u0|Halt_FF                                                                                 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|Alternate                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|R[7]                   ; T80s:cpu1|T80:u0|R[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxState.stopBit        ; bufferedUART:io1|rxState.stopBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxState.dataBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxBitCount[3]          ; bufferedUART:io1|rxBitCount[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[1]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txd                    ; bufferedUART:io1|txd                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[7]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxState.idle           ; bufferedUART:io1|rxState.idle                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txState.idle                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[3]          ; bufferedUART:io1|txBitCount[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[1]          ; bufferedUART:io1|txBitCount[1]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txState.stopBit        ; bufferedUART:io1|txState.stopBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txState.dataBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txByteSent             ; bufferedUART:io1|txByteSent                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; T80s:cpu1|T80:u0|TState[0]              ; T80s:cpu1|T80:u0|TState[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.466 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.494 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.501 ; T80s:cpu1|T80:u0|Ap[7]                  ; T80s:cpu1|T80:u0|ACC[7]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[1]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.518 ; T80s:cpu1|T80:u0|XY_Ind                 ; T80s:cpu1|T80:u0|RegAddrB_r[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.812      ;
; 0.525 ; T80s:cpu1|T80:u0|MCycle[0]              ; T80s:cpu1|T80:u0|Pre_XY_F_M[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; T80s:cpu1|T80:u0|ACC[7]                 ; T80s:cpu1|T80:u0|Ap[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; T80s:cpu1|T80:u0|ACC[3]                 ; T80s:cpu1|T80:u0|Ap[3]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.822      ;
; 0.529 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.534 ; T80s:cpu1|T80:u0|ACC[5]                 ; T80s:cpu1|T80:u0|Ap[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; T80s:cpu1|T80:u0|ACC[6]                 ; T80s:cpu1|T80:u0|Ap[6]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.537 ; T80s:cpu1|T80:u0|ACC[1]                 ; T80s:cpu1|T80:u0|Ap[1]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.830      ;
; 0.544 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBitCount[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.836      ;
; 0.544 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBitCount[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.836      ;
; 0.544 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.836      ;
; 0.554 ; T80s:cpu1|T80:u0|TState[1]              ; T80s:cpu1|T80:u0|TState[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.848      ;
; 0.641 ; T80s:cpu1|T80:u0|Ap[2]                  ; T80s:cpu1|T80:u0|ACC[2]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; T80s:cpu1|T80:u0|Ap[6]                  ; T80s:cpu1|T80:u0|ACC[6]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; bufferedUART:io1|txBuffer[2]            ; bufferedUART:io1|txBuffer[1]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.644 ; bufferedUART:io1|txBuffer[1]            ; bufferedUART:io1|txBuffer[0]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.673 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|RegAddrA_r[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.967      ;
; 0.673 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|RegAddrC[2]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.967      ;
; 0.689 ; T80s:cpu1|T80:u0|I[6]                   ; T80s:cpu1|T80:u0|A[14]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 1.482      ;
; 0.698 ; T80s:cpu1|T80:u0|I[1]                   ; T80s:cpu1|T80:u0|A[9]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 1.491      ;
; 0.702 ; T80s:cpu1|T80:u0|I[2]                   ; T80s:cpu1|T80:u0|A[10]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 1.495      ;
; 0.715 ; bufferedUART:io1|rxCurrentByteBuffer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.492      ;
; 0.716 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.493      ;
; 0.719 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.496      ;
; 0.723 ; T80s:cpu1|T80:u0|F[5]                   ; T80s:cpu1|T80:u0|Fp[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; T80s:cpu1|T80:u0|ACC[2]                 ; T80s:cpu1|T80:u0|Ap[2]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.726 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.037      ;
; 0.729 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.040      ;
; 0.730 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.507      ;
; 0.731 ; T80s:cpu1|T80:u0|ACC[4]                 ; T80s:cpu1|T80:u0|Ap[4]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.024      ;
; 0.739 ; T80s:cpu1|T80:u0|F[7]                   ; T80s:cpu1|T80:u0|Fp[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; T80s:cpu1|T80:u0|Ap[4]                  ; T80s:cpu1|T80:u0|ACC[4]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; T80s:cpu1|T80:u0|F[2]                   ; T80s:cpu1|T80:u0|Fp[2]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; T80s:cpu1|T80:u0|Ap[5]                  ; T80s:cpu1|T80:u0|ACC[5]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; T80s:cpu1|T80:u0|Ap[3]                  ; T80s:cpu1|T80:u0|ACC[3]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; bufferedUART:io1|txBuffer[4]            ; bufferedUART:io1|txBuffer[3]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; bufferedUART:io1|txBuffer[5]            ; bufferedUART:io1|txBuffer[4]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; bufferedUART:io1|txBuffer[6]            ; bufferedUART:io1|txBuffer[5]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; T80s:cpu1|T80:u0|Ap[0]                  ; T80s:cpu1|T80:u0|ACC[0]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; bufferedUART:io1|txBuffer[3]            ; bufferedUART:io1|txBuffer[2]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; T80s:cpu1|T80:u0|Ap[1]                  ; T80s:cpu1|T80:u0|ACC[1]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.522      ;
; 0.745 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.748 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.059      ;
; 0.750 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.527      ;
; 0.750 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.061      ;
; 0.751 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.062      ;
; 0.756 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txClockCount[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.760 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.052      ;
; 0.762 ; T80s:cpu1|T80:u0|R[5]                   ; T80s:cpu1|T80:u0|R[5]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.765 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; T80s:cpu1|T80:u0|R[4]                   ; T80s:cpu1|T80:u0|R[4]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; T80s:cpu1|T80:u0|R[2]                   ; T80s:cpu1|T80:u0|R[2]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; T80s:cpu1|T80:u0|R[6]                   ; T80s:cpu1|T80:u0|R[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; T80s:cpu1|T80:u0|A[7]                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a10~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.496      ;
; 0.770 ; bufferedUART:io1|rxClockCount[5]        ; bufferedUART:io1|rxClockCount[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.081      ;
; 0.773 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.550      ;
; 0.773 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.550      ;
; 0.774 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|RegAddrB_r[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.068      ;
; 0.782 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[3]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[4]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.783 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[6]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.784 ; T80s:cpu1|T80:u0|A[2]                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a10~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.508      ;
; 0.784 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[2]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.432 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.idle                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.435 ; sd_controller:sd1|bit_counter[3]                ; sd_controller:sd1|bit_counter[3]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.453 ; sd_controller:sd1|dout[1]                       ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|dout[2]                       ; sd_controller:sd1|dout[2]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|dout[0]                       ; sd_controller:sd1|dout[0]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|cmd_mode                      ; sd_controller:sd1|cmd_mode                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|cmd_out[47]                   ; sd_controller:sd1|cmd_out[47]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|cmd_out[45]                   ; sd_controller:sd1|cmd_out[45]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|cmd_out[44]                   ; sd_controller:sd1|cmd_out[44]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|led_on_count[0]               ; sd_controller:sd1|led_on_count[0]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|dout[7]                       ; sd_controller:sd1|dout[7]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|dout[6]                       ; sd_controller:sd1|dout[6]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|dout[5]                       ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|dout[4]                       ; sd_controller:sd1|dout[4]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|response_mode                 ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|block_start_ack               ; sd_controller:sd1|block_start_ack               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|init_busy                     ; sd_controller:sd1|init_busy                     ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|return_state.cmd41            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|return_state.poll_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|return_state.cmd55            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|return_state.read_block_wait  ; sd_controller:sd1|return_state.read_block_wait  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|state.send_cmd                ; sd_controller:sd1|state.send_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|state.init                    ; sd_controller:sd1|state.init                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_controller:sd1|sdCS                          ; sd_controller:sd1|sdCS                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_controller:sd1|data_sig[0]                   ; sd_controller:sd1|data_sig[0]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_data        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_controller:sd1|return_state.write_block_init ; sd_controller:sd1|return_state.write_block_init ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|sclk_sig                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.502 ; sd_controller:sd1|cmd_out[41]                   ; sd_controller:sd1|cmd_out[42]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|state.poll_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.797      ;
; 0.510 ; sd_controller:sd1|state.rst                     ; sd_controller:sd1|state.init                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.803      ;
; 0.535 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_byte        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.827      ;
; 0.543 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|state.write_block_wait        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.835      ;
; 0.544 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|state.read_block_wait         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.836      ;
; 0.560 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|state.cmd0                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.852      ;
; 0.641 ; sd_controller:sd1|cmd_out[50]                   ; sd_controller:sd1|cmd_out[51]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sd_controller:sd1|cmd_out[48]                   ; sd_controller:sd1|cmd_out[49]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|state.cmd41                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sd_controller:sd1|cmd_out[54]                   ; sd_controller:sd1|cmd_out[55]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; sd_controller:sd1|cmd_out[45]                   ; sd_controller:sd1|cmd_out[46]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sd_controller:sd1|cmd_out[5]                    ; sd_controller:sd1|cmd_out[6]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sd_controller:sd1|cmd_out[4]                    ; sd_controller:sd1|cmd_out[5]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; sd_controller:sd1|cmd_out[1]                    ; sd_controller:sd1|cmd_out[2]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; sd_controller:sd1|cmd_out[52]                   ; sd_controller:sd1|cmd_out[53]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; sd_controller:sd1|cmd_out[6]                    ; sd_controller:sd1|cmd_out[7]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; sd_controller:sd1|cmd_out[3]                    ; sd_controller:sd1|cmd_out[4]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; sd_controller:sd1|return_state.rst              ; sd_controller:sd1|state.rst                     ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; sd_controller:sd1|cmd_out[47]                   ; sd_controller:sd1|cmd_out[48]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.648 ; sd_controller:sd1|recv_data[6]                  ; sd_controller:sd1|recv_data[7]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.941      ;
; 0.649 ; sd_controller:sd1|recv_data[4]                  ; sd_controller:sd1|recv_data[5]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.668 ; sd_controller:sd1|recv_data[3]                  ; sd_controller:sd1|recv_data[4]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.670 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|recv_data[6]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.963      ;
; 0.671 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.read_block_cmd          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.985      ;
; 0.680 ; sd_controller:sd1|state.poll_cmd                ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.973      ;
; 0.698 ; sd_controller:sd1|data_sig[5]                   ; sd_controller:sd1|data_sig[6]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|data_sig[3]                   ; sd_controller:sd1|data_sig[4]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|cmd_out[37]                   ; sd_controller:sd1|cmd_out[38]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|cmd_out[34]                   ; sd_controller:sd1|cmd_out[35]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|cmd_out[23]                   ; sd_controller:sd1|cmd_out[24]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|cmd_out[22]                   ; sd_controller:sd1|cmd_out[23]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|cmd_out[13]                   ; sd_controller:sd1|cmd_out[14]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.990      ;
; 0.699 ; sd_controller:sd1|data_sig[6]                   ; sd_controller:sd1|data_sig[7]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sd_controller:sd1|cmd_out[38]                   ; sd_controller:sd1|cmd_out[39]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sd_controller:sd1|cmd_out[35]                   ; sd_controller:sd1|cmd_out[36]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sd_controller:sd1|cmd_out[31]                   ; sd_controller:sd1|cmd_out[32]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; sd_controller:sd1|cmd_out[20]                   ; sd_controller:sd1|cmd_out[21]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sd_controller:sd1|data_sig[2]                   ; sd_controller:sd1|data_sig[3]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|data_sig[1]                   ; sd_controller:sd1|data_sig[2]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[36]                   ; sd_controller:sd1|cmd_out[37]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[29]                   ; sd_controller:sd1|cmd_out[30]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; sd_controller:sd1|cmd_out[28]                   ; sd_controller:sd1|cmd_out[29]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; sd_controller:sd1|cmd_out[24]                   ; sd_controller:sd1|cmd_out[25]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[21]                   ; sd_controller:sd1|cmd_out[22]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[15]                   ; sd_controller:sd1|cmd_out[16]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; sd_controller:sd1|cmd_out[11]                   ; sd_controller:sd1|cmd_out[12]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; sd_controller:sd1|cmd_out[10]                   ; sd_controller:sd1|cmd_out[11]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; sd_controller:sd1|data_sig[4]                   ; sd_controller:sd1|data_sig[5]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; sd_controller:sd1|cmd_out[32]                   ; sd_controller:sd1|cmd_out[33]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; sd_controller:sd1|cmd_out[30]                   ; sd_controller:sd1|cmd_out[31]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; sd_controller:sd1|cmd_out[12]                   ; sd_controller:sd1|cmd_out[13]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; sd_controller:sd1|cmd_out[9]                    ; sd_controller:sd1|cmd_out[10]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.994      ;
; 0.703 ; sd_controller:sd1|cmd_out[27]                   ; sd_controller:sd1|cmd_out[28]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.995      ;
; 0.720 ; sd_controller:sd1|return_state.read_block_data  ; sd_controller:sd1|state.read_block_data         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.012      ;
; 0.722 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.015      ;
; 0.731 ; sd_controller:sd1|state.read_block_data         ; sd_controller:sd1|return_state.read_block_data  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.024      ;
; 0.731 ; sd_controller:sd1|state.read_block_data         ; sd_controller:sd1|return_state.idle             ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.024      ;
; 0.741 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; sd_controller:sd1|recv_data[7]                  ; sd_controller:sd1|dout[7]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; sd_controller:sd1|cmd_out[2]                    ; sd_controller:sd1|cmd_out[3]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; sd_controller:sd1|cmd_out[53]                   ; sd_controller:sd1|cmd_out[54]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; sd_controller:sd1|cmd_out[51]                   ; sd_controller:sd1|cmd_out[52]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; sd_controller:sd1|led_on_count[4]               ; sd_controller:sd1|led_on_count[4]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; sd_controller:sd1|led_on_count[1]               ; sd_controller:sd1|led_on_count[1]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; sd_controller:sd1|led_on_count[2]               ; sd_controller:sd1|led_on_count[2]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.749 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|recv_data[2]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; sd_controller:sd1|led_on_count[5]               ; sd_controller:sd1|led_on_count[5]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.750 ; sd_controller:sd1|recv_data[4]                  ; sd_controller:sd1|dout[4]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; sd_controller:sd1|recv_data[6]                  ; sd_controller:sd1|dout[6]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.044      ;
; 0.760 ; sd_controller:sd1|state.receive_byte            ; sd_controller:sd1|state.rst                     ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.053      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -3.681 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.914      ;
; -3.681 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.914      ;
; -3.681 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.914      ;
; -3.681 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.914      ;
; -3.681 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.914      ;
; -3.681 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.914      ;
; -3.681 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.914      ;
; -3.657 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.049     ; 3.882      ;
; -3.657 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.049     ; 3.882      ;
; -3.657 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.049     ; 3.882      ;
; -3.657 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.049     ; 3.882      ;
; -3.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.848      ;
; -3.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.848      ;
; -3.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.848      ;
; -3.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.848      ;
; -3.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.848      ;
; -3.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.848      ;
; -3.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.848      ;
; -3.600 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.049     ; 3.825      ;
; -3.600 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.049     ; 3.825      ;
; -3.600 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.049     ; 3.825      ;
; -3.600 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.049     ; 3.825      ;
; -3.465 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.044     ; 3.695      ;
; -3.465 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.044     ; 3.695      ;
; -3.431 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.044     ; 3.661      ;
; -3.431 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.044     ; 3.661      ;
; -3.169 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.402      ;
; -3.169 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.402      ;
; -3.169 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.402      ;
; -3.169 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.402      ;
; -3.169 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.402      ;
; -3.169 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.402      ;
; -3.169 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.402      ;
; -3.169 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.402      ;
; -3.101 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.334      ;
; -3.101 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.334      ;
; -3.101 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.334      ;
; -3.101 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.334      ;
; -3.101 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.334      ;
; -3.101 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.334      ;
; -3.101 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.334      ;
; -3.101 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.041     ; 3.334      ;
; -2.996 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.695      ;
; -2.996 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.695      ;
; -2.996 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.695      ;
; -2.996 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.695      ;
; -2.996 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.695      ;
; -2.996 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.695      ;
; -2.962 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.661      ;
; -2.962 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.661      ;
; -2.962 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.661      ;
; -2.962 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.661      ;
; -2.962 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.661      ;
; -2.962 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.425      ; 3.661      ;
; 58.278 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.443      ;
; 58.278 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.443      ;
; 58.278 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.443      ;
; 58.278 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.443      ;
; 58.278 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.443      ;
; 58.278 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.443      ;
; 58.278 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.443      ;
; 58.301 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.420      ;
; 58.301 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.420      ;
; 58.301 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.420      ;
; 58.301 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 9.420      ;
; 58.462 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.095     ; 9.256      ;
; 58.462 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.095     ; 9.256      ;
; 58.619 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.093      ;
; 58.619 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.093      ;
; 58.619 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.093      ;
; 58.619 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.093      ;
; 58.619 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.093      ;
; 58.619 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.093      ;
; 58.619 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.093      ;
; 58.635 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.117     ; 9.061      ;
; 58.635 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.117     ; 9.061      ;
; 58.635 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.117     ; 9.061      ;
; 58.635 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.117     ; 9.061      ;
; 58.792 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 8.929      ;
; 58.792 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 8.929      ;
; 58.792 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 8.929      ;
; 58.792 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 8.929      ;
; 58.792 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 8.929      ;
; 58.792 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 8.929      ;
; 58.792 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 8.929      ;
; 58.792 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.092     ; 8.929      ;
; 58.835 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.104     ; 8.874      ;
; 58.835 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.104     ; 8.874      ;
; 58.931 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.374      ; 9.256      ;
; 58.931 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.374      ; 9.256      ;
; 58.931 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.374      ; 9.256      ;
; 58.931 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.374      ; 9.256      ;
; 58.931 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.374      ; 9.256      ;
; 58.931 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.374      ; 9.256      ;
; 59.131 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 8.581      ;
; 59.131 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 8.581      ;
; 59.131 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 8.581      ;
; 59.131 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 8.581      ;
; 59.131 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 8.581      ;
; 59.131 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 8.581      ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'T80s:cpu1|IORQ_n'                                                                                                                                          ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -2.218 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 4.176      ; 6.815      ;
; -2.218 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 4.176      ; 6.815      ;
; -2.160 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 4.179      ; 6.760      ;
; -2.160 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 4.179      ; 6.760      ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 994.411 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 5.192      ;
; 994.411 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 5.192      ;
; 994.411 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 5.192      ;
; 994.411 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 5.192      ;
; 994.411 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 5.192      ;
; 994.411 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 5.192      ;
; 994.411 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 5.192      ;
; 994.411 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 5.192      ;
; 994.411 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 5.192      ;
; 996.566 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 3.037      ;
; 996.566 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 3.037      ;
; 996.566 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 3.037      ;
; 996.566 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 3.037      ;
; 996.566 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 3.037      ;
; 996.566 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 3.037      ;
; 996.566 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 3.037      ;
; 996.566 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 3.037      ;
; 996.566 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.085     ; 3.037      ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'T80s:cpu1|IORQ_n'                                                                                                                                          ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 0.694 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.563      ; 6.039      ;
; 0.694 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.563      ; 6.039      ;
; 0.815 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.560      ; 6.157      ;
; 0.815 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.560      ; 6.157      ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.137  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.516      ;
; 2.137  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.516      ;
; 2.137  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.516      ;
; 2.137  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.516      ;
; 2.137  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.516      ;
; 2.137  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.516      ;
; 2.167  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.546      ;
; 2.167  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.546      ;
; 2.167  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.546      ;
; 2.167  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.546      ;
; 2.167  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.546      ;
; 2.167  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.869      ; 3.546      ;
; 2.308  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.202      ;
; 2.308  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.202      ;
; 2.308  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.202      ;
; 2.308  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.202      ;
; 2.308  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.202      ;
; 2.308  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.202      ;
; 2.308  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.202      ;
; 2.308  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.202      ;
; 2.371  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.265      ;
; 2.371  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.265      ;
; 2.371  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.265      ;
; 2.371  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.265      ;
; 2.371  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.265      ;
; 2.371  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.265      ;
; 2.371  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.265      ;
; 2.371  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.265      ;
; 2.624  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.382      ; 3.516      ;
; 2.624  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.382      ; 3.516      ;
; 2.654  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.382      ; 3.546      ;
; 2.654  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.382      ; 3.546      ;
; 2.788  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.376      ; 3.674      ;
; 2.788  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.376      ; 3.674      ;
; 2.788  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.376      ; 3.674      ;
; 2.788  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.376      ; 3.674      ;
; 2.802  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.696      ;
; 2.802  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.696      ;
; 2.802  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.696      ;
; 2.802  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.696      ;
; 2.802  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.696      ;
; 2.802  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.696      ;
; 2.802  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.696      ;
; 2.839  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.376      ; 3.725      ;
; 2.839  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.376      ; 3.725      ;
; 2.839  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.376      ; 3.725      ;
; 2.839  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.376      ; 3.725      ;
; 2.862  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.756      ;
; 2.862  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.756      ;
; 2.862  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.756      ;
; 2.862  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.756      ;
; 2.862  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.756      ;
; 2.862  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.756      ;
; 2.862  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.384      ; 3.756      ;
; 70.265 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.235      ;
; 70.265 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.235      ;
; 70.265 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.235      ;
; 70.265 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.235      ;
; 70.265 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.235      ;
; 70.265 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.235      ;
; 70.469 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 2.954      ;
; 70.469 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 2.954      ;
; 70.469 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 2.954      ;
; 70.469 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 2.954      ;
; 70.469 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 2.954      ;
; 70.469 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 2.954      ;
; 70.469 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 2.954      ;
; 70.469 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 2.954      ;
; 70.625 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.595      ;
; 70.625 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.595      ;
; 70.625 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.595      ;
; 70.625 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.595      ;
; 70.625 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.595      ;
; 70.625 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.595      ;
; 70.686 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.656      ;
; 70.686 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.656      ;
; 70.686 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.656      ;
; 70.686 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.656      ;
; 70.686 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.656      ;
; 70.686 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.656      ;
; 70.752 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.064      ; 3.235      ;
; 70.752 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.064      ; 3.235      ;
; 70.791 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.761      ;
; 70.791 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.761      ;
; 70.791 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.761      ;
; 70.791 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.761      ;
; 70.791 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.761      ;
; 70.791 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.551      ; 3.761      ;
; 70.796 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.281      ;
; 70.796 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.281      ;
; 70.796 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.281      ;
; 70.796 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.281      ;
; 70.796 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.281      ;
; 70.796 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.281      ;
; 70.796 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.281      ;
; 70.796 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.281      ;
; 70.890 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.375      ;
; 70.890 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.375      ;
; 70.890 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.375      ;
; 70.890 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.066      ; 3.375      ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.509 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.798      ;
; 2.509 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.798      ;
; 2.509 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.798      ;
; 2.509 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.798      ;
; 2.509 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.798      ;
; 2.509 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.798      ;
; 2.509 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.798      ;
; 2.509 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.798      ;
; 2.509 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.798      ;
; 4.423 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.712      ;
; 4.423 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.712      ;
; 4.423 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.712      ;
; 4.423 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.712      ;
; 4.423 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.712      ;
; 4.423 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.712      ;
; 4.423 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.712      ;
; 4.423 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.712      ;
; 4.423 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.712      ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 37.15 MHz  ; 37.15 MHz       ; clocks|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 87.06 MHz  ; 87.06 MHz       ; T80s:cpu1|IORQ_n                                   ;      ;
; 122.29 MHz ; 122.29 MHz      ; clocks|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; T80s:cpu1|IORQ_n                                   ; -10.486 ; -309.388      ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -7.542  ; -320.088      ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; -7.245  ; -414.949      ;
+----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; T80s:cpu1|IORQ_n                                   ; -0.059 ; -0.059        ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.345  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.382  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -3.252  ; -80.262       ;
; T80s:cpu1|IORQ_n                                   ; -2.370  ; -4.740        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 994.657 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; T80s:cpu1|IORQ_n                                   ; 0.634 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 1.911 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 2.242 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; T80s:cpu1|IORQ_n                                   ; -3.201  ; -242.004      ;
; i_clk                                              ; 9.943   ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.487  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 499.509 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -10.486 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.768      ;
; -10.486 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.768      ;
; -10.486 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.768      ;
; -10.486 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.768      ;
; -10.485 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.767      ;
; -10.485 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.767      ;
; -10.356 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.638      ;
; -10.356 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.638      ;
; -10.356 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.638      ;
; -10.356 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.638      ;
; -10.355 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.637      ;
; -10.355 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.637      ;
; -10.271 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.553      ;
; -10.271 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.553      ;
; -10.271 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.553      ;
; -10.271 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.553      ;
; -10.270 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.552      ;
; -10.270 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.552      ;
; -10.170 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.452      ;
; -10.170 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.452      ;
; -10.170 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.452      ;
; -10.170 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.452      ;
; -10.169 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.451      ;
; -10.169 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.451      ;
; -10.025 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.307      ;
; -10.025 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.307      ;
; -10.025 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.307      ;
; -10.025 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.307      ;
; -10.024 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.306      ;
; -10.024 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.306      ;
; -9.856  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.138      ;
; -9.856  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.138      ;
; -9.856  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.138      ;
; -9.856  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.138      ;
; -9.855  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.137      ;
; -9.855  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.720     ; 9.137      ;
; -9.620  ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.438     ; 9.221      ;
; -9.544  ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.438     ; 9.145      ;
; -9.523  ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.438     ; 9.124      ;
; -9.442  ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 8.723      ;
; -9.250  ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.438     ; 8.851      ;
; -9.233  ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.438     ; 8.834      ;
; -9.126  ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 8.407      ;
; -9.002  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.438     ; 8.603      ;
; -8.450  ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 7.731      ;
; -8.385  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.996     ; 7.391      ;
; -8.134  ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 7.415      ;
; -7.628  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.172     ;
; -7.628  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.172     ;
; -7.628  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.172     ;
; -7.628  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.172     ;
; -7.627  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.171     ;
; -7.627  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.171     ;
; -7.490  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.034     ;
; -7.490  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.034     ;
; -7.490  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.034     ;
; -7.490  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.034     ;
; -7.489  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.033     ;
; -7.489  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 11.033     ;
; -7.394  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.938     ;
; -7.394  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.938     ;
; -7.394  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.938     ;
; -7.394  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.938     ;
; -7.393  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.937     ;
; -7.393  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.937     ;
; -7.266  ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 6.547      ;
; -7.242  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.786     ;
; -7.242  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.786     ;
; -7.242  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.786     ;
; -7.242  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.786     ;
; -7.241  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.785     ;
; -7.241  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.559      ; 10.785     ;
; -7.190  ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 6.471      ;
; -7.105  ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 6.386      ;
; -7.097  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 6.378      ;
; -7.031  ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 6.312      ;
; -6.963  ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 6.244      ;
; -6.878  ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 6.159      ;
; -6.876  ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.841      ; 10.739     ;
; -6.862  ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.721     ; 6.143      ;
; -6.676  ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.841      ; 10.539     ;
; -6.531  ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.841      ; 10.394     ;
; -6.483  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.600      ;
; -6.483  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.600      ;
; -6.483  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.600      ;
; -6.483  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.600      ;
; -6.482  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.599      ;
; -6.482  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.599      ;
; -6.378  ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.841      ; 10.241     ;
; -6.081  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.198      ;
; -6.081  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.198      ;
; -6.081  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.198      ;
; -6.081  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.198      ;
; -6.080  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.197      ;
; -6.080  ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.132      ; 9.197      ;
; -5.731  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.996     ; 4.737      ;
; -5.707  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.996     ; 4.713      ;
; -5.651  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.999     ; 4.654      ;
; -5.639  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.999     ; 4.642      ;
; -5.562  ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.414      ; 8.998      ;
+---------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+--------+-----------------------------------+-----------------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; -7.542 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.700     ; 1.919      ;
; -7.540 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.700     ; 1.917      ;
; -7.539 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.700     ; 1.916      ;
; -7.432 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.700     ; 1.809      ;
; -7.432 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.700     ; 1.809      ;
; -7.409 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.696     ; 1.790      ;
; -7.403 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.696     ; 1.784      ;
; -7.403 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.700     ; 1.780      ;
; -7.402 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.700     ; 1.779      ;
; -7.393 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.700     ; 1.770      ;
; -7.390 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.700     ; 1.767      ;
; -7.328 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.696     ; 1.709      ;
; -7.321 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.700     ; 1.698      ;
; -7.320 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.696     ; 1.701      ;
; -7.314 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.696     ; 1.695      ;
; -7.129 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.020     ; 2.186      ;
; -7.127 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.020     ; 2.184      ;
; -7.117 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.696     ; 1.498      ;
; -6.957 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.305     ; 2.729      ;
; -6.779 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[0]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.410      ;
; -6.779 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[1]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.410      ;
; -6.779 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[2]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.410      ;
; -6.779 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[3]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.410      ;
; -6.779 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[4]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.410      ;
; -6.779 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[5]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.410      ;
; -6.779 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[6]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.410      ;
; -6.765 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[7]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.396      ;
; -6.654 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[0]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.285      ;
; -6.654 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[1]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.285      ;
; -6.654 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[2]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.285      ;
; -6.654 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[3]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.285      ;
; -6.654 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[4]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.285      ;
; -6.654 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[5]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 2.285      ;
; -6.611 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.305     ; 2.383      ;
; -6.374 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.799      ;
; -6.371 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.796      ;
; -6.371 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.796      ;
; -6.370 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.795      ;
; -6.370 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.795      ;
; -6.369 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.794      ;
; -6.368 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.793      ;
; -6.368 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.793      ;
; -6.279 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.704      ;
; -6.277 ; bufferedUART:io1|txByteLatch[7]   ; bufferedUART:io1|txBuffer[7]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.385     ; 1.906      ;
; -6.225 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.650      ;
; -6.190 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txd                    ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 1.821      ;
; -6.104 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.529      ;
; -6.081 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[2]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 1.712      ;
; -6.081 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[3]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 1.712      ;
; -6.079 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[0]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 1.710      ;
; -6.071 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[1]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 1.702      ;
; -6.054 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.479      ;
; -6.035 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.460      ;
; -6.035 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.stopBit        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 1.666      ;
; -6.022 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.dataBit        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 1.653      ;
; -5.960 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.385      ;
; -5.953 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.378      ;
; -5.950 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.375      ;
; -5.949 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.374      ;
; -5.948 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.373      ;
; -5.948 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.373      ;
; -5.947 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.372      ;
; -5.947 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.372      ;
; -5.947 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.372      ;
; -5.839 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.264      ;
; -5.810 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.235      ;
; -5.797 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.222      ;
; -5.796 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.idle           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 1.427      ;
; -5.663 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.088      ;
; -5.661 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.086      ;
; -5.623 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.048      ;
; -5.582 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.007      ;
; -5.580 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 6.005      ;
; -5.519 ; bufferedUART:io1|txByteLatch[2]   ; bufferedUART:io1|txBuffer[2]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.385     ; 1.148      ;
; -5.519 ; bufferedUART:io1|txByteLatch[3]   ; bufferedUART:io1|txBuffer[3]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.385     ; 1.148      ;
; -5.451 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 5.876      ;
; -5.400 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txByteSent             ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.383     ; 1.031      ;
; -5.359 ; bufferedUART:io1|txByteLatch[5]   ; bufferedUART:io1|txBuffer[5]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.385     ; 0.988      ;
; -5.336 ; bufferedUART:io1|txByteLatch[4]   ; bufferedUART:io1|txBuffer[4]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.385     ; 0.965      ;
; -5.336 ; bufferedUART:io1|txByteLatch[6]   ; bufferedUART:io1|txBuffer[6]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.385     ; 0.965      ;
; -5.277 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.108      ; 5.702      ;
; -5.166 ; bufferedUART:io1|txByteLatch[0]   ; bufferedUART:io1|txBuffer[0]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.385     ; 0.795      ;
; -5.165 ; bufferedUART:io1|txByteLatch[1]   ; bufferedUART:io1|txBuffer[1]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.385     ; 0.794      ;
; -5.007 ; n_RomActive                       ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 3.436      ;
; -5.000 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 3.429      ;
; -4.956 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 3.385      ;
; -4.950 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 3.379      ;
; -4.838 ; n_RomActive                       ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 3.267      ;
; -4.836 ; n_RomActive                       ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 3.265      ;
; -4.833 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 3.262      ;
; -4.831 ; n_RomActive                       ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 3.260      ;
; -4.125 ; n_RomActive                       ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 2.554      ;
; -4.124 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 2.553      ;
; -4.124 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 2.553      ;
; -4.124 ; n_RomActive                       ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 2.553      ;
; -4.123 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 2.552      ;
; -4.122 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 2.551      ;
; -4.122 ; n_RomActive                       ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 2.551      ;
; -4.121 ; n_RomActive                       ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.648     ; 2.550      ;
; -3.281 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxCurrentByteBuffer[7] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.069      ; 3.604      ;
+--------+-----------------------------------+-----------------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -7.245  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.035     ; 3.162      ;
; -7.245  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.035     ; 3.162      ;
; -7.198  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.035     ; 3.115      ;
; -6.863  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|sd_write_flag                 ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.035     ; 2.780      ;
; -6.852  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.313     ; 3.491      ;
; -6.852  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.313     ; 3.491      ;
; -6.852  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.313     ; 3.491      ;
; -6.852  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.313     ; 3.491      ;
; -6.852  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.313     ; 3.491      ;
; -6.852  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.313     ; 3.491      ;
; -6.852  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.313     ; 3.491      ;
; -6.852  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.313     ; 3.491      ;
; -6.848  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.772      ;
; -6.848  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.772      ;
; -6.848  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.772      ;
; -6.848  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.772      ;
; -6.848  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.772      ;
; -6.848  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.772      ;
; -6.848  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.772      ;
; -6.848  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.772      ;
; -6.802  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.581     ; 3.173      ;
; -6.802  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.581     ; 3.173      ;
; -6.802  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.581     ; 3.173      ;
; -6.802  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.581     ; 3.173      ;
; -6.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.721      ;
; -6.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.721      ;
; -6.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.721      ;
; -6.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.721      ;
; -6.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.721      ;
; -6.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.721      ;
; -6.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 2.721      ;
; -6.740  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.036     ; 2.656      ;
; -6.682  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.573     ; 3.061      ;
; -6.682  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.573     ; 3.061      ;
; -6.644  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.858     ; 3.738      ;
; -6.644  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.858     ; 3.738      ;
; -6.612  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.866     ; 3.698      ;
; -6.612  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.866     ; 3.698      ;
; -6.612  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.866     ; 3.698      ;
; -6.612  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.866     ; 3.698      ;
; -6.556  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.321     ; 3.187      ;
; -6.534  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_wait ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.321     ; 3.165      ;
; -6.534  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.rst              ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.321     ; 3.165      ;
; -6.534  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_data  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.321     ; 3.165      ;
; -6.534  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.idle             ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.321     ; 3.165      ;
; -6.490  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.035     ; 2.407      ;
; -6.489  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.320     ; 3.121      ;
; -6.489  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.320     ; 3.121      ;
; -6.379  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd41            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.322     ; 3.009      ;
; -6.377  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd55            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.322     ; 3.007      ;
; -6.373  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.poll_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.322     ; 3.003      ;
; -6.373  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_wait  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.322     ; 3.003      ;
; -6.323  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_init ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.320     ; 2.955      ;
; -6.317  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.622     ; 2.647      ;
; -6.294  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.320     ; 2.926      ;
; -6.219  ; sd_controller:sd1|din_latched[0]  ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.035     ; 2.136      ;
; -6.213  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_data        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.035     ; 2.130      ;
; -6.083  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_byte        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.035     ; 2.000      ;
; -5.762  ; sd_controller:sd1|address[20]     ; sd_controller:sd1|cmd_out[28]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 1.686      ;
; -5.698  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.907     ; 2.743      ;
; -5.501  ; sd_controller:sd1|address[21]     ; sd_controller:sd1|cmd_out[29]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 1.425      ;
; -5.495  ; sd_controller:sd1|address[26]     ; sd_controller:sd1|cmd_out[34]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 1.419      ;
; -5.493  ; sd_controller:sd1|address[23]     ; sd_controller:sd1|cmd_out[31]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 1.417      ;
; -5.491  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.read_block_data         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.321     ; 2.122      ;
; -5.484  ; sd_controller:sd1|address[16]     ; sd_controller:sd1|cmd_out[24]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.409      ;
; -5.484  ; sd_controller:sd1|address[14]     ; sd_controller:sd1|cmd_out[22]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.409      ;
; -5.466  ; sd_controller:sd1|address[24]     ; sd_controller:sd1|cmd_out[32]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 1.390      ;
; -5.460  ; sd_controller:sd1|address[22]     ; sd_controller:sd1|cmd_out[30]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 1.384      ;
; -5.459  ; sd_controller:sd1|address[10]     ; sd_controller:sd1|cmd_out[18]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.384      ;
; -5.457  ; sd_controller:sd1|address[19]     ; sd_controller:sd1|cmd_out[27]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 1.381      ;
; -5.457  ; sd_controller:sd1|address[18]     ; sd_controller:sd1|cmd_out[26]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.382      ;
; -5.453  ; sd_controller:sd1|address[15]     ; sd_controller:sd1|cmd_out[23]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.378      ;
; -5.449  ; sd_controller:sd1|address[13]     ; sd_controller:sd1|cmd_out[21]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.374      ;
; -5.448  ; sd_controller:sd1|address[12]     ; sd_controller:sd1|cmd_out[20]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.373      ;
; -5.445  ; sd_controller:sd1|address[11]     ; sd_controller:sd1|cmd_out[19]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.370      ;
; -5.427  ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.352      ;
; -5.247  ; sd_controller:sd1|address[17]     ; sd_controller:sd1|cmd_out[25]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 1.171      ;
; -5.246  ; sd_controller:sd1|address[31]     ; sd_controller:sd1|cmd_out[39]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.171      ;
; -5.245  ; sd_controller:sd1|address[25]     ; sd_controller:sd1|cmd_out[33]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.170      ;
; -5.245  ; sd_controller:sd1|address[9]      ; sd_controller:sd1|cmd_out[17]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.170      ;
; -5.244  ; sd_controller:sd1|address[28]     ; sd_controller:sd1|cmd_out[36]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.169      ;
; -5.243  ; sd_controller:sd1|address[30]     ; sd_controller:sd1|cmd_out[38]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.168      ;
; -5.243  ; sd_controller:sd1|address[29]     ; sd_controller:sd1|cmd_out[37]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.168      ;
; -5.242  ; sd_controller:sd1|address[27]     ; sd_controller:sd1|cmd_out[35]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.167      ;
; -5.086  ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.027     ; 1.011      ;
; -4.874  ; sd_controller:sd1|din_latched[2]  ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 0.798      ;
; -4.873  ; sd_controller:sd1|din_latched[4]  ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 0.797      ;
; -4.871  ; sd_controller:sd1|din_latched[7]  ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 0.795      ;
; -4.871  ; sd_controller:sd1|din_latched[5]  ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 0.795      ;
; -4.871  ; sd_controller:sd1|din_latched[3]  ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 0.795      ;
; -4.871  ; sd_controller:sd1|din_latched[1]  ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 0.795      ;
; -4.870  ; sd_controller:sd1|din_latched[6]  ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -5.028     ; 0.794      ;
; -4.724  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.544     ; 1.132      ;
; -4.695  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|sd_read_flag                  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.321     ; 1.326      ;
; -4.592  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.544     ; 1.000      ;
; -4.450  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.544     ; 0.858      ;
; -4.449  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.544     ; 0.857      ;
; -4.430  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.read_block_cmd          ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.544     ; 0.838      ;
; 991.510 ; sd_controller:sd1|bit_counter[3]  ; sd_controller:sd1|state.write_block_byte        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.502     ; 7.677      ;
; 991.522 ; sd_controller:sd1|bit_counter[6]  ; sd_controller:sd1|state.write_block_byte        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.545     ; 7.622      ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -0.059 ; bufferedUART:io1|controlReg[7]    ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 1.541      ; 1.197      ;
; 0.339  ; sd_controller:sd1|sd_read_flag    ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.321      ; 4.425      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_read                                                                              ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_write                                                                             ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.430  ; n_RomActive                       ; n_RomActive                                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.044      ; 0.669      ;
; 0.456  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.035      ; 5.256      ;
; 0.495  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.729      ; 6.427      ;
; 0.516  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.035      ; 5.316      ;
; 0.516  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.035      ; 5.316      ;
; 0.516  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.035      ; 5.316      ;
; 0.516  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.035      ; 5.316      ;
; 0.516  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.035      ; 5.316      ;
; 0.516  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.035      ; 5.316      ;
; 0.516  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.035      ; 5.316      ;
; 0.550  ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 1.546      ; 1.811      ;
; 0.558  ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 6.494      ;
; 0.594  ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.035      ; 5.394      ;
; 0.642  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.729      ; 6.574      ;
; 0.650  ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 6.586      ;
; 0.671  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.729      ; 6.603      ;
; 0.687  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.729      ; 6.619      ;
; 0.732  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.729      ; 6.664      ;
; 0.761  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.729      ; 6.693      ;
; 0.777  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.020      ; 6.062      ;
; 0.823  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.729      ; 6.755      ;
; 0.835  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.347      ; 1.412      ;
; 0.846  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.024      ; 6.135      ;
; 0.872  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.311      ; 5.448      ;
; 0.875  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[25]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.018      ; 6.158      ;
; 0.894  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.347      ; 1.471      ;
; 0.944  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.700      ; 6.909      ;
; 0.944  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.700      ; 6.909      ;
; 0.945  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.700      ; 6.910      ;
; 0.945  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.700      ; 6.910      ;
; 0.945  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.700      ; 6.910      ;
; 0.945  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.700      ; 6.910      ;
; 0.974  ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.034      ; 6.273      ;
; 0.979  ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.034      ; 6.278      ;
; 1.001  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.025      ; 6.291      ;
; 1.015  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.729      ; 6.947      ;
; 1.018  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.025      ; 6.308      ;
; 1.029  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.012      ; 6.306      ;
; 1.033  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.324      ;
; 1.034  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.305      ; 5.604      ;
; 1.036  ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|address[27]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.009      ; 6.310      ;
; 1.047  ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|address[29]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.017      ; 6.329      ;
; 1.063  ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.319      ; 6.585      ;
; 1.071  ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[30]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.017      ; 6.353      ;
; 1.078  ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.019      ; 6.362      ;
; 1.079  ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.019      ; 6.363      ;
; 1.080  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.975      ; 7.355      ;
; 1.104  ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.025      ; 6.394      ;
; 1.105  ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.025      ; 6.395      ;
; 1.114  ; T80s:cpu1|T80:u0|DO[6]            ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.405      ;
; 1.119  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.010      ; 6.394      ;
; 1.127  ; T80s:cpu1|T80:u0|DO[6]            ; sd_controller:sd1|address[31]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.009      ; 6.401      ;
; 1.130  ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.421      ;
; 1.140  ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.019      ; 6.424      ;
; 1.142  ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.034      ; 6.441      ;
; 1.150  ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.305      ; 5.720      ;
; 1.151  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.442      ;
; 1.158  ; T80s:cpu1|T80:u0|DO[6]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.017      ; 6.440      ;
; 1.159  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.700      ; 7.124      ;
; 1.159  ; T80s:cpu1|T80:u0|DO[6]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.017      ; 6.441      ;
; 1.179  ; T80s:cpu1|T80:u0|A[6]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.211      ; 2.655      ;
; 1.187  ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.017      ; 6.469      ;
; 1.188  ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.017      ; 6.470      ;
; 1.189  ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.018      ; 6.472      ;
; 1.190  ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|address[26]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.018      ; 6.473      ;
; 1.190  ; T80s:cpu1|T80:u0|DO[3]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.017      ; 6.472      ;
; 1.191  ; T80s:cpu1|T80:u0|DO[3]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.017      ; 6.473      ;
; 1.195  ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.020      ; 6.480      ;
; 1.198  ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.025      ; 6.488      ;
; 1.199  ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.025      ; 6.489      ;
; 1.202  ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.019      ; 6.486      ;
; 1.211  ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|txByteWritten                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 4.383      ; 5.797      ;
; 1.218  ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.509      ;
; 1.220  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[19]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.011      ; 6.496      ;
; 1.220  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[20]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.011      ; 6.496      ;
; 1.220  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[21]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.011      ; 6.496      ;
; 1.220  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.011      ; 6.496      ;
; 1.220  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[23]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.011      ; 6.496      ;
; 1.220  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[24]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.011      ; 6.496      ;
; 1.227  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.700      ; 7.192      ;
; 1.231  ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.034      ; 6.530      ;
; 1.231  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.522      ;
; 1.231  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.522      ;
; 1.231  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.522      ;
; 1.231  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.522      ;
; 1.231  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.522      ;
; 1.231  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.522      ;
; 1.231  ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.026      ; 6.522      ;
; 1.233  ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|address[19]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.011      ; 6.509      ;
; 1.235  ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.011      ; 6.511      ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.345 ; T80s:cpu1|T80:u0|I[5]                   ; T80s:cpu1|T80:u0|A[13]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.080      ;
; 0.400 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|Alternate                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|MCycle[0]              ; T80s:cpu1|T80:u0|MCycle[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|TState[1]              ; T80s:cpu1|T80:u0|TState[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|TState[2]              ; T80s:cpu1|T80:u0|TState[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|PC[0]                  ; T80s:cpu1|T80:u0|PC[0]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|BTR_r                  ; T80s:cpu1|T80:u0|BTR_r                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|Halt_FF                ; T80s:cpu1|T80:u0|Halt_FF                                                                                 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; T80s:cpu1|T80:u0|R[7]                   ; T80s:cpu1|T80:u0|R[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxState.stopBit        ; bufferedUART:io1|rxState.stopBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxState.dataBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxBitCount[3]          ; bufferedUART:io1|rxBitCount[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[1]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txd                    ; bufferedUART:io1|txd                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[7]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxState.idle           ; bufferedUART:io1|rxState.idle                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txState.idle                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBitCount[3]          ; bufferedUART:io1|txBitCount[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBitCount[1]          ; bufferedUART:io1|txBitCount[1]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txState.stopBit        ; bufferedUART:io1|txState.stopBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txState.dataBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txByteSent             ; bufferedUART:io1|txByteSent                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.416 ; T80s:cpu1|T80:u0|TState[0]              ; T80s:cpu1|T80:u0|TState[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.420 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.684      ;
; 0.461 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.725      ;
; 0.466 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[1]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.730      ;
; 0.471 ; T80s:cpu1|T80:u0|Ap[7]                  ; T80s:cpu1|T80:u0|ACC[7]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.476 ; T80s:cpu1|T80:u0|XY_Ind                 ; T80s:cpu1|T80:u0|RegAddrB_r[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.487 ; T80s:cpu1|T80:u0|MCycle[0]              ; T80s:cpu1|T80:u0|Pre_XY_F_M[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.755      ;
; 0.492 ; T80s:cpu1|T80:u0|ACC[7]                 ; T80s:cpu1|T80:u0|Ap[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.495 ; T80s:cpu1|T80:u0|ACC[3]                 ; T80s:cpu1|T80:u0|Ap[3]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.495 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.759      ;
; 0.495 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.759      ;
; 0.496 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.760      ;
; 0.497 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.761      ;
; 0.500 ; T80s:cpu1|T80:u0|ACC[5]                 ; T80s:cpu1|T80:u0|Ap[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.768      ;
; 0.501 ; T80s:cpu1|T80:u0|ACC[6]                 ; T80s:cpu1|T80:u0|Ap[6]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.504 ; T80s:cpu1|T80:u0|ACC[1]                 ; T80s:cpu1|T80:u0|Ap[1]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.771      ;
; 0.509 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBitCount[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.773      ;
; 0.509 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.773      ;
; 0.510 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBitCount[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.774      ;
; 0.522 ; T80s:cpu1|T80:u0|TState[1]              ; T80s:cpu1|T80:u0|TState[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.790      ;
; 0.593 ; T80s:cpu1|T80:u0|I[6]                   ; T80s:cpu1|T80:u0|A[14]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.328      ;
; 0.597 ; T80s:cpu1|T80:u0|I[1]                   ; T80s:cpu1|T80:u0|A[9]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.332      ;
; 0.598 ; T80s:cpu1|T80:u0|Ap[2]                  ; T80s:cpu1|T80:u0|ACC[2]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; T80s:cpu1|T80:u0|Ap[6]                  ; T80s:cpu1|T80:u0|ACC[6]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; bufferedUART:io1|txBuffer[2]            ; bufferedUART:io1|txBuffer[1]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.866      ;
; 0.603 ; bufferedUART:io1|txBuffer[1]            ; bufferedUART:io1|txBuffer[0]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.868      ;
; 0.605 ; T80s:cpu1|T80:u0|I[2]                   ; T80s:cpu1|T80:u0|A[10]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.340      ;
; 0.629 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|RegAddrC[2]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.898      ;
; 0.630 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|RegAddrA_r[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.899      ;
; 0.654 ; bufferedUART:io1|rxCurrentByteBuffer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.356      ;
; 0.654 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.356      ;
; 0.657 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.359      ;
; 0.665 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.367      ;
; 0.666 ; T80s:cpu1|T80:u0|ACC[2]                 ; T80s:cpu1|T80:u0|Ap[2]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; T80s:cpu1|T80:u0|F[5]                   ; T80s:cpu1|T80:u0|Fp[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.671 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.935      ;
; 0.671 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.935      ;
; 0.672 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.936      ;
; 0.674 ; T80s:cpu1|T80:u0|ACC[4]                 ; T80s:cpu1|T80:u0|Ap[4]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.678 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.380      ;
; 0.680 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.961      ;
; 0.683 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.964      ;
; 0.684 ; T80s:cpu1|T80:u0|F[7]                   ; T80s:cpu1|T80:u0|Fp[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; T80s:cpu1|T80:u0|F[2]                   ; T80s:cpu1|T80:u0|Fp[2]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.687 ; T80s:cpu1|T80:u0|Ap[4]                  ; T80s:cpu1|T80:u0|ACC[4]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.391      ;
; 0.690 ; T80s:cpu1|T80:u0|Ap[3]                  ; T80s:cpu1|T80:u0|ACC[3]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; T80s:cpu1|T80:u0|Ap[0]                  ; T80s:cpu1|T80:u0|ACC[0]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; T80s:cpu1|T80:u0|Ap[5]                  ; T80s:cpu1|T80:u0|ACC[5]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; bufferedUART:io1|txBuffer[6]            ; bufferedUART:io1|txBuffer[5]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.956      ;
; 0.692 ; bufferedUART:io1|txBuffer[5]            ; bufferedUART:io1|txBuffer[4]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.957      ;
; 0.693 ; bufferedUART:io1|txBuffer[4]            ; bufferedUART:io1|txBuffer[3]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.958      ;
; 0.694 ; T80s:cpu1|T80:u0|Ap[1]                  ; T80s:cpu1|T80:u0|ACC[1]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; bufferedUART:io1|txBuffer[3]            ; bufferedUART:io1|txBuffer[2]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.959      ;
; 0.697 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.699 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.980      ;
; 0.701 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.982      ;
; 0.705 ; T80s:cpu1|T80:u0|A[7]                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a10~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.359      ;
; 0.706 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.987      ;
; 0.707 ; T80s:cpu1|T80:u0|R[5]                   ; T80s:cpu1|T80:u0|R[5]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.410      ;
; 0.708 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txClockCount[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.972      ;
; 0.709 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.411      ;
; 0.709 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.712 ; T80s:cpu1|T80:u0|R[4]                   ; T80s:cpu1|T80:u0|R[4]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; T80s:cpu1|T80:u0|R[2]                   ; T80s:cpu1|T80:u0|R[2]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.977      ;
; 0.714 ; T80s:cpu1|T80:u0|R[6]                   ; T80s:cpu1|T80:u0|R[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[3]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[4]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.715 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[2]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[6]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.980      ;
; 0.719 ; bufferedUART:io1|rxClockCount[5]        ; bufferedUART:io1|rxClockCount[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.000      ;
; 0.723 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|RegAddrB_r[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.992      ;
; 0.726 ; T80s:cpu1|T80:u0|A[2]                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a10~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.374      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.382 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.idle                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.385 ; sd_controller:sd1|bit_counter[3]                ; sd_controller:sd1|bit_counter[3]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.401 ; sd_controller:sd1|cmd_out[44]                   ; sd_controller:sd1|cmd_out[44]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|return_state.cmd41            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|return_state.poll_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|return_state.cmd55            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_controller:sd1|return_state.read_block_wait  ; sd_controller:sd1|return_state.read_block_wait  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_controller:sd1|state.init                    ; sd_controller:sd1|state.init                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[1]                       ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[2]                       ; sd_controller:sd1|dout[2]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[0]                       ; sd_controller:sd1|dout[0]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|cmd_mode                      ; sd_controller:sd1|cmd_mode                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|cmd_out[47]                   ; sd_controller:sd1|cmd_out[47]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|cmd_out[45]                   ; sd_controller:sd1|cmd_out[45]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|sdCS                          ; sd_controller:sd1|sdCS                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|led_on_count[0]               ; sd_controller:sd1|led_on_count[0]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|data_sig[0]                   ; sd_controller:sd1|data_sig[0]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[7]                       ; sd_controller:sd1|dout[7]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[6]                       ; sd_controller:sd1|dout[6]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[5]                       ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[4]                       ; sd_controller:sd1|dout[4]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_data        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|response_mode                 ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|block_start_ack               ; sd_controller:sd1|block_start_ack               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|init_busy                     ; sd_controller:sd1|init_busy                     ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|return_state.write_block_init ; sd_controller:sd1|return_state.write_block_init ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|state.send_cmd                ; sd_controller:sd1|state.send_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|sclk_sig                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.470 ; sd_controller:sd1|state.rst                     ; sd_controller:sd1|state.init                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; sd_controller:sd1|cmd_out[41]                   ; sd_controller:sd1|cmd_out[42]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|state.poll_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.741      ;
; 0.496 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_byte        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.763      ;
; 0.500 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|state.write_block_wait        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.767      ;
; 0.501 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|state.read_block_wait         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.768      ;
; 0.522 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|state.cmd0                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.789      ;
; 0.598 ; sd_controller:sd1|cmd_out[48]                   ; sd_controller:sd1|cmd_out[49]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|state.cmd41                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; sd_controller:sd1|cmd_out[50]                   ; sd_controller:sd1|cmd_out[51]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sd_controller:sd1|cmd_out[4]                    ; sd_controller:sd1|cmd_out[5]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sd_controller:sd1|cmd_out[1]                    ; sd_controller:sd1|cmd_out[2]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; sd_controller:sd1|cmd_out[54]                   ; sd_controller:sd1|cmd_out[55]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sd_controller:sd1|cmd_out[45]                   ; sd_controller:sd1|cmd_out[46]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sd_controller:sd1|cmd_out[6]                    ; sd_controller:sd1|cmd_out[7]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sd_controller:sd1|cmd_out[5]                    ; sd_controller:sd1|cmd_out[6]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; sd_controller:sd1|return_state.rst              ; sd_controller:sd1|state.rst                     ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; sd_controller:sd1|cmd_out[52]                   ; sd_controller:sd1|cmd_out[53]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; sd_controller:sd1|cmd_out[3]                    ; sd_controller:sd1|cmd_out[4]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; sd_controller:sd1|cmd_out[47]                   ; sd_controller:sd1|cmd_out[48]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.607 ; sd_controller:sd1|recv_data[6]                  ; sd_controller:sd1|recv_data[7]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.607 ; sd_controller:sd1|recv_data[4]                  ; sd_controller:sd1|recv_data[5]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.621 ; sd_controller:sd1|recv_data[3]                  ; sd_controller:sd1|recv_data[4]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.888      ;
; 0.623 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|recv_data[6]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.890      ;
; 0.626 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.read_block_cmd          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.913      ;
; 0.632 ; sd_controller:sd1|state.poll_cmd                ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.900      ;
; 0.643 ; sd_controller:sd1|return_state.read_block_data  ; sd_controller:sd1|state.read_block_data         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.910      ;
; 0.644 ; sd_controller:sd1|cmd_out[22]                   ; sd_controller:sd1|cmd_out[23]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.912      ;
; 0.644 ; sd_controller:sd1|cmd_out[13]                   ; sd_controller:sd1|cmd_out[14]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.912      ;
; 0.644 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.911      ;
; 0.645 ; sd_controller:sd1|data_sig[6]                   ; sd_controller:sd1|data_sig[7]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sd_controller:sd1|data_sig[5]                   ; sd_controller:sd1|data_sig[6]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sd_controller:sd1|data_sig[3]                   ; sd_controller:sd1|data_sig[4]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sd_controller:sd1|cmd_out[23]                   ; sd_controller:sd1|cmd_out[24]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sd_controller:sd1|cmd_out[20]                   ; sd_controller:sd1|cmd_out[21]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sd_controller:sd1|cmd_out[11]                   ; sd_controller:sd1|cmd_out[12]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sd_controller:sd1|cmd_out[10]                   ; sd_controller:sd1|cmd_out[11]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[38]                   ; sd_controller:sd1|cmd_out[39]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[37]                   ; sd_controller:sd1|cmd_out[38]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[35]                   ; sd_controller:sd1|cmd_out[36]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[34]                   ; sd_controller:sd1|cmd_out[35]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[31]                   ; sd_controller:sd1|cmd_out[32]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[29]                   ; sd_controller:sd1|cmd_out[30]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[24]                   ; sd_controller:sd1|cmd_out[25]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sd_controller:sd1|cmd_out[21]                   ; sd_controller:sd1|cmd_out[22]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sd_controller:sd1|cmd_out[15]                   ; sd_controller:sd1|cmd_out[16]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sd_controller:sd1|state.read_block_data         ; sd_controller:sd1|return_state.read_block_data  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sd_controller:sd1|state.read_block_data         ; sd_controller:sd1|return_state.idle             ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sd_controller:sd1|data_sig[4]                   ; sd_controller:sd1|data_sig[5]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sd_controller:sd1|data_sig[2]                   ; sd_controller:sd1|data_sig[3]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sd_controller:sd1|data_sig[1]                   ; sd_controller:sd1|data_sig[2]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sd_controller:sd1|cmd_out[36]                   ; sd_controller:sd1|cmd_out[37]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; sd_controller:sd1|cmd_out[32]                   ; sd_controller:sd1|cmd_out[33]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; sd_controller:sd1|cmd_out[28]                   ; sd_controller:sd1|cmd_out[29]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; sd_controller:sd1|cmd_out[9]                    ; sd_controller:sd1|cmd_out[10]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; sd_controller:sd1|cmd_out[30]                   ; sd_controller:sd1|cmd_out[31]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; sd_controller:sd1|cmd_out[12]                   ; sd_controller:sd1|cmd_out[13]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
; 0.649 ; sd_controller:sd1|cmd_out[27]                   ; sd_controller:sd1|cmd_out[28]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.916      ;
; 0.688 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|bit_counter[0]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; sd_controller:sd1|recv_data[7]                  ; sd_controller:sd1|dout[7]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; sd_controller:sd1|led_on_count[4]               ; sd_controller:sd1|led_on_count[4]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; sd_controller:sd1|cmd_out[2]                    ; sd_controller:sd1|cmd_out[3]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; sd_controller:sd1|led_on_count[1]               ; sd_controller:sd1|led_on_count[1]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; sd_controller:sd1|cmd_out[53]                   ; sd_controller:sd1|cmd_out[54]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; sd_controller:sd1|cmd_out[51]                   ; sd_controller:sd1|cmd_out[52]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; sd_controller:sd1|led_on_count[2]               ; sd_controller:sd1|led_on_count[2]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.699 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|recv_data[2]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; sd_controller:sd1|led_on_count[5]               ; sd_controller:sd1|led_on_count[5]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; sd_controller:sd1|recv_data[6]                  ; sd_controller:sd1|dout[6]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; sd_controller:sd1|recv_data[4]                  ; sd_controller:sd1|dout[4]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -3.252 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.581      ;
; -3.252 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.581      ;
; -3.252 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.581      ;
; -3.252 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.581      ;
; -3.252 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.581      ;
; -3.252 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.581      ;
; -3.252 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.581      ;
; -3.242 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.571      ;
; -3.242 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.571      ;
; -3.242 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.571      ;
; -3.242 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.571      ;
; -3.242 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.571      ;
; -3.242 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.571      ;
; -3.242 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.571      ;
; -3.240 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.069      ; 3.563      ;
; -3.240 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.069      ; 3.563      ;
; -3.240 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.069      ; 3.563      ;
; -3.240 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.069      ; 3.563      ;
; -3.231 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.069      ; 3.554      ;
; -3.231 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.069      ; 3.554      ;
; -3.231 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.069      ; 3.554      ;
; -3.231 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.069      ; 3.554      ;
; -3.073 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.071      ; 3.398      ;
; -3.073 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.071      ; 3.398      ;
; -3.060 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.071      ; 3.385      ;
; -3.060 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.071      ; 3.385      ;
; -2.801 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.130      ;
; -2.801 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.130      ;
; -2.801 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.130      ;
; -2.801 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.130      ;
; -2.801 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.130      ;
; -2.801 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.130      ;
; -2.801 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.130      ;
; -2.801 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.130      ;
; -2.742 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.071      ;
; -2.742 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.071      ;
; -2.742 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.071      ;
; -2.742 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.071      ;
; -2.742 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.071      ;
; -2.742 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.071      ;
; -2.742 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.071      ;
; -2.742 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.071      ;
; -2.664 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.398      ;
; -2.664 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.398      ;
; -2.664 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.398      ;
; -2.664 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.398      ;
; -2.664 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.398      ;
; -2.664 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.398      ;
; -2.651 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.385      ;
; -2.651 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.385      ;
; -2.651 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.385      ;
; -2.651 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.385      ;
; -2.651 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.385      ;
; -2.651 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.480      ; 3.385      ;
; 58.633 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 9.082      ;
; 58.633 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 9.082      ;
; 58.633 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 9.082      ;
; 58.633 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 9.082      ;
; 58.633 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 9.082      ;
; 58.633 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 9.082      ;
; 58.633 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 9.082      ;
; 58.651 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 9.065      ;
; 58.651 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 9.065      ;
; 58.651 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 9.065      ;
; 58.651 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 9.065      ;
; 58.802 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 8.909      ;
; 58.802 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 8.909      ;
; 59.099 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.609      ;
; 59.099 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.609      ;
; 59.099 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.609      ;
; 59.099 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.609      ;
; 59.099 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.609      ;
; 59.099 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.609      ;
; 59.099 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.609      ;
; 59.104 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.119     ; 8.591      ;
; 59.104 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.119     ; 8.591      ;
; 59.104 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.119     ; 8.591      ;
; 59.104 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.119     ; 8.591      ;
; 59.133 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 8.582      ;
; 59.133 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 8.582      ;
; 59.133 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 8.582      ;
; 59.133 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 8.582      ;
; 59.133 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 8.582      ;
; 59.133 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 8.582      ;
; 59.133 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 8.582      ;
; 59.133 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.099     ; 8.582      ;
; 59.211 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.306      ; 8.909      ;
; 59.211 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.306      ; 8.909      ;
; 59.211 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.306      ; 8.909      ;
; 59.211 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.306      ; 8.909      ;
; 59.211 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.306      ; 8.909      ;
; 59.211 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.306      ; 8.909      ;
; 59.291 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.110     ; 8.413      ;
; 59.291 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.110     ; 8.413      ;
; 59.550 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.158      ;
; 59.550 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.158      ;
; 59.550 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.158      ;
; 59.550 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.158      ;
; 59.550 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.158      ;
; 59.550 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.158      ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'T80s:cpu1|IORQ_n'                                                                                                                                           ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -2.370 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.727      ; 6.519      ;
; -2.370 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.727      ; 6.519      ;
; -2.291 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.728      ; 6.441      ;
; -2.291 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.728      ; 6.441      ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 994.657 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 4.958      ;
; 994.657 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 4.958      ;
; 994.657 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 4.958      ;
; 994.657 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 4.958      ;
; 994.657 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 4.958      ;
; 994.657 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 4.958      ;
; 994.657 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 4.958      ;
; 994.657 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 4.958      ;
; 994.657 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 4.958      ;
; 996.745 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 2.870      ;
; 996.745 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 2.870      ;
; 996.745 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 2.870      ;
; 996.745 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 2.870      ;
; 996.745 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 2.870      ;
; 996.745 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 2.870      ;
; 996.745 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 2.870      ;
; 996.745 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 2.870      ;
; 996.745 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.074     ; 2.870      ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'T80s:cpu1|IORQ_n'                                                                                                                                           ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 0.634 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.027      ; 5.426      ;
; 0.634 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.027      ; 5.426      ;
; 0.743 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.026      ; 5.534      ;
; 0.743 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 5.026      ; 5.534      ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.251      ;
; 1.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.251      ;
; 1.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.251      ;
; 1.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.251      ;
; 1.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.251      ;
; 1.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.251      ;
; 1.922  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.262      ;
; 1.922  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.262      ;
; 1.922  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.262      ;
; 1.922  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.262      ;
; 1.922  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.262      ;
; 1.922  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.868      ; 3.262      ;
; 2.030  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 2.948      ;
; 2.030  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 2.948      ;
; 2.030  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 2.948      ;
; 2.030  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 2.948      ;
; 2.030  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 2.948      ;
; 2.030  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 2.948      ;
; 2.030  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 2.948      ;
; 2.030  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 2.948      ;
; 2.087  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.005      ;
; 2.087  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.005      ;
; 2.087  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.005      ;
; 2.087  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.005      ;
; 2.087  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.005      ;
; 2.087  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.005      ;
; 2.087  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.005      ;
; 2.087  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.005      ;
; 2.336  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.443      ; 3.251      ;
; 2.336  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.443      ; 3.251      ;
; 2.347  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.443      ; 3.262      ;
; 2.347  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.443      ; 3.262      ;
; 2.499  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 3.411      ;
; 2.499  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 3.411      ;
; 2.499  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 3.411      ;
; 2.499  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 3.411      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.427      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.427      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.427      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.427      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.427      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.427      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.427      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 3.421      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 3.421      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 3.421      ;
; 2.509  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 3.421      ;
; 2.520  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.438      ;
; 2.520  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.438      ;
; 2.520  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.438      ;
; 2.520  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.438      ;
; 2.520  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.438      ;
; 2.520  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.438      ;
; 2.520  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.446      ; 3.438      ;
; 70.051 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 2.917      ;
; 70.051 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 2.917      ;
; 70.051 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 2.917      ;
; 70.051 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 2.917      ;
; 70.051 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 2.917      ;
; 70.051 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 2.917      ;
; 70.227 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.671      ;
; 70.227 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.671      ;
; 70.227 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.671      ;
; 70.227 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.671      ;
; 70.227 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.671      ;
; 70.227 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.671      ;
; 70.227 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.671      ;
; 70.227 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.671      ;
; 70.451 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.317      ;
; 70.451 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.317      ;
; 70.451 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.317      ;
; 70.451 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.317      ;
; 70.451 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.317      ;
; 70.451 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.317      ;
; 70.454 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.320      ;
; 70.454 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.320      ;
; 70.454 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.320      ;
; 70.454 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.320      ;
; 70.454 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.320      ;
; 70.454 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.320      ;
; 70.476 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.039      ; 2.917      ;
; 70.476 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.039      ; 2.917      ;
; 70.562 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.428      ;
; 70.562 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.428      ;
; 70.562 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.428      ;
; 70.562 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.428      ;
; 70.562 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.428      ;
; 70.562 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.464      ; 3.428      ;
; 70.562 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.006      ;
; 70.562 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.006      ;
; 70.562 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.006      ;
; 70.562 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.006      ;
; 70.562 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.006      ;
; 70.562 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.006      ;
; 70.562 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.006      ;
; 70.562 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.006      ;
; 70.627 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.071      ;
; 70.627 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.071      ;
; 70.627 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.071      ;
; 70.627 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.071      ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.242 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.508      ;
; 2.242 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.508      ;
; 2.242 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.508      ;
; 2.242 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.508      ;
; 2.242 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.508      ;
; 2.242 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.508      ;
; 2.242 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.508      ;
; 2.242 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.508      ;
; 2.242 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.508      ;
; 3.964 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.229      ;
; 3.964 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.229      ;
; 3.964 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.229      ;
; 3.964 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.229      ;
; 3.964 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.229      ;
; 3.964 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.229      ;
; 3.964 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.229      ;
; 3.964 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.229      ;
; 3.964 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.229      ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; T80s:cpu1|IORQ_n                                   ; -4.535 ; -141.584      ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -3.634 ; -154.228      ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; -2.992 ; -168.250      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.162 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.179 ; 0.000         ;
; T80s:cpu1|IORQ_n                                   ; 0.186 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -1.699  ; -41.575       ;
; T80s:cpu1|IORQ_n                                   ; -0.816  ; -1.632        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 997.248 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; T80s:cpu1|IORQ_n                                   ; 0.503 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.912 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.055 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; T80s:cpu1|IORQ_n                                   ; -1.000  ; -90.492       ;
; i_clk                                              ; 9.594   ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.540  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 499.613 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -4.535 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.721      ;
; -4.535 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.721      ;
; -4.535 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.721      ;
; -4.535 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.721      ;
; -4.534 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.720      ;
; -4.534 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.720      ;
; -4.494 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.680      ;
; -4.494 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.680      ;
; -4.494 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.680      ;
; -4.494 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.680      ;
; -4.493 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.679      ;
; -4.493 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.679      ;
; -4.479 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.665      ;
; -4.479 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.665      ;
; -4.479 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.665      ;
; -4.479 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.665      ;
; -4.478 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.664      ;
; -4.478 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.664      ;
; -4.387 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.573      ;
; -4.387 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.573      ;
; -4.387 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.573      ;
; -4.387 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.573      ;
; -4.386 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.572      ;
; -4.386 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.572      ;
; -4.320 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.506      ;
; -4.320 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.506      ;
; -4.320 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.506      ;
; -4.320 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.506      ;
; -4.319 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.505      ;
; -4.319 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.505      ;
; -4.235 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.421      ;
; -4.235 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.421      ;
; -4.235 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.421      ;
; -4.235 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.421      ;
; -4.234 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.420      ;
; -4.234 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.420      ;
; -4.177 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.658     ; 4.528      ;
; -4.136 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.658     ; 4.487      ;
; -4.121 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.658     ; 4.472      ;
; -4.029 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.658     ; 4.380      ;
; -4.008 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.194      ;
; -3.962 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.658     ; 4.313      ;
; -3.877 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.658     ; 4.228      ;
; -3.860 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 4.046      ;
; -3.770 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.451      ;
; -3.770 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.451      ;
; -3.770 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.451      ;
; -3.770 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.451      ;
; -3.769 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.450      ;
; -3.769 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.450      ;
; -3.745 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.426      ;
; -3.745 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.426      ;
; -3.745 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.426      ;
; -3.745 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.426      ;
; -3.744 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.425      ;
; -3.744 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.425      ;
; -3.661 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.342      ;
; -3.661 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.342      ;
; -3.661 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.342      ;
; -3.661 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.342      ;
; -3.660 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.341      ;
; -3.660 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.341      ;
; -3.547 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.228      ;
; -3.547 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.228      ;
; -3.547 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.228      ;
; -3.547 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.228      ;
; -3.546 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.227      ;
; -3.546 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.711      ; 5.227      ;
; -3.517 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 3.703      ;
; -3.412 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.854      ; 5.258      ;
; -3.387 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.854      ; 5.233      ;
; -3.369 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 3.555      ;
; -3.303 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.854      ; 5.149      ;
; -3.259 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.942     ; 3.304      ;
; -3.189 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.854      ; 5.035      ;
; -3.173 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.626      ;
; -3.173 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.626      ;
; -3.173 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.626      ;
; -3.173 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.626      ;
; -3.172 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.625      ;
; -3.172 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.625      ;
; -3.012 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.465      ;
; -3.012 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.465      ;
; -3.012 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.465      ;
; -3.012 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.465      ;
; -3.011 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.464      ;
; -3.011 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.464      ;
; -2.970 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 3.156      ;
; -2.934 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 3.120      ;
; -2.919 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 3.105      ;
; -2.907 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 3.093      ;
; -2.892 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 3.078      ;
; -2.885 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 3.071      ;
; -2.815 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.626      ; 4.433      ;
; -2.789 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 2.975      ;
; -2.704 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.801     ; 2.890      ;
; -2.672 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.749      ; 4.453      ;
; -2.654 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.626      ; 4.272      ;
; -2.646 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.483      ; 4.099      ;
; -2.629 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[3]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.749      ; 4.410      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+--------+-----------------------------------+-----------------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; -3.634 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.790     ; 0.906      ;
; -3.600 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.790     ; 0.872      ;
; -3.598 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.790     ; 0.870      ;
; -3.557 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.790     ; 0.829      ;
; -3.550 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.787     ; 0.825      ;
; -3.549 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.787     ; 0.824      ;
; -3.549 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.787     ; 0.824      ;
; -3.544 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.787     ; 0.819      ;
; -3.536 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.790     ; 0.808      ;
; -3.536 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.790     ; 0.808      ;
; -3.526 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.790     ; 0.798      ;
; -3.525 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.790     ; 0.797      ;
; -3.524 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.790     ; 0.796      ;
; -3.521 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.787     ; 0.796      ;
; -3.521 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.790     ; 0.793      ;
; -3.437 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.787     ; 0.712      ;
; -3.408 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.493     ; 0.977      ;
; -3.407 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.493     ; 0.976      ;
; -3.291 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.110     ; 1.243      ;
; -3.267 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[0]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 1.105      ;
; -3.267 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[1]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 1.105      ;
; -3.267 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[2]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 1.105      ;
; -3.267 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[3]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 1.105      ;
; -3.267 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[4]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 1.105      ;
; -3.267 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[5]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 1.105      ;
; -3.267 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[6]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 1.105      ;
; -3.259 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[7]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 1.096      ;
; -3.218 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[0]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 1.055      ;
; -3.218 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[1]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 1.055      ;
; -3.218 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[2]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 1.055      ;
; -3.218 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[3]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 1.055      ;
; -3.218 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[4]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 1.055      ;
; -3.218 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[5]        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 1.055      ;
; -3.144 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.110     ; 1.096      ;
; -3.089 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.123      ;
; -3.086 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.120      ;
; -3.084 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.118      ;
; -3.083 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.117      ;
; -3.083 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.117      ;
; -3.081 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.115      ;
; -3.081 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.115      ;
; -3.081 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.115      ;
; -3.060 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.094      ;
; -3.044 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.078      ;
; -3.018 ; bufferedUART:io1|txByteLatch[7]   ; bufferedUART:io1|txBuffer[7]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 0.855      ;
; -2.991 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txd                    ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 0.828      ;
; -2.981 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[2]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 0.818      ;
; -2.981 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[3]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 0.818      ;
; -2.978 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 3.012      ;
; -2.978 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[0]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 0.815      ;
; -2.968 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[1]          ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 0.805      ;
; -2.948 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.982      ;
; -2.933 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.967      ;
; -2.916 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.stopBit        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 0.753      ;
; -2.912 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.dataBit        ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 0.749      ;
; -2.903 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.937      ;
; -2.900 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.934      ;
; -2.899 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.933      ;
; -2.898 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.932      ;
; -2.898 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.932      ;
; -2.896 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.930      ;
; -2.895 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.929      ;
; -2.895 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.929      ;
; -2.889 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.923      ;
; -2.856 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.890      ;
; -2.827 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.idle           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 0.664      ;
; -2.823 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.857      ;
; -2.821 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.855      ;
; -2.793 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.827      ;
; -2.792 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.826      ;
; -2.722 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.756      ;
; -2.709 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.743      ;
; -2.705 ; bufferedUART:io1|txByteLatch[3]   ; bufferedUART:io1|txBuffer[3]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 0.543      ;
; -2.703 ; bufferedUART:io1|txByteLatch[2]   ; bufferedUART:io1|txBuffer[2]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 0.541      ;
; -2.684 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.718      ;
; -2.683 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.717      ;
; -2.647 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txByteSent             ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.162     ; 0.484      ;
; -2.615 ; bufferedUART:io1|txByteLatch[5]   ; bufferedUART:io1|txBuffer[5]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 0.453      ;
; -2.609 ; bufferedUART:io1|txByteLatch[6]   ; bufferedUART:io1|txBuffer[6]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 0.447      ;
; -2.608 ; bufferedUART:io1|txByteLatch[4]   ; bufferedUART:io1|txBuffer[4]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 0.446      ;
; -2.575 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.133     ; 2.609      ;
; -2.534 ; bufferedUART:io1|txByteLatch[0]   ; bufferedUART:io1|txBuffer[0]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 0.372      ;
; -2.534 ; bufferedUART:io1|txByteLatch[1]   ; bufferedUART:io1|txBuffer[1]            ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.161     ; 0.372      ;
; -2.499 ; n_RomActive                       ; T80s:cpu1|DI_Reg[4]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.619      ;
; -2.492 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[7]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.612      ;
; -2.475 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[5]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.595      ;
; -2.468 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[6]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.588      ;
; -2.429 ; n_RomActive                       ; T80s:cpu1|DI_Reg[6]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.549      ;
; -2.428 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[4]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.548      ;
; -2.427 ; n_RomActive                       ; T80s:cpu1|DI_Reg[5]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.547      ;
; -2.421 ; n_RomActive                       ; T80s:cpu1|DI_Reg[7]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.541      ;
; -2.089 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[0]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.209      ;
; -2.089 ; n_RomActive                       ; T80s:cpu1|DI_Reg[0]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.209      ;
; -2.088 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[1]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.208      ;
; -2.088 ; n_RomActive                       ; T80s:cpu1|DI_Reg[2]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.208      ;
; -2.087 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[2]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.207      ;
; -2.086 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[3]                  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.206      ;
; -2.086 ; n_RomActive                       ; T80s:cpu1|DI_Reg[3]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.206      ;
; -2.085 ; n_RomActive                       ; T80s:cpu1|DI_Reg[1]                     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.942     ; 1.205      ;
; -1.576 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxCurrentByteBuffer[7] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.574      ;
+--------+-----------------------------------+-----------------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.992  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.500     ; 1.429      ;
; -2.992  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.500     ; 1.429      ;
; -2.950  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.500     ; 1.387      ;
; -2.868  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|sd_write_flag                 ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.500     ; 1.305      ;
; -2.810  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.304     ; 1.443      ;
; -2.810  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.304     ; 1.443      ;
; -2.810  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.304     ; 1.443      ;
; -2.810  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.304     ; 1.443      ;
; -2.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.237      ;
; -2.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.237      ;
; -2.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.237      ;
; -2.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.237      ;
; -2.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.237      ;
; -2.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.237      ;
; -2.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.237      ;
; -2.797  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.237      ;
; -2.793  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.233      ;
; -2.793  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.233      ;
; -2.793  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.233      ;
; -2.793  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.233      ;
; -2.793  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.233      ;
; -2.793  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.233      ;
; -2.793  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 1.233      ;
; -2.781  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.114     ; 1.604      ;
; -2.781  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.114     ; 1.604      ;
; -2.781  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.114     ; 1.604      ;
; -2.781  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.114     ; 1.604      ;
; -2.781  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.114     ; 1.604      ;
; -2.781  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.114     ; 1.604      ;
; -2.781  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.114     ; 1.604      ;
; -2.781  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.114     ; 1.604      ;
; -2.762  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.501     ; 1.198      ;
; -2.723  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.304     ; 1.356      ;
; -2.723  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.304     ; 1.356      ;
; -2.715  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.921     ; 1.731      ;
; -2.715  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.921     ; 1.731      ;
; -2.715  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.921     ; 1.731      ;
; -2.715  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.921     ; 1.731      ;
; -2.697  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.921     ; 1.713      ;
; -2.697  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.921     ; 1.713      ;
; -2.685  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.500     ; 1.122      ;
; -2.616  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_wait ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 1.435      ;
; -2.616  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.rst              ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 1.435      ;
; -2.616  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_data  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 1.435      ;
; -2.616  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.idle             ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 1.435      ;
; -2.616  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.117     ; 1.436      ;
; -2.616  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.117     ; 1.436      ;
; -2.612  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 1.431      ;
; -2.604  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.319     ; 1.222      ;
; -2.578  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd41            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 1.397      ;
; -2.576  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd55            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 1.395      ;
; -2.572  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_wait  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 1.391      ;
; -2.571  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.poll_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 1.390      ;
; -2.540  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_data        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.500     ; 0.977      ;
; -2.538  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_init ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.117     ; 1.358      ;
; -2.533  ; sd_controller:sd1|din_latched[0]  ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.501     ; 0.969      ;
; -2.498  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_byte        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.500     ; 0.935      ;
; -2.470  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.117     ; 1.290      ;
; -2.310  ; sd_controller:sd1|address[20]     ; sd_controller:sd1|cmd_out[28]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.749      ;
; -2.247  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.936     ; 1.248      ;
; -2.206  ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.645      ;
; -2.205  ; sd_controller:sd1|address[21]     ; sd_controller:sd1|cmd_out[29]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.644      ;
; -2.203  ; sd_controller:sd1|address[26]     ; sd_controller:sd1|cmd_out[34]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.499     ; 0.641      ;
; -2.201  ; sd_controller:sd1|address[23]     ; sd_controller:sd1|cmd_out[31]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.640      ;
; -2.196  ; sd_controller:sd1|address[24]     ; sd_controller:sd1|cmd_out[32]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.635      ;
; -2.195  ; sd_controller:sd1|address[16]     ; sd_controller:sd1|cmd_out[24]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.635      ;
; -2.195  ; sd_controller:sd1|address[14]     ; sd_controller:sd1|cmd_out[22]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.635      ;
; -2.186  ; sd_controller:sd1|address[22]     ; sd_controller:sd1|cmd_out[30]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.625      ;
; -2.186  ; sd_controller:sd1|address[19]     ; sd_controller:sd1|cmd_out[27]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.625      ;
; -2.184  ; sd_controller:sd1|address[15]     ; sd_controller:sd1|cmd_out[23]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.624      ;
; -2.184  ; sd_controller:sd1|address[10]     ; sd_controller:sd1|cmd_out[18]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.624      ;
; -2.183  ; sd_controller:sd1|address[12]     ; sd_controller:sd1|cmd_out[20]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.623      ;
; -2.182  ; sd_controller:sd1|address[18]     ; sd_controller:sd1|cmd_out[26]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.496     ; 0.623      ;
; -2.179  ; sd_controller:sd1|address[13]     ; sd_controller:sd1|cmd_out[21]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.619      ;
; -2.178  ; sd_controller:sd1|address[11]     ; sd_controller:sd1|cmd_out[19]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.618      ;
; -2.167  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.read_block_data         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 0.986      ;
; -2.107  ; sd_controller:sd1|address[31]     ; sd_controller:sd1|cmd_out[39]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.546      ;
; -2.107  ; sd_controller:sd1|address[28]     ; sd_controller:sd1|cmd_out[36]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.546      ;
; -2.107  ; sd_controller:sd1|address[17]     ; sd_controller:sd1|cmd_out[25]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.547      ;
; -2.105  ; sd_controller:sd1|address[29]     ; sd_controller:sd1|cmd_out[37]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.544      ;
; -2.105  ; sd_controller:sd1|address[25]     ; sd_controller:sd1|cmd_out[33]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.545      ;
; -2.105  ; sd_controller:sd1|address[9]      ; sd_controller:sd1|cmd_out[17]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.545      ;
; -2.104  ; sd_controller:sd1|address[27]     ; sd_controller:sd1|cmd_out[35]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.543      ;
; -2.103  ; sd_controller:sd1|address[30]     ; sd_controller:sd1|cmd_out[38]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.542      ;
; -2.022  ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.498     ; 0.461      ;
; -1.936  ; sd_controller:sd1|din_latched[2]  ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.376      ;
; -1.935  ; sd_controller:sd1|din_latched[4]  ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.375      ;
; -1.934  ; sd_controller:sd1|din_latched[1]  ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.374      ;
; -1.933  ; sd_controller:sd1|din_latched[6]  ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.373      ;
; -1.932  ; sd_controller:sd1|din_latched[7]  ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.372      ;
; -1.932  ; sd_controller:sd1|din_latched[5]  ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.372      ;
; -1.932  ; sd_controller:sd1|din_latched[3]  ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.497     ; 0.372      ;
; -1.888  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.530      ;
; -1.823  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.465      ;
; -1.800  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|sd_read_flag                  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.118     ; 0.619      ;
; -1.753  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.read_block_cmd          ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.395      ;
; -1.751  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.393      ;
; -1.749  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.295     ; 0.391      ;
; 995.977 ; sd_controller:sd1|bit_counter[3]  ; sd_controller:sd1|bit_counter[7]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.029     ; 3.668      ;
; 995.977 ; sd_controller:sd1|bit_counter[3]  ; sd_controller:sd1|bit_counter[4]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.029     ; 3.668      ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.162 ; T80s:cpu1|T80:u0|I[5]                   ; T80s:cpu1|T80:u0|A[13]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.487      ;
; 0.185 ; bufferedUART:io1|rxBitCount[3]          ; bufferedUART:io1|rxBitCount[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[1]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txd                    ; bufferedUART:io1|txd                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[7]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxState.idle           ; bufferedUART:io1|rxState.idle                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxState.stopBit        ; bufferedUART:io1|rxState.stopBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxState.dataBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txState.idle                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[3]          ; bufferedUART:io1|txBitCount[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[1]          ; bufferedUART:io1|txBitCount[1]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txState.stopBit        ; bufferedUART:io1|txState.stopBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txState.dataBit                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txByteSent             ; bufferedUART:io1|txByteSent                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|PC[0]                  ; T80s:cpu1|T80:u0|PC[0]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|BTR_r                  ; T80s:cpu1|T80:u0|BTR_r                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|Halt_FF                ; T80s:cpu1|T80:u0|Halt_FF                                                                                 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|Alternate                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|MCycle[0]              ; T80s:cpu1|T80:u0|MCycle[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|R[7]                   ; T80s:cpu1|T80:u0|R[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|TState[1]              ; T80s:cpu1|T80:u0|TState[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|TState[2]              ; T80s:cpu1|T80:u0|TState[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.194 ; T80s:cpu1|T80:u0|Ap[7]                  ; T80s:cpu1|T80:u0|ACC[7]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; T80s:cpu1|T80:u0|TState[0]              ; T80s:cpu1|T80:u0|TState[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.320      ;
; 0.200 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[1]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.322      ;
; 0.203 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.203 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.205 ; T80s:cpu1|T80:u0|ACC[7]                 ; T80s:cpu1|T80:u0|Ap[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.327      ;
; 0.208 ; T80s:cpu1|T80:u0|ACC[3]                 ; T80s:cpu1|T80:u0|Ap[3]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; T80s:cpu1|T80:u0|ACC[5]                 ; T80s:cpu1|T80:u0|Ap[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; T80s:cpu1|T80:u0|ACC[6]                 ; T80s:cpu1|T80:u0|Ap[6]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBitCount[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.333      ;
; 0.211 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.333      ;
; 0.211 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBitCount[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.333      ;
; 0.213 ; T80s:cpu1|T80:u0|ACC[1]                 ; T80s:cpu1|T80:u0|Ap[1]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; T80s:cpu1|T80:u0|XY_Ind                 ; T80s:cpu1|T80:u0|RegAddrB_r[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.220 ; T80s:cpu1|T80:u0|MCycle[0]              ; T80s:cpu1|T80:u0|Pre_XY_F_M[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.233 ; T80s:cpu1|T80:u0|TState[1]              ; T80s:cpu1|T80:u0|TState[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.251 ; bufferedUART:io1|txBuffer[2]            ; bufferedUART:io1|txBuffer[1]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.373      ;
; 0.253 ; T80s:cpu1|T80:u0|Ap[2]                  ; T80s:cpu1|T80:u0|ACC[2]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; bufferedUART:io1|txBuffer[1]            ; bufferedUART:io1|txBuffer[0]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; T80s:cpu1|T80:u0|Ap[6]                  ; T80s:cpu1|T80:u0|ACC[6]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.266 ; T80s:cpu1|T80:u0|I[6]                   ; T80s:cpu1|T80:u0|A[14]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.591      ;
; 0.268 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|RegAddrC[2]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; T80s:cpu1|T80:u0|I[1]                   ; T80s:cpu1|T80:u0|A[9]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.594      ;
; 0.271 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|RegAddrA_r[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.277 ; T80s:cpu1|T80:u0|I[2]                   ; T80s:cpu1|T80:u0|A[10]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.602      ;
; 0.277 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.399      ;
; 0.277 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.399      ;
; 0.278 ; T80s:cpu1|T80:u0|ACC[2]                 ; T80s:cpu1|T80:u0|Ap[2]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; T80s:cpu1|T80:u0|F[5]                   ; T80s:cpu1|T80:u0|Fp[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.400      ;
; 0.280 ; bufferedUART:io1|rxCurrentByteBuffer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.614      ;
; 0.282 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.616      ;
; 0.283 ; T80s:cpu1|T80:u0|ACC[4]                 ; T80s:cpu1|T80:u0|Ap[4]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.618      ;
; 0.285 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.619      ;
; 0.287 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.418      ;
; 0.288 ; T80s:cpu1|T80:u0|F[7]                   ; T80s:cpu1|T80:u0|Fp[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.420      ;
; 0.290 ; T80s:cpu1|T80:u0|F[2]                   ; T80s:cpu1|T80:u0|Fp[2]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.625      ;
; 0.293 ; bufferedUART:io1|txBuffer[4]            ; bufferedUART:io1|txBuffer[3]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; T80s:cpu1|T80:u0|Ap[4]                  ; T80s:cpu1|T80:u0|ACC[4]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; bufferedUART:io1|txBuffer[3]            ; bufferedUART:io1|txBuffer[2]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; bufferedUART:io1|txBuffer[5]            ; bufferedUART:io1|txBuffer[4]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; bufferedUART:io1|txBuffer[6]            ; bufferedUART:io1|txBuffer[5]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.416      ;
; 0.295 ; T80s:cpu1|T80:u0|Ap[5]                  ; T80s:cpu1|T80:u0|ACC[5]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; T80s:cpu1|T80:u0|Ap[3]                  ; T80s:cpu1|T80:u0|ACC[3]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.428      ;
; 0.297 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; T80s:cpu1|T80:u0|Ap[0]                  ; T80s:cpu1|T80:u0|ACC[0]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.429      ;
; 0.299 ; T80s:cpu1|T80:u0|Ap[1]                  ; T80s:cpu1|T80:u0|ACC[1]                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; T80s:cpu1|T80:u0|A[7]                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a10~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.627      ;
; 0.300 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.634      ;
; 0.300 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.431      ;
; 0.302 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txClockCount[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.304 ; T80s:cpu1|T80:u0|A[2]                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a10~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.627      ;
; 0.304 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; T80s:cpu1|T80:u0|R[5]                   ; T80s:cpu1|T80:u0|R[5]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[6]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[3]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[4]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; T80s:cpu1|T80:u0|R[6]                   ; T80s:cpu1|T80:u0|R[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[2]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.430      ;
; 0.308 ; T80s:cpu1|T80:u0|R[4]                   ; T80s:cpu1|T80:u0|R[4]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; T80s:cpu1|T80:u0|R[2]                   ; T80s:cpu1|T80:u0|R[2]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.642      ;
; 0.308 ; bufferedUART:io1|rxClockCount[5]        ; bufferedUART:io1|rxClockCount[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.439      ;
; 0.316 ; T80s:cpu1|T80:u0|Alternate              ; T80s:cpu1|T80:u0|RegAddrB_r[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; T80s:cpu1|T80:u0|R[0]                   ; T80s:cpu1|T80:u0|R[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.179 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.idle                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_controller:sd1|bit_counter[3]                ; sd_controller:sd1|bit_counter[3]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; sd_controller:sd1|dout[1]                       ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|dout[2]                       ; sd_controller:sd1|dout[2]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|dout[0]                       ; sd_controller:sd1|dout[0]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|cmd_mode                      ; sd_controller:sd1|cmd_mode                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|cmd_out[47]                   ; sd_controller:sd1|cmd_out[47]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|cmd_out[45]                   ; sd_controller:sd1|cmd_out[45]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|block_start_ack               ; sd_controller:sd1|block_start_ack               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|state.init                    ; sd_controller:sd1|state.init                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sd_controller:sd1|cmd_out[44]                   ; sd_controller:sd1|cmd_out[44]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|sdCS                          ; sd_controller:sd1|sdCS                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|led_on_count[0]               ; sd_controller:sd1|led_on_count[0]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|data_sig[0]                   ; sd_controller:sd1|data_sig[0]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[7]                       ; sd_controller:sd1|dout[7]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[6]                       ; sd_controller:sd1|dout[6]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[5]                       ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[4]                       ; sd_controller:sd1|dout[4]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_data        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|response_mode                 ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|init_busy                     ; sd_controller:sd1|init_busy                     ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|return_state.write_block_init ; sd_controller:sd1|return_state.write_block_init ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|return_state.cmd41            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|return_state.poll_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|return_state.cmd55            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|return_state.read_block_wait  ; sd_controller:sd1|return_state.read_block_wait  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|state.send_cmd                ; sd_controller:sd1|state.send_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|sclk_sig                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sd_controller:sd1|cmd_out[41]                   ; sd_controller:sd1|cmd_out[42]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|state.poll_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.209 ; sd_controller:sd1|state.rst                     ; sd_controller:sd1|state.init                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.330      ;
; 0.221 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_byte        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.341      ;
; 0.221 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|state.cmd0                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.341      ;
; 0.226 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|state.write_block_wait        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.346      ;
; 0.227 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|state.read_block_wait         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.347      ;
; 0.252 ; sd_controller:sd1|cmd_out[54]                   ; sd_controller:sd1|cmd_out[55]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sd_controller:sd1|cmd_out[50]                   ; sd_controller:sd1|cmd_out[51]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; sd_controller:sd1|cmd_out[48]                   ; sd_controller:sd1|cmd_out[49]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; sd_controller:sd1|cmd_out[45]                   ; sd_controller:sd1|cmd_out[46]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sd_controller:sd1|cmd_out[5]                    ; sd_controller:sd1|cmd_out[6]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sd_controller:sd1|cmd_out[4]                    ; sd_controller:sd1|cmd_out[5]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sd_controller:sd1|cmd_out[1]                    ; sd_controller:sd1|cmd_out[2]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sd_controller:sd1|cmd_out[52]                   ; sd_controller:sd1|cmd_out[53]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sd_controller:sd1|cmd_out[6]                    ; sd_controller:sd1|cmd_out[7]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|state.cmd41                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sd_controller:sd1|return_state.rst              ; sd_controller:sd1|state.rst                     ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; sd_controller:sd1|cmd_out[47]                   ; sd_controller:sd1|cmd_out[48]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; sd_controller:sd1|cmd_out[3]                    ; sd_controller:sd1|cmd_out[4]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.257 ; sd_controller:sd1|recv_data[4]                  ; sd_controller:sd1|recv_data[5]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; sd_controller:sd1|recv_data[6]                  ; sd_controller:sd1|recv_data[7]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.378      ;
; 0.266 ; sd_controller:sd1|cmd_out[22]                   ; sd_controller:sd1|cmd_out[23]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_controller:sd1|cmd_out[13]                   ; sd_controller:sd1|cmd_out[14]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_controller:sd1|recv_data[3]                  ; sd_controller:sd1|recv_data[4]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; sd_controller:sd1|data_sig[6]                   ; sd_controller:sd1|data_sig[7]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|data_sig[5]                   ; sd_controller:sd1|data_sig[6]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|data_sig[3]                   ; sd_controller:sd1|data_sig[4]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[38]                   ; sd_controller:sd1|cmd_out[39]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[37]                   ; sd_controller:sd1|cmd_out[38]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[35]                   ; sd_controller:sd1|cmd_out[36]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[34]                   ; sd_controller:sd1|cmd_out[35]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[31]                   ; sd_controller:sd1|cmd_out[32]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[29]                   ; sd_controller:sd1|cmd_out[30]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[23]                   ; sd_controller:sd1|cmd_out[24]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[20]                   ; sd_controller:sd1|cmd_out[21]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[11]                   ; sd_controller:sd1|cmd_out[12]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|recv_data[6]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sd_controller:sd1|cmd_out[36]                   ; sd_controller:sd1|cmd_out[37]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sd_controller:sd1|cmd_out[21]                   ; sd_controller:sd1|cmd_out[22]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sd_controller:sd1|cmd_out[15]                   ; sd_controller:sd1|cmd_out[16]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sd_controller:sd1|cmd_out[10]                   ; sd_controller:sd1|cmd_out[11]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sd_controller:sd1|data_sig[4]                   ; sd_controller:sd1|data_sig[5]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sd_controller:sd1|data_sig[2]                   ; sd_controller:sd1|data_sig[3]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sd_controller:sd1|data_sig[1]                   ; sd_controller:sd1|data_sig[2]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sd_controller:sd1|cmd_out[32]                   ; sd_controller:sd1|cmd_out[33]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sd_controller:sd1|cmd_out[30]                   ; sd_controller:sd1|cmd_out[31]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sd_controller:sd1|cmd_out[28]                   ; sd_controller:sd1|cmd_out[29]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sd_controller:sd1|cmd_out[24]                   ; sd_controller:sd1|cmd_out[25]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sd_controller:sd1|cmd_out[9]                    ; sd_controller:sd1|cmd_out[10]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sd_controller:sd1|cmd_out[27]                   ; sd_controller:sd1|cmd_out[28]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; sd_controller:sd1|cmd_out[12]                   ; sd_controller:sd1|cmd_out[13]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sd_controller:sd1|state.poll_cmd                ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.read_block_cmd          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.400      ;
; 0.274 ; sd_controller:sd1|return_state.read_block_data  ; sd_controller:sd1|state.read_block_data         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.280 ; sd_controller:sd1|state.read_block_data         ; sd_controller:sd1|return_state.read_block_data  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; sd_controller:sd1|state.read_block_data         ; sd_controller:sd1|return_state.idle             ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.401      ;
; 0.295 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|bit_counter[0]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; sd_controller:sd1|state.receive_byte            ; sd_controller:sd1|state.rst                     ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sd_controller:sd1|cmd_out[51]                   ; sd_controller:sd1|cmd_out[52]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; sd_controller:sd1|cmd_out[2]                    ; sd_controller:sd1|cmd_out[3]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sd_controller:sd1|recv_data[7]                  ; sd_controller:sd1|dout[7]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sd_controller:sd1|cmd_out[53]                   ; sd_controller:sd1|cmd_out[54]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; sd_controller:sd1|led_on_count[4]               ; sd_controller:sd1|led_on_count[4]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_controller:sd1|led_on_count[1]               ; sd_controller:sd1|led_on_count[1]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|bit_counter[2]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|recv_data[2]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sd_controller:sd1|led_on_count[2]               ; sd_controller:sd1|led_on_count[2]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; sd_controller:sd1|led_on_count[5]               ; sd_controller:sd1|led_on_count[5]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 0.186 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_read                                                                              ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_write                                                                             ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.037      ; 0.307      ;
; 0.201 ; n_RomActive                       ; n_RomActive                                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.022      ; 0.307      ;
; 0.212 ; bufferedUART:io1|controlReg[7]    ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 0.687      ; 0.503      ;
; 0.287 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.501      ; 2.442      ;
; 0.309 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.500      ; 2.463      ;
; 0.309 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.500      ; 2.463      ;
; 0.309 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.500      ; 2.463      ;
; 0.309 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.500      ; 2.463      ;
; 0.309 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.500      ; 2.463      ;
; 0.309 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.500      ; 2.463      ;
; 0.309 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.500      ; 2.463      ;
; 0.313 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.755      ; 3.160      ;
; 0.340 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.760      ; 3.192      ;
; 0.355 ; T80s:cpu1|T80:u0|A[6]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 0.756      ; 1.265      ;
; 0.365 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.755      ; 3.212      ;
; 0.370 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.178      ; 0.652      ;
; 0.370 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.115      ; 2.639      ;
; 0.376 ; sd_controller:sd1|sd_read_flag    ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.118      ; 2.148      ;
; 0.380 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.500      ; 2.534      ;
; 0.383 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.755      ; 3.230      ;
; 0.390 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.493      ; 3.037      ;
; 0.396 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.178      ; 0.678      ;
; 0.397 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.760      ; 3.249      ;
; 0.403 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.755      ; 3.250      ;
; 0.416 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.501      ; 3.071      ;
; 0.418 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.755      ; 3.265      ;
; 0.423 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.075      ;
; 0.424 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.076      ;
; 0.429 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.073      ;
; 0.433 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.499      ; 3.086      ;
; 0.435 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.497      ; 3.086      ;
; 0.436 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.755      ; 3.283      ;
; 0.443 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.095      ;
; 0.449 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.501      ; 3.104      ;
; 0.457 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.755      ; 3.304      ;
; 0.461 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[25]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.492      ; 3.107      ;
; 0.468 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.120      ;
; 0.468 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.120      ;
; 0.468 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.120      ;
; 0.468 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.120      ;
; 0.468 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.120      ;
; 0.468 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.120      ;
; 0.468 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.120      ;
; 0.469 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.110      ; 2.733      ;
; 0.473 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|address[29]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.117      ;
; 0.477 ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.129      ;
; 0.478 ; T80s:cpu1|T80:u0|DO[3]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.495      ; 3.127      ;
; 0.478 ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.130      ;
; 0.479 ; T80s:cpu1|T80:u0|DO[3]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.495      ; 3.128      ;
; 0.484 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[27]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.487      ; 3.125      ;
; 0.484 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[28]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.487      ; 3.125      ;
; 0.484 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[29]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.487      ; 3.125      ;
; 0.484 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[30]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.487      ; 3.125      ;
; 0.484 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[31]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.487      ; 3.125      ;
; 0.486 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[30]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.130      ;
; 0.490 ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|address[27]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.487      ; 3.131      ;
; 0.494 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.138      ;
; 0.494 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.138      ;
; 0.494 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[12]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.138      ;
; 0.494 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.138      ;
; 0.494 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.138      ;
; 0.494 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.138      ;
; 0.494 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.138      ;
; 0.495 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|txByteWritten                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.162      ; 2.749      ;
; 0.500 ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.495      ; 3.149      ;
; 0.501 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.493      ; 3.148      ;
; 0.501 ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.495      ; 3.150      ;
; 0.502 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.493      ; 3.149      ;
; 0.505 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.791      ; 3.450      ;
; 0.506 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.791      ; 3.451      ;
; 0.506 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.791      ; 3.451      ;
; 0.506 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.791      ; 3.451      ;
; 0.506 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.110      ; 2.770      ;
; 0.507 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.791      ; 3.452      ;
; 0.507 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.791      ; 3.452      ;
; 0.507 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.488      ; 3.149      ;
; 0.509 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.494      ; 3.157      ;
; 0.514 ; T80s:cpu1|T80:u0|DO[6]            ; sd_controller:sd1|address[31]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.487      ; 3.155      ;
; 0.514 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.495      ; 3.163      ;
; 0.515 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.167      ;
; 0.515 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.495      ; 3.164      ;
; 0.516 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.494      ; 3.164      ;
; 0.517 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.493      ; 3.164      ;
; 0.521 ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.495      ; 3.170      ;
; 0.522 ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.495      ; 3.171      ;
; 0.529 ; T80s:cpu1|T80:u0|DO[6]            ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.181      ;
; 0.529 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.498      ; 3.181      ;
; 0.534 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|address[21]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.493      ; 3.181      ;
; 0.535 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.493      ; 3.182      ;
; 0.540 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.502      ; 3.196      ;
; 0.543 ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.493      ; 3.190      ;
; 0.543 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.485      ; 3.182      ;
; 0.544 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[19]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.490      ; 3.188      ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.699 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.700      ;
; -1.699 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.700      ;
; -1.699 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.700      ;
; -1.699 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.700      ;
; -1.699 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.700      ;
; -1.699 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.700      ;
; -1.699 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.700      ;
; -1.693 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.691      ;
; -1.693 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.691      ;
; -1.693 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.691      ;
; -1.693 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.691      ;
; -1.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.613      ;
; -1.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.613      ;
; -1.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.613      ;
; -1.615 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.613      ;
; -1.614 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.615      ;
; -1.614 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.615      ;
; -1.614 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.615      ;
; -1.614 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.615      ;
; -1.614 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.615      ;
; -1.614 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.615      ;
; -1.614 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.615      ;
; -1.588 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.105     ; 1.587      ;
; -1.588 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.105     ; 1.587      ;
; -1.531 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.105     ; 1.530      ;
; -1.531 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.105     ; 1.530      ;
; -1.440 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.441      ;
; -1.440 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.441      ;
; -1.440 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.441      ;
; -1.440 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.441      ;
; -1.440 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.441      ;
; -1.440 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.441      ;
; -1.440 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.441      ;
; -1.440 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.441      ;
; -1.403 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.404      ;
; -1.403 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.404      ;
; -1.403 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.404      ;
; -1.403 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.404      ;
; -1.403 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.404      ;
; -1.403 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.404      ;
; -1.403 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.404      ;
; -1.403 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.103     ; 1.404      ;
; -1.369 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.587      ;
; -1.369 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.587      ;
; -1.369 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.587      ;
; -1.369 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.587      ;
; -1.369 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.587      ;
; -1.369 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.587      ;
; -1.312 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.530      ;
; -1.312 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.530      ;
; -1.312 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.530      ;
; -1.312 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.530      ;
; -1.312 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.530      ;
; -1.312 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.114      ; 1.530      ;
; 63.428 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.369      ;
; 63.428 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.369      ;
; 63.428 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.369      ;
; 63.428 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.369      ;
; 63.428 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.369      ;
; 63.428 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.369      ;
; 63.428 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.369      ;
; 63.438 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.001     ; 4.360      ;
; 63.438 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.001     ; 4.360      ;
; 63.438 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.001     ; 4.360      ;
; 63.438 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.001     ; 4.360      ;
; 63.468 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.014     ; 4.317      ;
; 63.468 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.014     ; 4.317      ;
; 63.468 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.014     ; 4.317      ;
; 63.468 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.014     ; 4.317      ;
; 63.473 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.319      ;
; 63.473 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.319      ;
; 63.473 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.319      ;
; 63.473 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.319      ;
; 63.473 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.319      ;
; 63.473 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.319      ;
; 63.473 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.319      ;
; 63.539 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.004     ; 4.256      ;
; 63.539 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.004     ; 4.256      ;
; 63.556 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.009     ; 4.234      ;
; 63.556 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.009     ; 4.234      ;
; 63.684 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.108      ;
; 63.684 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.108      ;
; 63.684 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.108      ;
; 63.684 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.108      ;
; 63.684 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.108      ;
; 63.684 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.108      ;
; 63.684 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.108      ;
; 63.684 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 4.108      ;
; 63.687 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.110      ;
; 63.687 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.110      ;
; 63.687 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.110      ;
; 63.687 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.110      ;
; 63.687 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.110      ;
; 63.687 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.110      ;
; 63.687 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.110      ;
; 63.687 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.002     ; 4.110      ;
; 63.758 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.215      ; 4.256      ;
; 63.758 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.215      ; 4.256      ;
; 63.758 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.215      ; 4.256      ;
; 63.758 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.215      ; 4.256      ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'T80s:cpu1|IORQ_n'                                                                                                                                           ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -0.816 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 1.926      ; 3.149      ;
; -0.816 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 1.926      ; 3.149      ;
; -0.793 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 1.926      ; 3.126      ;
; -0.793 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 1.926      ; 3.126      ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 997.248 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 2.388      ;
; 997.248 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 2.388      ;
; 997.248 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 2.388      ;
; 997.248 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 2.388      ;
; 997.248 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 2.388      ;
; 997.248 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 2.388      ;
; 997.248 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 2.388      ;
; 997.248 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 2.388      ;
; 997.248 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 2.388      ;
; 998.298 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 1.338      ;
; 998.298 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 1.338      ;
; 998.298 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 1.338      ;
; 998.298 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 1.338      ;
; 998.298 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 1.338      ;
; 998.298 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 1.338      ;
; 998.298 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 1.338      ;
; 998.298 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 1.338      ;
; 998.298 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.038     ; 1.338      ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'T80s:cpu1|IORQ_n'                                                                                                                                           ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 0.503 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.498      ; 2.655      ;
; 0.503 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.498      ; 2.655      ;
; 0.565 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 2.716      ;
; 0.565 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.497      ; 2.716      ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.912  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.469      ;
; 0.912  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.469      ;
; 0.912  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.469      ;
; 0.912  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.469      ;
; 0.912  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.469      ;
; 0.912  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.469      ;
; 0.962  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.519      ;
; 0.962  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.519      ;
; 0.962  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.519      ;
; 0.962  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.519      ;
; 0.962  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.519      ;
; 0.962  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.331      ; 1.519      ;
; 1.017  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.348      ;
; 1.017  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.348      ;
; 1.017  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.348      ;
; 1.017  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.348      ;
; 1.017  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.348      ;
; 1.017  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.348      ;
; 1.017  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.348      ;
; 1.017  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.348      ;
; 1.048  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.379      ;
; 1.048  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.379      ;
; 1.048  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.379      ;
; 1.048  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.379      ;
; 1.048  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.379      ;
; 1.048  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.379      ;
; 1.048  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.379      ;
; 1.048  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.379      ;
; 1.140  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.103      ; 1.469      ;
; 1.140  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.103      ; 1.469      ;
; 1.190  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.103      ; 1.519      ;
; 1.190  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.103      ; 1.519      ;
; 1.220  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.551      ;
; 1.220  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.551      ;
; 1.220  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.551      ;
; 1.220  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.551      ;
; 1.220  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.551      ;
; 1.220  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.551      ;
; 1.220  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.551      ;
; 1.221  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.549      ;
; 1.221  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.549      ;
; 1.221  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.549      ;
; 1.221  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.549      ;
; 1.291  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.619      ;
; 1.291  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.619      ;
; 1.291  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.619      ;
; 1.291  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.619      ;
; 1.296  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.627      ;
; 1.296  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.627      ;
; 1.296  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.627      ;
; 1.296  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.627      ;
; 1.296  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.627      ;
; 1.296  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.627      ;
; 1.296  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.105      ; 1.627      ;
; 68.768 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.359      ;
; 68.768 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.359      ;
; 68.768 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.359      ;
; 68.768 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.359      ;
; 68.768 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.359      ;
; 68.768 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.359      ;
; 68.873 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.238      ;
; 68.873 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.238      ;
; 68.873 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.238      ;
; 68.873 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.238      ;
; 68.873 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.238      ;
; 68.873 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.238      ;
; 68.873 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.238      ;
; 68.873 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.238      ;
; 68.917 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.508      ;
; 68.917 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.508      ;
; 68.917 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.508      ;
; 68.917 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.508      ;
; 68.917 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.508      ;
; 68.917 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.508      ;
; 68.996 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.072      ; 1.359      ;
; 68.996 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.072      ; 1.359      ;
; 69.005 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.596      ;
; 69.005 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.596      ;
; 69.005 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.596      ;
; 69.005 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.596      ;
; 69.005 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.596      ;
; 69.005 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.596      ;
; 69.022 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.387      ;
; 69.022 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.387      ;
; 69.022 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.387      ;
; 69.022 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.387      ;
; 69.022 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.387      ;
; 69.022 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.387      ;
; 69.022 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.387      ;
; 69.022 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.387      ;
; 69.038 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.629      ;
; 69.038 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.629      ;
; 69.038 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.629      ;
; 69.038 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.629      ;
; 69.038 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.629      ;
; 69.038 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.300      ; 1.629      ;
; 69.073 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.439      ;
; 69.073 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.439      ;
; 69.073 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.439      ;
; 69.073 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.439      ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.055 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.174      ;
; 1.055 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.174      ;
; 1.055 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.174      ;
; 1.055 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.174      ;
; 1.055 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.174      ;
; 1.055 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.174      ;
; 1.055 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.174      ;
; 1.055 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.174      ;
; 1.055 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.174      ;
; 1.916 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.034      ;
; 1.916 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.034      ;
; 1.916 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.034      ;
; 1.916 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.034      ;
; 1.916 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.034      ;
; 1.916 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.034      ;
; 1.916 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.034      ;
; 1.916 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.034      ;
; 1.916 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.034      ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                               ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                    ; -11.080   ; -0.105 ; -3.681   ; 0.503   ; -3.201              ;
;  T80s:cpu1|IORQ_n                                   ; -11.080   ; -0.105 ; -2.370   ; 0.503   ; -3.201              ;
;  clocks|altpll_component|auto_generated|pll1|clk[0] ; -8.255    ; 0.162  ; -3.681   ; 0.912   ; 67.487              ;
;  clocks|altpll_component|auto_generated|pll1|clk[1] ; -7.992    ; 0.179  ; 994.411  ; 1.055   ; 499.509             ;
;  i_clk                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                     ; -1129.952 ; -0.105 ; -95.089  ; 0.0     ; -258.221            ;
;  T80s:cpu1|IORQ_n                                   ; -317.758  ; -0.105 ; -4.740   ; 0.000   ; -258.221            ;
;  clocks|altpll_component|auto_generated|pll1|clk[0] ; -351.183  ; 0.000  ; -90.653  ; 0.000   ; 0.000               ;
;  clocks|altpll_component|auto_generated|pll1|clk[1] ; -461.011  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  i_clk                                              ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdMOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdSCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; driveLED        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sramData[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; n_reset                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rxd1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdMISO                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rts1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamOE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdMOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdSCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; driveLED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramData[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramData[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramData[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramData[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rts1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamOE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdMOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; driveLED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramData[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramData[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramData[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramData[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rts1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdMOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; driveLED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramData[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramData[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramData[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramData[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 7910037  ; 0        ; 297      ; 789      ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 200      ; 204      ; 27       ; 58       ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 4483     ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 101      ; 0        ; 0        ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n                                   ; 16       ; 56       ; 183      ; 1        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n                                   ; 0        ; 0        ; 10       ; 0        ;
; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n                                   ; 170      ; 5        ; 0        ; 11       ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 7910037  ; 0        ; 297      ; 789      ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 200      ; 204      ; 27       ; 58       ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 4483     ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 101      ; 0        ; 0        ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n                                   ; 16       ; 56       ; 183      ; 1        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n                                   ; 0        ; 0        ; 10       ; 0        ;
; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n                                   ; 170      ; 5        ; 0        ; 11       ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 27       ; 27       ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n                                   ; 0        ; 0        ; 4        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 27       ; 27       ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n                                   ; 0        ; 0        ; 4        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 366   ; 366  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n                                   ; Base      ; Constrained ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; i_clk                                              ; i_clk                                              ; Base      ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMISO     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; driveLED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMOSI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdSCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMISO     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; driveLED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMOSI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdSCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 10 12:53:32 2019
Info: Command: quartus_sta GS_Z80_CPM_64KRAM -c Microcomputer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk i_clk
    Info (332110): create_generated_clock -source {clocks|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 217 -multiply_by 32 -duty_cycle 50.00 -name {clocks|altpll_component|auto_generated|pll1|clk[0]} {clocks|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clocks|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3199 -multiply_by 64 -duty_cycle 50.00 -name {clocks|altpll_component|auto_generated|pll1|clk[1]} {clocks|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name T80s:cpu1|IORQ_n T80s:cpu1|IORQ_n
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.080            -317.758 T80s:cpu1|IORQ_n 
    Info (332119):    -8.255            -351.183 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.992            -461.011 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.105              -0.105 T80s:cpu1|IORQ_n 
    Info (332119):     0.415               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.432               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.681             -90.653 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.218              -4.436 T80s:cpu1|IORQ_n 
    Info (332119):   994.411               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.694               0.000 T80s:cpu1|IORQ_n 
    Info (332119):     2.137               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.509               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -258.221 T80s:cpu1|IORQ_n 
    Info (332119):     9.934               0.000 i_clk 
    Info (332119):    67.509               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.540               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.486            -309.388 T80s:cpu1|IORQ_n 
    Info (332119):    -7.542            -320.088 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.245            -414.949 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.059              -0.059 T80s:cpu1|IORQ_n 
    Info (332119):     0.345               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.382               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.252             -80.262 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.370              -4.740 T80s:cpu1|IORQ_n 
    Info (332119):   994.657               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.634               0.000 T80s:cpu1|IORQ_n 
    Info (332119):     1.911               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.242               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -242.004 T80s:cpu1|IORQ_n 
    Info (332119):     9.943               0.000 i_clk 
    Info (332119):    67.487               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.509               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.535
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.535            -141.584 T80s:cpu1|IORQ_n 
    Info (332119):    -3.634            -154.228 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.992            -168.250 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 T80s:cpu1|IORQ_n 
Info (332146): Worst-case recovery slack is -1.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.699             -41.575 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.816              -1.632 T80s:cpu1|IORQ_n 
    Info (332119):   997.248               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.503               0.000 T80s:cpu1|IORQ_n 
    Info (332119):     0.912               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.055               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -90.492 T80s:cpu1|IORQ_n 
    Info (332119):     9.594               0.000 i_clk 
    Info (332119):    67.540               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.613               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4816 megabytes
    Info: Processing ended: Tue Sep 10 12:53:35 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


