

================================================================
== Vivado HLS Report for 'softmax_read_data'
================================================================
* Date:           Tue Feb  7 00:09:33 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        kern_4
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.320|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        17|         16|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 16, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	20  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	3  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_V = alloca i32"   --->   Operation 21 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:1648]   --->   Operation 22 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:1648]   --->   Operation 23 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%num_batches = trunc i512 %tmp_data_V_2 to i32" [src/modules.hpp:1649]   --->   Operation 24 'trunc' 'num_batches' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%batch_size = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 32, i32 63)" [src/modules.hpp:1650]   --->   Operation 25 'partselect' 'batch_size' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%all_metadata_V = trunc i512 %tmp_data_V_2 to i96" [src/modules.hpp:1653]   --->   Operation 26 'trunc' 'all_metadata_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @in_write_n_V_V, i96 %all_metadata_V)" [src/modules.hpp:1656]   --->   Operation 27 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_r_V_V, i32 %num_batches)" [src/modules.hpp:1657]   --->   Operation 28 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_c_V_V, i32 %batch_size)" [src/modules.hpp:1658]   --->   Operation 29 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i512.i32.i32(i512 %tmp_data_V_2, i32 36, i32 63)" [src/modules.hpp:1746]   --->   Operation 30 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5891, i32 0, i32 0, [1 x i8]* @p_str5892, [1 x i8]* @p_str5893, [1 x i8]* @p_str5894, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5895, [1 x i8]* @p_str5896)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5884, i32 0, i32 0, [1 x i8]* @p_str5885, [1 x i8]* @p_str5886, [1 x i8]* @p_str5887, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5888, [1 x i8]* @p_str5889)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5877, i32 0, i32 0, [1 x i8]* @p_str5878, [1 x i8]* @p_str5879, [1 x i8]* @p_str5880, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5881, [1 x i8]* @p_str5882)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5870, i32 0, i32 0, [1 x i8]* @p_str5871, [1 x i8]* @p_str5872, [1 x i8]* @p_str5873, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5874, [1 x i8]* @p_str5875)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5863, i32 0, i32 0, [1 x i8]* @p_str5864, [1 x i8]* @p_str5865, [1 x i8]* @p_str5866, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5867, [1 x i8]* @p_str5868)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_sub_max_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5947, i32 0, i32 0, [1 x i8]* @p_str5948, [1 x i8]* @p_str5949, [1 x i8]* @p_str5950, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5951, [1 x i8]* @p_str5952)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_sub_max_c_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5940, i32 0, i32 0, [1 x i8]* @p_str5941, [1 x i8]* @p_str5942, [1 x i8]* @p_str5943, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5944, [1 x i8]* @p_str5945)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_sub_max_r_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5933, i32 0, i32 0, [1 x i8]* @p_str5934, [1 x i8]* @p_str5935, [1 x i8]* @p_str5936, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5937, [1 x i8]* @p_str5938)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i96* @in_write_n_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5912, i32 0, i32 0, [1 x i8]* @p_str5913, [1 x i8]* @p_str5914, [1 x i8]* @p_str5915, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5916, [1 x i8]* @p_str5917)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @max_input_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5905, i32 0, i32 0, [1 x i8]* @p_str5906, [1 x i8]* @p_str5907, [1 x i8]* @p_str5908, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5909, [1 x i8]* @p_str5910)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_cast423_i = zext i28 %tmp_1 to i29" [src/modules.hpp:1746]   --->   Operation 41 'zext' 'tmp_cast423_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%tmp_15_i = add i29 -1, %tmp_cast423_i" [src/modules.hpp:1746]   --->   Operation 42 'add' 'tmp_15_i' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cast = zext i32 %num_batches to i60" [src/modules.hpp:1649]   --->   Operation 43 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%cast1 = zext i28 %tmp_1 to i60" [src/modules.hpp:1746]   --->   Operation 44 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.42ns)   --->   "%bound = mul i60 %cast1, %cast" [src/modules.hpp:1746]   --->   Operation 45 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:1673]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i60 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge4.i ]"   --->   Operation 47 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%packet_i = phi i28 [ 0, %entry ], [ %packet, %._crit_edge4.i ]"   --->   Operation 48 'phi' 'packet_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i60 %indvar_flatten, %bound" [src/modules.hpp:1746]   --->   Operation 49 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.09ns)   --->   "%indvar_flatten_next = add i60 %indvar_flatten, 1"   --->   Operation 50 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %"softmax_read_data<config_t_softmax_4>.exit", label %.reset" [src/modules.hpp:1746]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.01ns)   --->   "%exitcond2 = icmp eq i28 %packet_i, %tmp_1" [src/modules.hpp:1676]   --->   Operation 52 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.32ns)   --->   "%packet_i_mid2 = select i1 %exitcond2, i28 0, i28 %packet_i" [src/modules.hpp:1676]   --->   Operation 53 'select' 'packet_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%packet_cast_i = zext i28 %packet_i_mid2 to i29" [src/modules.hpp:1676]   --->   Operation 54 'zext' 'packet_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.01ns)   --->   "%tmp_21_i = icmp eq i29 %packet_cast_i, %tmp_15_i" [src/modules.hpp:1746]   --->   Operation 55 'icmp' 'tmp_21_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_21_i, label %1, label %._crit_edge4.i" [src/modules.hpp:1746]   --->   Operation 56 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 57 [1/1] (1.83ns)   --->   "%empty_30 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:1687]   --->   Operation 57 'read' 'empty_30' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty_30, 0" [src/modules.hpp:1687]   --->   Operation 58 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_V_79 = trunc i512 %tmp_data_V to i32" [src/modules.hpp:1695]   --->   Operation 59 'trunc' 'tmp_V_79' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%buffer_1_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 32, i32 63)" [src/modules.hpp:1696]   --->   Operation 60 'partselect' 'buffer_1_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%buffer_2_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 64, i32 95)" [src/modules.hpp:1695]   --->   Operation 61 'partselect' 'buffer_2_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%buffer_3_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 96, i32 127)" [src/modules.hpp:1696]   --->   Operation 62 'partselect' 'buffer_3_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%buffer_4_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 128, i32 159)" [src/modules.hpp:1695]   --->   Operation 63 'partselect' 'buffer_4_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_5_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 160, i32 191)" [src/modules.hpp:1696]   --->   Operation 64 'partselect' 'buffer_5_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_6_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 192, i32 223)" [src/modules.hpp:1695]   --->   Operation 65 'partselect' 'buffer_6_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%buffer_7_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 224, i32 255)" [src/modules.hpp:1696]   --->   Operation 66 'partselect' 'buffer_7_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_8_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 256, i32 287)" [src/modules.hpp:1695]   --->   Operation 67 'partselect' 'buffer_8_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_9_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 288, i32 319)" [src/modules.hpp:1696]   --->   Operation 68 'partselect' 'buffer_9_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_10_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 320, i32 351)" [src/modules.hpp:1695]   --->   Operation 69 'partselect' 'buffer_10_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%buffer_11_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 352, i32 383)" [src/modules.hpp:1696]   --->   Operation 70 'partselect' 'buffer_11_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_12_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 384, i32 415)" [src/modules.hpp:1695]   --->   Operation 71 'partselect' 'buffer_12_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%buffer_13_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 416, i32 447)" [src/modules.hpp:1696]   --->   Operation 72 'partselect' 'buffer_13_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%buffer_14_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 448, i32 479)" [src/modules.hpp:1695]   --->   Operation 73 'partselect' 'buffer_14_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%buffer_15_V = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 480, i32 511)" [src/modules.hpp:1696]   --->   Operation 74 'partselect' 'buffer_15_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %tmp_V_79)" [src/modules.hpp:1713]   --->   Operation 75 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 4.32>
ST_5 : Operation 76 [1/1] (1.01ns)   --->   "%tmp_17_i = icmp eq i28 %packet_i_mid2, 0" [src/modules.hpp:1682]   --->   Operation 76 'icmp' 'tmp_17_i' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.99ns)   --->   "%tmp_25_i = icmp sgt i32 %tmp_V_79, %buffer_1_V" [src/modules.hpp:1699]   --->   Operation 77 'icmp' 'tmp_25_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.44ns)   --->   "%max_1_0_V = select i1 %tmp_25_i, i32 %tmp_V_79, i32 %buffer_1_V" [src/modules.hpp:1699]   --->   Operation 78 'select' 'max_1_0_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.99ns)   --->   "%tmp_25_1_i = icmp sgt i32 %buffer_2_V, %buffer_3_V" [src/modules.hpp:1699]   --->   Operation 79 'icmp' 'tmp_25_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.44ns)   --->   "%max_1_1_V = select i1 %tmp_25_1_i, i32 %buffer_2_V, i32 %buffer_3_V" [src/modules.hpp:1699]   --->   Operation 80 'select' 'max_1_1_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.99ns)   --->   "%tmp_25_2_i = icmp sgt i32 %buffer_4_V, %buffer_5_V" [src/modules.hpp:1699]   --->   Operation 81 'icmp' 'tmp_25_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.44ns)   --->   "%max_1_2_V = select i1 %tmp_25_2_i, i32 %buffer_4_V, i32 %buffer_5_V" [src/modules.hpp:1699]   --->   Operation 82 'select' 'max_1_2_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.99ns)   --->   "%tmp_25_3_i = icmp sgt i32 %buffer_6_V, %buffer_7_V" [src/modules.hpp:1699]   --->   Operation 83 'icmp' 'tmp_25_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.44ns)   --->   "%max_1_3_V = select i1 %tmp_25_3_i, i32 %buffer_6_V, i32 %buffer_7_V" [src/modules.hpp:1699]   --->   Operation 84 'select' 'max_1_3_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.99ns)   --->   "%tmp_25_4_i = icmp sgt i32 %buffer_8_V, %buffer_9_V" [src/modules.hpp:1699]   --->   Operation 85 'icmp' 'tmp_25_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.44ns)   --->   "%max_1_4_V = select i1 %tmp_25_4_i, i32 %buffer_8_V, i32 %buffer_9_V" [src/modules.hpp:1699]   --->   Operation 86 'select' 'max_1_4_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.99ns)   --->   "%tmp_25_5_i = icmp sgt i32 %buffer_10_V, %buffer_11_V" [src/modules.hpp:1699]   --->   Operation 87 'icmp' 'tmp_25_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.44ns)   --->   "%max_1_5_V = select i1 %tmp_25_5_i, i32 %buffer_10_V, i32 %buffer_11_V" [src/modules.hpp:1699]   --->   Operation 88 'select' 'max_1_5_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.99ns)   --->   "%tmp_25_6_i = icmp sgt i32 %buffer_12_V, %buffer_13_V" [src/modules.hpp:1699]   --->   Operation 89 'icmp' 'tmp_25_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.44ns)   --->   "%max_1_6_V = select i1 %tmp_25_6_i, i32 %buffer_12_V, i32 %buffer_13_V" [src/modules.hpp:1699]   --->   Operation 90 'select' 'max_1_6_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.99ns)   --->   "%tmp_25_7_i = icmp sgt i32 %buffer_14_V, %buffer_15_V" [src/modules.hpp:1699]   --->   Operation 91 'icmp' 'tmp_25_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.44ns)   --->   "%max_1_7_V = select i1 %tmp_25_7_i, i32 %buffer_14_V, i32 %buffer_15_V" [src/modules.hpp:1699]   --->   Operation 92 'select' 'max_1_7_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_1_V)" [src/modules.hpp:1713]   --->   Operation 93 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 94 [1/1] (0.99ns)   --->   "%tmp_34_i = icmp slt i32 %max_1_0_V, %max_1_1_V" [src/modules.hpp:1723]   --->   Operation 94 'icmp' 'tmp_34_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.44ns)   --->   "%max_2_0_V = select i1 %tmp_34_i, i32 %max_1_1_V, i32 %max_1_0_V" [src/modules.hpp:1723]   --->   Operation 95 'select' 'max_2_0_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.99ns)   --->   "%tmp_34_1_i = icmp slt i32 %max_1_2_V, %max_1_3_V" [src/modules.hpp:1723]   --->   Operation 96 'icmp' 'tmp_34_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.44ns)   --->   "%max_2_1_V = select i1 %tmp_34_1_i, i32 %max_1_3_V, i32 %max_1_2_V" [src/modules.hpp:1723]   --->   Operation 97 'select' 'max_2_1_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.99ns)   --->   "%tmp_34_2_i = icmp slt i32 %max_1_4_V, %max_1_5_V" [src/modules.hpp:1723]   --->   Operation 98 'icmp' 'tmp_34_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.44ns)   --->   "%max_2_2_V = select i1 %tmp_34_2_i, i32 %max_1_5_V, i32 %max_1_4_V" [src/modules.hpp:1723]   --->   Operation 99 'select' 'max_2_2_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.99ns)   --->   "%tmp_34_3_i = icmp slt i32 %max_1_6_V, %max_1_7_V" [src/modules.hpp:1723]   --->   Operation 100 'icmp' 'tmp_34_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.44ns)   --->   "%max_2_3_V = select i1 %tmp_34_3_i, i32 %max_1_7_V, i32 %max_1_6_V" [src/modules.hpp:1723]   --->   Operation 101 'select' 'max_2_3_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.99ns)   --->   "%tmp_42_i = icmp slt i32 %max_2_0_V, %max_2_1_V" [src/modules.hpp:1732]   --->   Operation 102 'icmp' 'tmp_42_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.44ns)   --->   "%max_3_0_V = select i1 %tmp_42_i, i32 %max_2_1_V, i32 %max_2_0_V" [src/modules.hpp:1732]   --->   Operation 103 'select' 'max_3_0_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.99ns)   --->   "%tmp_42_1_i = icmp slt i32 %max_2_2_V, %max_2_3_V" [src/modules.hpp:1732]   --->   Operation 104 'icmp' 'tmp_42_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.44ns)   --->   "%max_val_V = select i1 %tmp_42_1_i, i32 %max_2_3_V, i32 %max_2_2_V" [src/modules.hpp:1732]   --->   Operation 105 'select' 'max_val_V' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.17>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_V_load = load i32* %tmp_V" [src/modules.hpp:1682]   --->   Operation 106 'load' 'tmp_V_load' <Predicate = (!exitcond_flatten & !tmp_17_i)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.44ns)   --->   "%p_0200_1_i = select i1 %tmp_17_i, i32 -2147483648, i32 %tmp_V_load" [src/modules.hpp:1682]   --->   Operation 107 'select' 'p_0200_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_2_V)" [src/modules.hpp:1713]   --->   Operation 108 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 109 [1/1] (0.99ns)   --->   "%tmp_18_i = icmp slt i32 %max_3_0_V, %max_val_V" [src/modules.hpp:1739]   --->   Operation 109 'icmp' 'tmp_18_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.99ns)   --->   "%tmp_19_i = icmp sgt i32 %max_val_V, %p_0200_1_i" [src/modules.hpp:1739]   --->   Operation 110 'icmp' 'tmp_19_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_95)   --->   "%storemerge9_0200_1 = select i1 %tmp_19_i, i32 %max_val_V, i32 %p_0200_1_i" [src/modules.hpp:1739]   --->   Operation 111 'select' 'storemerge9_0200_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.99ns)   --->   "%tmp_20_i = icmp sgt i32 %max_3_0_V, %p_0200_1_i" [src/modules.hpp:1741]   --->   Operation 112 'icmp' 'tmp_20_i' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_V_1_0200_1 = select i1 %tmp_20_i, i32 %max_3_0_V, i32 %p_0200_1_i" [src/modules.hpp:1741]   --->   Operation 113 'select' 'max_val_V_1_0200_1' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_V_95 = select i1 %tmp_18_i, i32 %storemerge9_0200_1, i32 %max_val_V_1_0200_1" [src/modules.hpp:1741]   --->   Operation 114 'select' 'tmp_V_95' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "store i32 %tmp_V_95, i32* %tmp_V" [src/modules.hpp:1741]   --->   Operation 115 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @max_input_V_V, i32 %tmp_V_95)" [src/modules.hpp:1747]   --->   Operation 116 'write' <Predicate = (!exitcond_flatten & tmp_21_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge4.i" [src/modules.hpp:1748]   --->   Operation 117 'br' <Predicate = (!exitcond_flatten & tmp_21_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 118 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_3_V)" [src/modules.hpp:1713]   --->   Operation 118 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 119 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_4_V)" [src/modules.hpp:1713]   --->   Operation 119 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 1.83>
ST_9 : Operation 120 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_5_V)" [src/modules.hpp:1713]   --->   Operation 120 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 1.83>
ST_10 : Operation 121 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_6_V)" [src/modules.hpp:1713]   --->   Operation 121 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 1.83>
ST_11 : Operation 122 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_7_V)" [src/modules.hpp:1713]   --->   Operation 122 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 1.83>
ST_12 : Operation 123 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_8_V)" [src/modules.hpp:1713]   --->   Operation 123 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 1.83>
ST_13 : Operation 124 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_9_V)" [src/modules.hpp:1713]   --->   Operation 124 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 1.83>
ST_14 : Operation 125 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_10_V)" [src/modules.hpp:1713]   --->   Operation 125 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 1.83>
ST_15 : Operation 126 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_11_V)" [src/modules.hpp:1713]   --->   Operation 126 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 1.83>
ST_16 : Operation 127 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_12_V)" [src/modules.hpp:1713]   --->   Operation 127 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 1.83>
ST_17 : Operation 128 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_13_V)" [src/modules.hpp:1713]   --->   Operation 128 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 1.83>
ST_18 : Operation 129 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_14_V)" [src/modules.hpp:1713]   --->   Operation 129 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_18 : Operation 130 [1/1] (0.97ns)   --->   "%packet = add i28 %packet_i_mid2, 1" [src/modules.hpp:1676]   --->   Operation 130 'add' 'packet' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.83>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_8_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [src/modules.hpp:1676]   --->   Operation 131 'specregionbegin' 'tmp_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:1678]   --->   Operation 132 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_sub_max_V_V, i32 %buffer_15_V)" [src/modules.hpp:1713]   --->   Operation 133 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_8_i)" [src/modules.hpp:1749]   --->   Operation 134 'specregionend' 'empty_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "br label %0" [src/modules.hpp:1676]   --->   Operation 135 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 136 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V' (src/modules.hpp:1648) [22]  (1.84 ns)
	fifo write on port 'in_write_n_V_V' (src/modules.hpp:1656) [27]  (1.84 ns)

 <State 2>: 3.42ns
The critical path consists of the following:
	'mul' operation ('bound', src/modules.hpp:1746) [35]  (3.42 ns)

 <State 3>: 2.36ns
The critical path consists of the following:
	'phi' operation ('packet') with incoming values : ('packet', src/modules.hpp:1676) [39]  (0 ns)
	'icmp' operation ('exitcond2', src/modules.hpp:1676) [45]  (1.02 ns)
	'select' operation ('packet_i_mid2', src/modules.hpp:1676) [46]  (0.325 ns)
	'icmp' operation ('tmp_21_i', src/modules.hpp:1746) [120]  (1.01 ns)

 <State 4>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V' (src/modules.hpp:1687) [52]  (1.84 ns)
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [86]  (1.84 ns)

 <State 5>: 4.32ns
The critical path consists of the following:
	'icmp' operation ('tmp_25_i', src/modules.hpp:1699) [56]  (0.991 ns)
	'select' operation ('max_1[0].V', src/modules.hpp:1699) [57]  (0.449 ns)
	'icmp' operation ('tmp_34_i', src/modules.hpp:1723) [102]  (0.991 ns)
	'select' operation ('max_2[0].V', src/modules.hpp:1723) [103]  (0.449 ns)
	'icmp' operation ('tmp_42_i', src/modules.hpp:1732) [110]  (0.991 ns)
	'select' operation ('max_3[0].V', src/modules.hpp:1732) [111]  (0.449 ns)

 <State 6>: 4.18ns
The critical path consists of the following:
	'load' operation ('tmp_V_load', src/modules.hpp:1682) on local variable 'tmp.V' [44]  (0 ns)
	'select' operation ('p_0200_1_i', src/modules.hpp:1682) [51]  (0.449 ns)
	'icmp' operation ('tmp_20_i', src/modules.hpp:1741) [117]  (0.991 ns)
	'select' operation ('max_val_V_1_0200_1', src/modules.hpp:1741) [118]  (0.449 ns)
	'select' operation ('tmp.V', src/modules.hpp:1741) [119]  (0.449 ns)
	fifo write on port 'max_input_V_V' (src/modules.hpp:1747) [124]  (1.84 ns)

 <State 7>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [89]  (1.84 ns)

 <State 8>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [90]  (1.84 ns)

 <State 9>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [91]  (1.84 ns)

 <State 10>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [92]  (1.84 ns)

 <State 11>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [93]  (1.84 ns)

 <State 12>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [94]  (1.84 ns)

 <State 13>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [95]  (1.84 ns)

 <State 14>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [96]  (1.84 ns)

 <State 15>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [97]  (1.84 ns)

 <State 16>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [98]  (1.84 ns)

 <State 17>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [99]  (1.84 ns)

 <State 18>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [100]  (1.84 ns)

 <State 19>: 1.84ns
The critical path consists of the following:
	fifo write on port 'in_sub_max_V_V' (src/modules.hpp:1713) [101]  (1.84 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
