Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller"
Output Format                      : NGC
Target Device                      : xc6slx25t-3-fgg484

---- Source Options
Top Module Name                    : Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Full_CPU_HDL/timing_generator.v" into library work
Parsing module <timing_generator>.
WARNING:HDLCompiler:751 - "/home/ise/Full_CPU_HDL/timing_generator.v" Line 32: Redeclaration of ansi port div_count is not allowed
Analyzing Verilog file "/home/ise/Full_CPU_HDL/Instruction_decoder.v" into library work
Parsing module <Instruction_decoder>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/Controller.v" into library work
Parsing module <Controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Controller>.

Elaborating module <Instruction_decoder>.
WARNING:HDLCompiler:1127 - "/home/ise/Full_CPU_HDL/Instruction_decoder.v" Line 54: Assignment to N ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ise/Full_CPU_HDL/Instruction_decoder.v" Line 125: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:189 - "/home/ise/Full_CPU_HDL/Controller.v" Line 53: Size mismatch in connection of port <alu_o>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <timing_generator>.
WARNING:HDLCompiler:413 - "/home/ise/Full_CPU_HDL/timing_generator.v" Line 39: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "/home/ise/Full_CPU_HDL/Controller.v" Line 53: Net <alu_0> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Controller>.
    Related source file is "/home/ise/Full_CPU_HDL/Controller.v".
WARNING:Xst:647 - Input <alu_o> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <alu_0> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Controller> synthesized.

Synthesizing Unit <Instruction_decoder>.
    Related source file is "/home/ise/Full_CPU_HDL/Instruction_decoder.v".
WARNING:Xst:647 - Input <pc_addr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alu_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alu_V> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <ins>.
    Found 1-bit register for signal <Z>.
    Found 1-bit register for signal <C>.
    Found 8-bit adder for signal <ins[7]_GND_2_o_add_10_OUT> created at line 112.
    Found 16-bit adder for signal <GND_2_o_GND_2_o_add_12_OUT> created at line 112.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <Instruction_decoder> synthesized.

Synthesizing Unit <timing_generator>.
    Related source file is "/home/ise/Full_CPU_HDL/timing_generator.v".
        div0 = 0
        div1 = 1
        div2 = 2
        div3 = 3
    Found 2-bit register for signal <div_count>.
    Found 2-bit adder for signal <div_count[1]_GND_3_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timing_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
# Multiplexers                                         : 12
 16-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Multiplexers                                         : 11
 16-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Controller> ...

Optimizing unit <Instruction_decoder> ...

Optimizing unit <timing_generator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller, actual ratio is 0.
FlipFlop id/ins_10 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop id/ins_9 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop id/ins_8 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop id/ins_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop id/ins_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 86
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 13
#      LUT3                        : 23
#      LUT4                        : 8
#      LUT5                        : 21
#      LUT6                        : 19
# FlipFlops/Latches                : 39
#      FDC                         : 39
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 165
#      IBUF                        : 66
#      OBUF                        : 99

Device utilization summary:
---------------------------

Selected Device : 6slx25tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:               2  out of  30064     0%  
 Number of Slice LUTs:                   85  out of  15032     0%  
    Number used as Logic:                85  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     85
   Number with an unused Flip Flop:      83  out of     85    97%  
   Number with an unused LUT:             0  out of     85     0%  
   Number of fully used LUT-FF pairs:     2  out of     85     2%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         195
 Number of bonded IOBs:                 166  out of    250    66%  
    IOB Flip Flops/Latches:              37

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_s1_OBUF(tg/clk_s1<1>1:O)       | NONE(*)(id/C)          | 2     |
clk_s0_OBUF(tg/clk_s0<1>1:O)       | NONE(*)(id/ins_15)     | 35    |
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.584ns (Maximum Frequency: 631.413MHz)
   Minimum input arrival time before clock: 3.828ns
   Maximum output required time after clock: 7.954ns
   Maximum combinational path delay: 5.998ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.584ns (frequency: 631.413MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.584ns (Levels of Logic = 1)
  Source:            tg/div_count_1 (FF)
  Destination:       tg/div_count_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tg/div_count_1 to tg/div_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.830  tg/div_count_1 (tg/div_count_1)
     LUT3:I2->O            1   0.205   0.000  tg/div_count_0_rstpot (tg/div_count_0_rstpot)
     FDC:D                     0.102          tg/div_count_0
    ----------------------------------------
    Total                      1.584ns (0.754ns logic, 0.830ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_s1_OBUF'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.828ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       id/C (FF)
  Destination Clock: clk_s1_OBUF rising

  Data Path: rst_n to id/C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             39   0.206   1.391  id/rst_n_inv1_INV_0 (id/rst_n_inv)
     FDC:CLR                   0.430          id/C
    ----------------------------------------
    Total                      3.828ns (1.858ns logic, 1.970ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_s0_OBUF'
  Total number of paths / destination ports: 70 / 70
-------------------------------------------------------------------------
Offset:              3.828ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       id/ins_15 (FF)
  Destination Clock: clk_s0_OBUF rising

  Data Path: rst_n to id/ins_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             39   0.206   1.391  id/rst_n_inv1_INV_0 (id/rst_n_inv)
     FDC:CLR                   0.430          id/ins_0
    ----------------------------------------
    Total                      3.828ns (1.858ns logic, 1.970ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.828ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       tg/div_count_1 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to tg/div_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             39   0.206   1.391  id/rst_n_inv1_INV_0 (id/rst_n_inv)
     FDC:CLR                   0.430          tg/div_count_1
    ----------------------------------------
    Total                      3.828ns (1.858ns logic, 1.970ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_s0_OBUF'
  Total number of paths / destination ports: 406 / 61
-------------------------------------------------------------------------
Offset:              7.954ns (Levels of Logic = 4)
  Source:            id/ins_15 (FF)
  Destination:       pc_ext<15> (PAD)
  Source Clock:      clk_s0_OBUF rising

  Data Path: id/ins_15 to pc_ext<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             28   0.447   1.463  id/ins_15 (id/ins_15)
     LUT3:I0->O            9   0.205   1.194  id/Mmux_pc_ext2221 (id/Mmux_pc_ext222)
     LUT6:I0->O            6   0.203   1.089  id/Mmux_pc_ext223 (id/Mmux_pc_ext22)
     LUT5:I0->O            1   0.203   0.579  id/Mmux_pc_ext41 (pc_ext_12_OBUF)
     OBUF:I->O                 2.571          pc_ext_12_OBUF (pc_ext<12>)
    ----------------------------------------
    Total                      7.954ns (3.629ns logic, 4.325ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_s1_OBUF'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              6.863ns (Levels of Logic = 4)
  Source:            id/Z (FF)
  Destination:       pc_ext<7> (PAD)
  Source Clock:      clk_s1_OBUF rising

  Data Path: id/Z to pc_ext<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.755  id/Z (id/Z)
     LUT3:I1->O            3   0.203   0.879  id/Mmux_pc_ext15111 (id/Mmux_pc_ext1511)
     LUT6:I3->O            7   0.205   1.021  id/Mmux_pc_ext1011 (id/Mmux_pc_ext101)
     LUT5:I1->O            1   0.203   0.579  id/Mmux_pc_ext91 (pc_ext_2_OBUF)
     OBUF:I->O                 2.571          pc_ext_2_OBUF (pc_ext<2>)
    ----------------------------------------
    Total                      6.863ns (3.629ns logic, 3.234ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 8
-------------------------------------------------------------------------
Offset:              5.503ns (Levels of Logic = 2)
  Source:            tg/div_count_1 (FF)
  Destination:       clk_s0 (PAD)
  Source Clock:      clk rising

  Data Path: tg/div_count_1 to clk_s0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.934  tg/div_count_1 (tg/div_count_1)
     LUT2:I0->O           36   0.203   1.348  tg/clk_s0<1>1 (clk_s0_OBUF)
     OBUF:I->O                 2.571          clk_s0_OBUF (clk_s0)
    ----------------------------------------
    Total                      5.503ns (3.221ns logic, 2.282ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 70 / 30
-------------------------------------------------------------------------
Delay:               5.998ns (Levels of Logic = 3)
  Source:            ext_wen (PAD)
  Destination:       mem_data<15> (PAD)

  Data Path: ext_wen to mem_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.421  ext_wen_IBUF (ext_wen_IBUF)
     LUT3:I0->O            1   0.205   0.579  id/Mmux_mem_data17 (mem_data_0_OBUF)
     OBUF:I->O                 2.571          mem_data_0_OBUF (mem_data<0>)
    ----------------------------------------
    Total                      5.998ns (3.998ns logic, 2.000ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.584|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.70 secs
 
--> 


Total memory usage is 483076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

