// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/29/2023 12:16:37"

// 
// Device: Altera 5CSEMA5F31A7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memory_reader (
	clk,
	rst,
	read,
	address,
	data,
	datavalid);
input 	clk;
input 	rst;
input 	read;
input 	[22:0] address;
output 	[31:0] data;
output 	datavalid;

// Design Ports Information
// data[0]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datavalid	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[11]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[12]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[13]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[14]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[15]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[16]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[17]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[18]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[19]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[20]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[21]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[22]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout ;
wire \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \~VCC~combout ;
wire \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ;
wire \read~input_o ;
wire \rst~input_o ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout ;
wire \flash_inst|flash_csr_read~combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ;
wire \~GND~combout ;
wire \flash_inst|flash_csr_write~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ;
wire \address[21]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout ;
wire \address[19]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout ;
wire \address[18]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout ;
wire \address[17]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout ;
wire \address[16]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout ;
wire \address[15]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout ;
wire \address[14]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout ;
wire \address[13]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ;
wire \address[11]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout ;
wire \address[10]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout ;
wire \address[9]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout ;
wire \address[8]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout ;
wire \address[7]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout ;
wire \address[6]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout ;
wire \address[5]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout ;
wire \address[4]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout ;
wire \address[3]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout ;
wire \address[2]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout ;
wire \address[1]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout ;
wire \address[0]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout ;
wire \address[12]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout ;
wire \address[20]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ;
wire \state~1_combout ;
wire \state~3_combout ;
wire \flash_inst|flash_mem_waitrequest~combout ;
wire \state~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ;
wire \state[3]~feeder_combout ;
wire \state[12]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q ;
wire \state[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ;
wire \state[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ;
wire \state[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q ;
wire \state[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ;
wire \state[8]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ;
wire \state[9]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE_q ;
wire \state[10]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ;
wire \state[11]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ;
wire \state[12]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ;
wire \state[13]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ;
wire \state[14]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ;
wire \state[15]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ;
wire \state[16]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ;
wire \state[17]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ;
wire \state[18]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ;
wire \state[19]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q ;
wire \state[20]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ;
wire \state[21]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q ;
wire \state[22]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ;
wire \state[23]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ;
wire \state[24]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q ;
wire \state[25]~feeder_combout ;
wire \address[22]~input_o ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ;
wire \state[27]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q ;
wire \state[32]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE_q ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [34:0] state;
wire [8:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [1:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg ;
wire [1:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit ;
wire [6:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg ;
wire [2:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a ;
wire [1:0] \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [23:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg ;
wire [3:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable ;
wire [31:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit ;
wire [23:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr ;
wire [21:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d ;
wire [23:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr ;
wire [1:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a ;
wire [3:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full ;
wire [1:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt ;
wire [8:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt ;
wire [1:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt ;
wire [2:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a ;
wire [6:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int ;
wire [31:0] \flash_inst|flash_mem_writedata ;
wire [0:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout ;
wire [0:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena ;
wire [7:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain ;
wire [31:0] \flash_inst|flash_csr_readdata ;
wire [31:0] \flash_inst|flash_csr_writedata ;
wire [2:0] \flash_inst|flash_csr_address ;

wire [19:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;

assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \data[0]~output (
	.i(state[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[0]),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
defparam \data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \data[1]~output (
	.i(state[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[1]),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
defparam \data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \data[2]~output (
	.i(state[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[2]),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
defparam \data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \data[3]~output (
	.i(state[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[3]),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
defparam \data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \data[4]~output (
	.i(state[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[4]),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
defparam \data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \data[5]~output (
	.i(state[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[5]),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
defparam \data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \data[6]~output (
	.i(state[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[6]),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
defparam \data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \data[7]~output (
	.i(state[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[7]),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
defparam \data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \data[8]~output (
	.i(state[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[8]),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
defparam \data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \data[9]~output (
	.i(state[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[9]),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
defparam \data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \data[10]~output (
	.i(state[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[10]),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
defparam \data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \data[11]~output (
	.i(state[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[11]),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
defparam \data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \data[12]~output (
	.i(state[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[12]),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
defparam \data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \data[13]~output (
	.i(state[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[13]),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
defparam \data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \data[14]~output (
	.i(state[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[14]),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
defparam \data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \data[15]~output (
	.i(state[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[15]),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
defparam \data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \data[16]~output (
	.i(state[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[16]),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
defparam \data[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \data[17]~output (
	.i(state[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[17]),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
defparam \data[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \data[18]~output (
	.i(state[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[18]),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
defparam \data[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \data[19]~output (
	.i(state[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[19]),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
defparam \data[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \data[20]~output (
	.i(state[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[20]),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
defparam \data[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \data[21]~output (
	.i(state[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[21]),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
defparam \data[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \data[22]~output (
	.i(state[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[22]),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
defparam \data[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \data[23]~output (
	.i(state[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[23]),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
defparam \data[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \data[24]~output (
	.i(state[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[24]),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
defparam \data[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \data[25]~output (
	.i(state[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[25]),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
defparam \data[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \data[26]~output (
	.i(state[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[26]),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
defparam \data[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \data[27]~output (
	.i(state[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[27]),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
defparam \data[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \data[28]~output (
	.i(state[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[28]),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
defparam \data[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \data[29]~output (
	.i(state[32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[29]),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
defparam \data[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \data[30]~output (
	.i(state[33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[30]),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
defparam \data[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \data[31]~output (
	.i(state[34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[31]),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
defparam \data[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \datavalid~output (
	.i(state[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datavalid),
	.obar());
// synopsys translate_off
defparam \datavalid~output .bus_hold = "false";
defparam \datavalid~output .open_drain_output = "false";
defparam \datavalid~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \~VCC (
// Equation(s):
// \~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~VCC~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~VCC .extended_lut = "off";
defparam \~VCC .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \~VCC .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N28
dffeas \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\~VCC~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N26
dffeas \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\~VCC~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N14
dffeas \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\~VCC~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 .lut_mask = 64'h00F000F000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 .lut_mask = 64'h0F0F0F0F0F0FFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \read~input (
	.i(read),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read~input_o ));
// synopsys translate_off
defparam \read~input .bus_hold = "false";
defparam \read~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 .lut_mask = 64'hF000F00000F000F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 .lut_mask = 64'h0000000011111111;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N33
cyclonev_lcell_comb \flash_inst|flash_csr_address[2] (
// Equation(s):
// \flash_inst|flash_csr_address [2] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_address [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_address[2] .extended_lut = "off";
defparam \flash_inst|flash_csr_address[2] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_address[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \flash_inst|flash_csr_address[0] (
// Equation(s):
// \flash_inst|flash_csr_address [0] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_address [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_address[0] .extended_lut = "off";
defparam \flash_inst|flash_csr_address[0] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_address[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \flash_inst|flash_csr_read (
// Equation(s):
// \flash_inst|flash_csr_read~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_read~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_read .extended_lut = "off";
defparam \flash_inst|flash_csr_read .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_read .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N48
cyclonev_lcell_comb \flash_inst|flash_csr_address[1] (
// Equation(s):
// \flash_inst|flash_csr_address [1] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_address [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_address[1] .extended_lut = "off";
defparam \flash_inst|flash_csr_address[1] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_address[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy .lut_mask = 64'hEEEEEEEEFFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 .lut_mask = 64'h0FFF0FFF0AFA0AFA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[1] (
// Equation(s):
// \flash_inst|flash_csr_writedata [1] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[1] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[1] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[0] (
// Equation(s):
// \flash_inst|flash_csr_writedata [0] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[0] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[0] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  = ( !\flash_inst|flash_csr_address [2] & ( (!\flash_inst|flash_csr_address [1] & (\flash_inst|flash_csr_address [0] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & \flash_inst|flash_csr_read~combout ))) ) )

	.dataa(!\flash_inst|flash_csr_address [1]),
	.datab(!\flash_inst|flash_csr_address [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|flash_csr_read~combout ),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi .lut_mask = 64'h0002000200000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N45
cyclonev_lcell_comb \flash_inst|flash_csr_write (
// Equation(s):
// \flash_inst|flash_csr_write~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_write .extended_lut = "off";
defparam \flash_inst|flash_csr_write .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  = ( !\flash_inst|flash_csr_read~combout  & ( state[2] & ( !\flash_inst|flash_csr_write~combout  ) ) ) # ( \flash_inst|flash_csr_read~combout  & ( 
// !state[2] & ( !\~GND~combout  ) ) ) # ( !\flash_inst|flash_csr_read~combout  & ( !state[2] & ( (!\~GND~combout ) # (!\flash_inst|flash_csr_write~combout ) ) ) )

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(!\flash_inst|flash_csr_write~combout ),
	.datad(gnd),
	.datae(!\flash_inst|flash_csr_read~combout ),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 .lut_mask = 64'hFAFAAAAAF0F00000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 .lut_mask = 64'h0010FFFE0000FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 .lut_mask = 64'hFFFFEFFFFFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q  & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 .lut_mask = 64'h3300330033FF33FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi .lut_mask = 64'h0000000000000002;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0] ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 .lut_mask = 64'h00000004FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 .lut_mask = 64'h00000004FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2] ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 .lut_mask = 64'h00000004FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N58
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] & ( ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [3])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [3]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 .lut_mask = 64'h0100010000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE_q  ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE_q  ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout  = \~VCC~combout 

	.dataa(gnd),
	.datab(!\~VCC~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~VCC~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0] & ( (\~VCC~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\~VCC~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 .lut_mask = 64'h55550F0F57553F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 .lut_mask = 64'h00FF0F0F02FF3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 .lut_mask = 64'h2000200000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 .lut_mask = 64'h00040F5FFFFF0F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34  ))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 .lut_mask = 64'h0000000000005555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~GND~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3] ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~GND~combout  ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( !\~GND~combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3] ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 .lut_mask = 64'h00003333FFFF3333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 .lut_mask = 64'h55550F0F57553F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\~GND~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4])))

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 .lut_mask = 64'h550F550F550F550F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 .lut_mask = 64'h00FF0F0F04FF5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7]~DUPLICATE_q  ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7]~DUPLICATE_q  ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\~GND~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5])))

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 .lut_mask = 64'h505F505F505F505F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 .lut_mask = 64'h00FF0F0F04FF5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 .lut_mask = 64'h0000000000003333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\~GND~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 .lut_mask = 64'h01001F1FFFFF1F1F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7]~DUPLICATE_q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 .lut_mask = 64'h8000800000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 .lut_mask = 64'h1000100000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y2_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~DUPLICATE_q  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~DUPLICATE_q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 .lut_mask = 64'h0303030333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 .lut_mask = 64'h3030333330753333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 .lut_mask = 64'hF0F0000000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  = ( \flash_inst|flash_csr_address [0] & ( \flash_inst|flash_csr_write~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_csr_write~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  = ( !\flash_inst|flash_csr_address [2] & ( \flash_inst|flash_csr_address [1] ) )

	.dataa(!\flash_inst|flash_csr_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 .lut_mask = 64'h5555555500000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 .lut_mask = 64'h0000000000000002;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  = (!\flash_inst|flash_csr_address [0] & \flash_inst|flash_csr_read~combout )

	.dataa(gnd),
	.datab(!\flash_inst|flash_csr_address [0]),
	.datac(gnd),
	.datad(!\flash_inst|flash_csr_read~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 .lut_mask = 64'h00000000FFFDFFFD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 .lut_mask = 64'hFEFEFEF000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  & ( (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ) # 
// (\flash_inst|flash_csr_writedata [0])) # (\flash_inst|flash_csr_writedata [1])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ),
	.datab(!\flash_inst|flash_csr_writedata [1]),
	.datac(!\flash_inst|flash_csr_writedata [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 .lut_mask = 64'hFFFFFFFF55FF7FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 .lut_mask = 64'h0000008000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|flash_csr_address [2] & (!\flash_inst|flash_csr_address [0] & (\flash_inst|flash_csr_read~combout  & !\flash_inst|flash_csr_address [1]))) ) )

	.dataa(!\flash_inst|flash_csr_address [2]),
	.datab(!\flash_inst|flash_csr_address [0]),
	.datac(!\flash_inst|flash_csr_read~combout ),
	.datad(!\flash_inst|flash_csr_address [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi .lut_mask = 64'h0000000008000800;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 .lut_mask = 64'h01FF01FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 .lut_mask = 64'hF000F00000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 .lut_mask = 64'hFFFF000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N4
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 .lut_mask = 64'h0F0F0F0F4F4F4F4F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 .lut_mask = 64'h0F0FF0F000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 .lut_mask = 64'h00000000000F000F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N11
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 .lut_mask = 64'hA0A0A0A050505050;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 .lut_mask = 64'h0005000500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 .lut_mask = 64'h00FF00FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout  = ( !\flash_inst|flash_csr_writedata [0] & ( !\flash_inst|flash_csr_writedata [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_csr_writedata [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 .lut_mask = 64'h0001000000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\~GND~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1])))

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 .lut_mask = 64'h330F330F330F330F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\~GND~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2])))

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 .lut_mask = 64'h303F303F303F303F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 .lut_mask = 64'h3300330033FF33FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N58
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  $ (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout  = (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 .lut_mask = 64'h0055005500550055;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren .lut_mask = 64'hAAAA000000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout  = ( !\flash_inst|flash_csr_writedata [1] & ( \flash_inst|flash_csr_writedata [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_csr_writedata [0]),
	.datad(gnd),
	.datae(!\flash_inst|flash_csr_writedata [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 .lut_mask = 64'h0F0F00000F0F0000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 .lut_mask = 64'h0000000000000100;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N28
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 .lut_mask = 64'h00FF00FF02FF02FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 .lut_mask = 64'h0545454500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 .lut_mask = 64'h00000000FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 .lut_mask = 64'hFF00FF0000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 .lut_mask = 64'h00000000FFFFCCFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 .lut_mask = 64'h5000500040004000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 .lut_mask = 64'h8000000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] .lut_mask = 64'h00000000000F000F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 .lut_mask = 64'h50405040FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 .lut_mask = 64'h0808080800000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 .lut_mask = 64'h0000000000500050;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 .lut_mask = 64'h00000000FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 .lut_mask = 64'h0000000000FF00FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 .lut_mask = 64'h0800080000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 .lut_mask = 64'hFFF02220FFF00000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 .lut_mask = 64'h0033003300330033;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 .lut_mask = 64'h0C0C4C4C0C4C4C4C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 .lut_mask = 64'h0088008822AA22AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 .lut_mask = 64'h0000AAAA0A0A0A0A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N5
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3])) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 .lut_mask = 64'hC000C00000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \address[21]~input (
	.i(address[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[21]~input_o ));
// synopsys translate_off
defparam \address[21]~input .bus_hold = "false";
defparam \address[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout  = \address[21]~input_o 

	.dataa(!\address[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\address[21]~input_o )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21])))

	.dataa(!\address[21]~input_o ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 .lut_mask = 64'h505F505F505F505F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 .lut_mask = 64'h00FF00FF00FD00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 .lut_mask = 64'h0000000000F000F0;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 .lut_mask = 64'hCCCCCCCCC8C0C8C0;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N54
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[15] (
// Equation(s):
// \flash_inst|flash_csr_writedata [15] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[15] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[15] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout  = state[2]

	.dataa(!state[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q  & ( (!state[2] & (!\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q )) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (!state[2] & (!\~GND~combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q )))) ) )

	.dataa(!state[2]),
	.datab(!\~GND~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 .lut_mask = 64'h88F088F088008800;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 .lut_mask = 64'h0000000000020000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((!\flash_inst|flash_csr_writedata [0] & \flash_inst|flash_csr_writedata [1])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [0]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datad(!\flash_inst|flash_csr_writedata [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 .lut_mask = 64'h0C0C0C0C0C8C0C8C;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [15]))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [15]))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datad(!\flash_inst|flash_csr_writedata [15]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 .lut_mask = 64'h50505F5F303F303F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[13] (
// Equation(s):
// \flash_inst|flash_csr_writedata [13] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[13] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[13] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[13] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \address[19]~input (
	.i(address[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[19]~input_o ));
// synopsys translate_off
defparam \address[19]~input .bus_hold = "false";
defparam \address[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout  = \address[19]~input_o 

	.dataa(!\address[19]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[19]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19] & ( 
// (\address[19]~input_o  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\address[19]~input_o ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 .lut_mask = 64'h00FF00FF00FD00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [13])) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [13])) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [13]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 .lut_mask = 64'h00F00FFF35353535;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N9
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[12] (
// Equation(s):
// \flash_inst|flash_csr_writedata [12] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[12] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[12] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[12] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \address[18]~input (
	.i(address[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[18]~input_o ));
// synopsys translate_off
defparam \address[18]~input .bus_hold = "false";
defparam \address[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout  = \address[18]~input_o 

	.dataa(gnd),
	.datab(!\address[18]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[18]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18] & ( 
// (\address[18]~input_o  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\address[18]~input_o ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 .lut_mask = 64'h0F0F0F0F0E0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [12])) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [12])) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [12]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 .lut_mask = 64'h0F000FFF33553355;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N36
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[11] (
// Equation(s):
// \flash_inst|flash_csr_writedata [11] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[11] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[11] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[11] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \address[17]~input (
	.i(address[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[17]~input_o ));
// synopsys translate_off
defparam \address[17]~input .bus_hold = "false";
defparam \address[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout  = \address[17]~input_o 

	.dataa(gnd),
	.datab(!\address[17]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[17]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17] & ( 
// (\address[17]~input_o  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\address[17]~input_o ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 .lut_mask = 64'h0000FEFF0000FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [11])) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [11])) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [11]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N3
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[10] (
// Equation(s):
// \flash_inst|flash_csr_writedata [10] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[10] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[10] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[10] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \address[16]~input (
	.i(address[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[16]~input_o ));
// synopsys translate_off
defparam \address[16]~input .bus_hold = "false";
defparam \address[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout  = \address[16]~input_o 

	.dataa(gnd),
	.datab(!\address[16]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[16]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16] & ( 
// (\address[16]~input_o  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\address[16]~input_o ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 .lut_mask = 64'h00000000FFEFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [10])) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [10])) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [10]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 .lut_mask = 64'h00F00FFF35353535;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \address[15]~input (
	.i(address[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[15]~input_o ));
// synopsys translate_off
defparam \address[15]~input .bus_hold = "false";
defparam \address[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout  = \address[15]~input_o 

	.dataa(gnd),
	.datab(!\address[15]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\address[15]~input_o ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]),
	.datab(!\address[15]~input_o ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 .lut_mask = 64'h3535353535353535;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 .lut_mask = 64'h5555554555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N39
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[9] (
// Equation(s):
// \flash_inst|flash_csr_writedata [9] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[9] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[9] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((\flash_inst|flash_csr_writedata [9])))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (((\flash_inst|flash_csr_writedata [9] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # (\flash_inst|flash_csr_writedata [9])))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [9]))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ),
	.datab(!\flash_inst|flash_csr_writedata [9]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 .lut_mask = 64'h00530F53F053FF53;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N33
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[8] (
// Equation(s):
// \flash_inst|flash_csr_writedata [8] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[8] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[8] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[8] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \address[14]~input (
	.i(address[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[14]~input_o ));
// synopsys translate_off
defparam \address[14]~input .bus_hold = "false";
defparam \address[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout  = \address[14]~input_o 

	.dataa(!\address[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\address[14]~input_o ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\address[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 .lut_mask = 64'h5555554555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (\flash_inst|flash_csr_writedata [8]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [8] & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )) # (\flash_inst|flash_csr_writedata [8]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [8])))) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [8]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 .lut_mask = 64'h00350F35F035FF35;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \address[13]~input (
	.i(address[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[13]~input_o ));
// synopsys translate_off
defparam \address[13]~input .bus_hold = "false";
defparam \address[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout  = ( \address[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\address[13]~input_o ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13]))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13]),
	.datac(!\address[13]~input_o ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 .lut_mask = 64'h0F330F330F330F33;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 .lut_mask = 64'h5555554555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & ( 
// (\flash_inst|flash_csr_writedata [1] & (!\flash_inst|flash_csr_writedata [0] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) ) )

	.dataa(!\flash_inst|flash_csr_writedata [1]),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 .lut_mask = 64'h0000000040004000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \address[11]~input (
	.i(address[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[11]~input_o ));
// synopsys translate_off
defparam \address[11]~input .bus_hold = "false";
defparam \address[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout  = \address[11]~input_o 

	.dataa(!\address[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[11]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11] & ( 
// (\address[11]~input_o  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\address[11]~input_o ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 .lut_mask = 64'h0000FEFF0000FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \address[10]~input (
	.i(address[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[10]~input_o ));
// synopsys translate_off
defparam \address[10]~input .bus_hold = "false";
defparam \address[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout  = \address[10]~input_o 

	.dataa(gnd),
	.datab(!\address[10]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[10]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10] & ( 
// (\address[10]~input_o  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\address[10]~input_o ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 .lut_mask = 64'h0F0F0F0D0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \address[9]~input (
	.i(address[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[9]~input_o ));
// synopsys translate_off
defparam \address[9]~input .bus_hold = "false";
defparam \address[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout  = \address[9]~input_o 

	.dataa(!\address[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[9]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9] & ( (\address[9]~input_o  
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\address[9]~input_o ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 .lut_mask = 64'h3333332333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \address[8]~input (
	.i(address[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[8]~input_o ));
// synopsys translate_off
defparam \address[8]~input .bus_hold = "false";
defparam \address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout  = \address[8]~input_o 

	.dataa(gnd),
	.datab(!\address[8]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[8]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8] & ( (\address[8]~input_o  
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\address[8]~input_o ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 .lut_mask = 64'h5555554555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout  = \address[7]~input_o 

	.dataa(gnd),
	.datab(!\address[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[7]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7] & ( (\address[7]~input_o  
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\address[7]~input_o ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 .lut_mask = 64'h3333332333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9] & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 .lut_mask = 64'h048C048C37BF37BF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N10
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout  = \address[6]~input_o 

	.dataa(!\address[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[6]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6] & ( (\address[6]~input_o  
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\address[6]~input_o ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 .lut_mask = 64'h0F0F0F0D0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout  = \address[5]~input_o 

	.dataa(gnd),
	.datab(!\address[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[5]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5] & ( (\address[5]~input_o  
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\address[5]~input_o ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 .lut_mask = 64'h5555554555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout  = \address[4]~input_o 

	.dataa(!\address[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[4]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4] & ( (\address[4]~input_o  
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\address[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 .lut_mask = 64'h5500550055FF55FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 .lut_mask = 64'h00000000FFFBFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6] & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 .lut_mask = 64'h048C048C37BF37BF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout  = \address[3]~input_o 

	.dataa(gnd),
	.datab(!\address[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[3]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3] & ( (\address[3]~input_o  
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\address[3]~input_o ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 .lut_mask = 64'h3333333133333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout  = \address[2]~input_o 

	.dataa(gnd),
	.datab(!\address[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[2]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2] & ( (\address[2]~input_o  
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\address[2]~input_o ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 .lut_mask = 64'h3333333133333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4] & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 .lut_mask = 64'h048C048C37BF37BF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout  = \address[1]~input_o 

	.dataa(!\address[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[1]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1] & ( (\address[1]~input_o  
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\address[1]~input_o ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 .lut_mask = 64'h00000000FFFFFFBF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ) # (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 .lut_mask = 64'h00100010FFBFFFBF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout  & ( 
// ((!\flash_inst|flash_csr_writedata [1]) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ))) # (\flash_inst|flash_csr_writedata [0]) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [0]),
	.datab(!\flash_inst|flash_csr_writedata [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 .lut_mask = 64'h00000000FFDF0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ))))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 .lut_mask = 64'h3237323733333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout  & ( 
// ((!\flash_inst|flash_csr_writedata [1]) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ))) # (\flash_inst|flash_csr_writedata [0]) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [0]),
	.datab(!\flash_inst|flash_csr_writedata [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 .lut_mask = 64'h00000000FDFF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0])

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 .lut_mask = 64'h0303030303030303;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N40
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 .lut_mask = 64'hFF08FF08FF00FF00;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3])))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3])))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3])))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 .lut_mask = 64'h8008400420021001;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]))) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 .lut_mask = 64'hC00CC00C30033003;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6])) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6])) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 .lut_mask = 64'h8080808008080808;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5] $ (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 .lut_mask = 64'h0000000010011001;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 .lut_mask = 64'h00000004FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N11
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 .lut_mask = 64'hA0A0A0A000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 .lut_mask = 64'h0000555500005555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 .lut_mask = 64'hFFFF0000FF8C0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 .lut_mask = 64'hFF000100FFFF0101;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 .lut_mask = 64'h0303030303FF03FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout  = \address[0]~input_o 

	.dataa(!\address[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\address[0]~input_o )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0])))

	.dataa(!\address[0]~input_o ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 .lut_mask = 64'h5533553355335533;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 .lut_mask = 64'h0F0F0F0D0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4] & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q )))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N28
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4] & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 .lut_mask = 64'h000F000F333F333F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8]) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 .lut_mask = 64'h003300330F3F0F3F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 .lut_mask = 64'h0055005533773377;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N4
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \address[12]~input (
	.i(address[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[12]~input_o ));
// synopsys translate_off
defparam \address[12]~input .bus_hold = "false";
defparam \address[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout  = \address[12]~input_o 

	.dataa(!\address[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\address[12]~input_o ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12] & ( 
// (\address[12]~input_o  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\address[12]~input_o ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 .lut_mask = 64'h5555554555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 .lut_mask = 64'h0033003355775577;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 .lut_mask = 64'h000F000F333F333F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \address[20]~input (
	.i(address[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[20]~input_o ));
// synopsys translate_off
defparam \address[20]~input .bus_hold = "false";
defparam \address[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout  = \address[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\address[20]~input_o )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20])))

	.dataa(!\address[20]~input_o ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 .lut_mask = 64'h505F505F505F505F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 .lut_mask = 64'h00FF00FF00FD00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[14] (
// Equation(s):
// \flash_inst|flash_csr_writedata [14] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[14] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[14] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [14]))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [14]))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ),
	.datab(!\flash_inst|flash_csr_writedata [14]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 .lut_mask = 64'h00F00FFF53535353;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 .lut_mask = 64'h000F000F333F333F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N4
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE_q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 .lut_mask = 64'h0000000000007777;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 .lut_mask = 64'h000000005F5F5F5F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21] & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg 
// [19]) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 .lut_mask = 64'h000000000001030F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 .lut_mask = 64'h0303030703070307;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 .lut_mask = 64'h0000000020002000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 .lut_mask = 64'h00F000F000F000F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 .lut_mask = 64'h8000800000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 .lut_mask = 64'h0005000000070000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 .lut_mask = 64'h0000CCCC0C8C0C8C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 .lut_mask = 64'h0000070F0000000F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 .lut_mask = 64'h0000AAAA00AA00AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 .lut_mask = 64'hFFFDF5F500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 .lut_mask = 64'h0100FD000000FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 .lut_mask = 64'h00000000FFFF0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 .lut_mask = 64'h0002A8AA0000AAAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 .lut_mask = 64'h00FF00FF00040004;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 .lut_mask = 64'hAA00A000AA008000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 .lut_mask = 64'h4F440F000F000F00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 .lut_mask = 64'h0000000030303030;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 .lut_mask = 64'hC0C0C0C0CCCCCCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 .lut_mask = 64'h33333333FF3FFF3F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 .lut_mask = 64'hF00FF00F00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q  $ (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2] ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2] $ (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 .lut_mask = 64'h5A5A5A5A55555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  ) ) ) # 
// ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 .lut_mask = 64'h00F700FF00000008;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 .lut_mask = 64'h4000000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 .lut_mask = 64'h0505050505550555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 .lut_mask = 64'h00000000FFA8DD88;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  $ 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q )))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 .lut_mask = 64'h55A555A555A555A5;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 .lut_mask = 64'h000000000000AAAE;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 .lut_mask = 64'hE0E0E0E000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 .lut_mask = 64'h00000000A000A000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 .lut_mask = 64'h0000000000010001;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 .lut_mask = 64'h0000000070007000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 .lut_mask = 64'hF0A03020F0A00000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] $ 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 .lut_mask = 64'h2332000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 .lut_mask = 64'h00000000AABA0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 .lut_mask = 64'h00000000ABAA0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  $ (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 .lut_mask = 64'h0F0F0F0F3C3C3C3C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 .lut_mask = 64'h000000000000AAAE;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 .lut_mask = 64'h000000000000AAAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 .lut_mask = 64'hFE00FE00FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 .lut_mask = 64'h000C000C010D010D;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 .lut_mask = 64'h0000000000500050;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 .lut_mask = 64'h0000000000100010;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0]~feeder_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) # ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 .lut_mask = 64'h040400000F040000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h00FF00FF02FF00FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1]~feeder_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8])))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] 
// & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8])))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 .lut_mask = 64'hCC0000CC33000033;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] 
// & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3])))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] 
// & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] 
// & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 .lut_mask = 64'h8008200240041001;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] .lut_mask = 64'h0000000000210021;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0])) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 .lut_mask = 64'h0000000003000300;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 .lut_mask = 64'h0000CCCC0004CC8C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N59
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 .lut_mask = 64'h0000002000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ))))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ))))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 .lut_mask = 64'h0047004700470003;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 .lut_mask = 64'h0000000000000080;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 .lut_mask = 64'hC000800080008000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 .lut_mask = 64'h0000000000570000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 .lut_mask = 64'h0F0F0F4F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \state~1 (
// Equation(s):
// \state~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q  & ( (!\rst~input_o  & ((!state[2] & (state[0])) # (state[2] & ((state[1]))))) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q  & ( (!\rst~input_o  & (state[1] & ((state[2]) # (state[0])))) ) )

	.dataa(!state[0]),
	.datab(!\rst~input_o ),
	.datac(!state[2]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~1 .extended_lut = "off";
defparam \state~1 .lut_mask = 64'h004C004C404C404C;
defparam \state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N38
dffeas \state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \state~3 (
// Equation(s):
// \state~3_combout  = ( state[0] & ( state[1] & ( !\rst~input_o  ) ) ) # ( state[0] & ( !state[1] & ( (!\rst~input_o  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ) # (state[2]))) ) ) 
// ) # ( !state[0] & ( !state[1] & ( (!\rst~input_o  & state[2]) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!state[2]),
	.datae(!state[0]),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~3 .extended_lut = "off";
defparam \state~3 .lut_mask = 64'h00F0A0F00000F0F0;
defparam \state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N53
dffeas \state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N27
cyclonev_lcell_comb \flash_inst|flash_mem_waitrequest (
// Equation(s):
// \flash_inst|flash_mem_waitrequest~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_waitrequest~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_waitrequest .extended_lut = "off";
defparam \flash_inst|flash_mem_waitrequest .lut_mask = 64'hFFFDFFFDFFFFFFFF;
defparam \flash_inst|flash_mem_waitrequest .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \state~2 (
// Equation(s):
// \state~2_combout  = ( state[2] & ( state[1] & ( !\rst~input_o  ) ) ) # ( state[2] & ( !state[1] & ( (!\rst~input_o  & state[0]) ) ) ) # ( !state[2] & ( !state[1] & ( (\read~input_o  & (!\rst~input_o  & (!state[0] & 
// !\flash_inst|flash_mem_waitrequest~combout ))) ) ) )

	.dataa(!\read~input_o ),
	.datab(!\rst~input_o ),
	.datac(!state[0]),
	.datad(!\flash_inst|flash_mem_waitrequest~combout ),
	.datae(!state[2]),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~2 .extended_lut = "off";
defparam \state~2 .lut_mask = 64'h40000C0C0000CCCC;
defparam \state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N20
dffeas \state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (state[2]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q  & ( (state[2] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 .lut_mask = 64'h0C3F0C3F0C2E0C2E;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 .lut_mask = 64'h00F000F011F111F1;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi .lut_mask = 64'h0000000000000100;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q  & ( 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 .lut_mask = 64'h00000000FF7FFF7F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 .lut_mask = 64'h00AA00AA02AA02AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q )) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q )) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 .lut_mask = 64'h0800880000008800;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 .lut_mask = 64'h00000000FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 .lut_mask = 64'h0500FFFF0700FFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 .lut_mask = 64'hF000F0000F000F00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 .lut_mask = 64'hF5F5000055550000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 .lut_mask = 64'h004C004C00FF00FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 .lut_mask = 64'hFF55FFFFFF04FFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 .lut_mask = 64'h33333333333F333F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 .lut_mask = 64'h0000000000FD00FD;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout  = ( !\flash_inst|flash_csr_writedata [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( (\flash_inst|flash_csr_writedata [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout )) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datae(!\flash_inst|flash_csr_writedata [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 .lut_mask = 64'h0000000000110000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 .lut_mask = 64'h01FF01FF00FF00FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 .lut_mask = 64'hFFFF000080CC0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (\flash_inst|flash_csr_writedata [1] & (\flash_inst|flash_csr_writedata [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ))) ) )

	.dataa(!\flash_inst|flash_csr_writedata [1]),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 .lut_mask = 64'h0000000000010001;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 .lut_mask = 64'h00FF10FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot .lut_mask = 64'h00000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 .lut_mask = 64'h00000000A0A0A0A0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 .lut_mask = 64'h00000000CCCCCCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout )) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 .lut_mask = 64'h00000F0F00220F2F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0])

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 .lut_mask = 64'h0000000008000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0]~DUPLICATE_q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0]~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 .lut_mask = 64'h00000000E0EEE0EE;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 .lut_mask = 64'h00000000C0F080A0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 .lut_mask = 64'h5000500000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 .lut_mask = 64'h000B000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 .lut_mask = 64'h5555DD555555D555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 .lut_mask = 64'hFF00FF0000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 .lut_mask = 64'h0000000003030303;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 .lut_mask = 64'h0005000500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 .lut_mask = 64'h0000000000F00000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & ( (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 .lut_mask = 64'h00000000DDFFD5FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 .lut_mask = 64'hF0A0C080C080C080;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & ( 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 .lut_mask = 64'h0000000075FF75FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 .lut_mask = 64'h0055005511551155;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ) # 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi .lut_mask = 64'h0000000100000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 .lut_mask = 64'h00AA00AA02AA02AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 .lut_mask = 64'hDDDDDDDDDDCDDDDD;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N11
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q  ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 .lut_mask = 64'h0044FFFF0044FFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 .lut_mask = 64'h0000000000200020;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 .lut_mask = 64'h3333333313331333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 .lut_mask = 64'h0000000033333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 64'h00005555000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h8000800000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 64'h00000F0F000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h0000505000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h3F3FFFBF3F3FBFBF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  $ (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout )) 
// # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  $ (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .lut_mask = 64'h1EFF1EFF3CFF3CFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout  = 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 64'h000F000F000F000F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout  = ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 64'hFFFE0000FFFF0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 .lut_mask = 64'h00000000004C0044;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 .lut_mask = 64'hA0A00000A0200000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h00CC00CC004C00CC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 .lut_mask = 64'h03FF13FF03FF03FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[16] (
// Equation(s):
// \flash_inst|flash_mem_writedata [16] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[16] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[16] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [16]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout  = ( \flash_inst|flash_mem_writedata [16] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]) ) ) # ( !\flash_inst|flash_mem_writedata [16] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N12
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[0] (
// Equation(s):
// \flash_inst|flash_mem_writedata [0] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[0] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[0] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [0]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]),
	.datad(!\flash_inst|flash_mem_writedata [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N15
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[8] (
// Equation(s):
// \flash_inst|flash_mem_writedata [8] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[8] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[8] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [8]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [8]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8] & ( 
// (\flash_inst|flash_mem_writedata [8] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [8]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[24] (
// Equation(s):
// \flash_inst|flash_mem_writedata [24] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[24] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[24] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [24]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[24] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [24]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ))))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 .lut_mask = 64'h0305F3F503050305;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'h00CC00C0FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 .lut_mask = 64'h00000000FFFF0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 .lut_mask = 64'h00000000FFFF0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 .lut_mask = 64'h0000FFFF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 .lut_mask = 64'h0000FFFF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 .lut_mask = 64'h3333000033330000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 .lut_mask = 64'h00000000FFFF0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 .lut_mask = 64'h5555000055550000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N39
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[9] (
// Equation(s):
// \flash_inst|flash_mem_writedata [9] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[9] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[9] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [9]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [9]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9] & ( 
// (\flash_inst|flash_mem_writedata [9] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [9]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N48
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[1] (
// Equation(s):
// \flash_inst|flash_mem_writedata [1] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[1] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[1] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [1]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout  = ( \flash_inst|flash_mem_writedata [1] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]) ) ) # ( !\flash_inst|flash_mem_writedata [1] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N3
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[25] (
// Equation(s):
// \flash_inst|flash_mem_writedata [25] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[25] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[25] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [25]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[25] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [25])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25])))

	.dataa(!\flash_inst|flash_mem_writedata [25]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 .lut_mask = 64'h505F505F505F505F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 .lut_mask = 64'h028A028A57DF57DF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N48
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[17] (
// Equation(s):
// \flash_inst|flash_mem_writedata [17] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[17] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[17] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [17]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [17]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17] & ( 
// (\flash_inst|flash_mem_writedata [17] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [17]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ))))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ))))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 .lut_mask = 64'h0407F4F704070407;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N33
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[10] (
// Equation(s):
// \flash_inst|flash_mem_writedata [10] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[10] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[10] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [10]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [10]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10] & ( 
// (\flash_inst|flash_mem_writedata [10] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\flash_inst|flash_mem_writedata [10]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N45
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[26] (
// Equation(s):
// \flash_inst|flash_mem_writedata [26] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[26] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[26] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [26]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[26] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [26])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26])))

	.dataa(!\flash_inst|flash_mem_writedata [26]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 .lut_mask = 64'h505F505F505F505F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N27
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[18] (
// Equation(s):
// \flash_inst|flash_mem_writedata [18] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[18] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[18] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [18]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|flash_mem_writedata 
// [18]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18]),
	.datab(!\flash_inst|flash_mem_writedata [18]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 .lut_mask = 64'h3535353535353535;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N10
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N36
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[2] (
// Equation(s):
// \flash_inst|flash_mem_writedata [2] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[2] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[2] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [2]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2] & ( (\flash_inst|flash_mem_writedata [2]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|flash_mem_writedata [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 .lut_mask = 64'h04073437C4C7F4F7;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  = ( \flash_inst|flash_csr_write~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( (!\flash_inst|flash_csr_address [2] & (\flash_inst|flash_csr_address [0] & (\flash_inst|flash_csr_address [1] & 
// \flash_inst|flash_csr_writedata [1]))) ) ) )

	.dataa(!\flash_inst|flash_csr_address [2]),
	.datab(!\flash_inst|flash_csr_address [0]),
	.datac(!\flash_inst|flash_csr_address [1]),
	.datad(!\flash_inst|flash_csr_writedata [1]),
	.datae(!\flash_inst|flash_csr_write~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 .lut_mask = 64'h0000000000000002;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((!\flash_inst|flash_csr_writedata [0]) # (\flash_inst|flash_csr_writedata [8])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|flash_csr_writedata [8] & \flash_inst|flash_csr_writedata [0])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout )) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ),
	.datab(!\flash_inst|flash_csr_writedata [8]),
	.datac(!\flash_inst|flash_csr_writedata [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 .lut_mask = 64'h0055FF550355F355;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[19] (
// Equation(s):
// \flash_inst|flash_mem_writedata [19] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[19] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[19] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [19]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [19])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19])))

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [19]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 .lut_mask = 64'h303F303F303F303F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N30
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[11] (
// Equation(s):
// \flash_inst|flash_mem_writedata [11] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[11] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[11] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [11]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout  = ( \flash_inst|flash_mem_writedata [11] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11]) ) ) # ( !\flash_inst|flash_mem_writedata [11] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[27] (
// Equation(s):
// \flash_inst|flash_mem_writedata [27] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[27] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[27] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [27]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[27] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [27]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27] & ( 
// (\flash_inst|flash_mem_writedata [27] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [27]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N27
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[3] (
// Equation(s):
// \flash_inst|flash_mem_writedata [3] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[3] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[3] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [3]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout  = ( \flash_inst|flash_mem_writedata [3] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3]) ) ) # ( !\flash_inst|flash_mem_writedata [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 .lut_mask = 64'h11111111DDDDDDDD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 .lut_mask = 64'h05220577AF22AF77;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((!\flash_inst|flash_csr_writedata [0])) # (\flash_inst|flash_csr_writedata [9]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & (\flash_inst|flash_csr_writedata 
// [9] & ((\flash_inst|flash_csr_writedata [0])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [9]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ),
	.datac(!\flash_inst|flash_csr_writedata [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 .lut_mask = 64'h0033FF330533F533;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N45
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[28] (
// Equation(s):
// \flash_inst|flash_mem_writedata [28] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[28] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[28] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [28]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[28] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout  = ( \flash_inst|flash_mem_writedata [28] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]) ) ) # ( !\flash_inst|flash_mem_writedata [28] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N42
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[4] (
// Equation(s):
// \flash_inst|flash_mem_writedata [4] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[4] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[4] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [4]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout  = ( \flash_inst|flash_mem_writedata [4] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4]) ) ) # ( !\flash_inst|flash_mem_writedata [4] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[12] (
// Equation(s):
// \flash_inst|flash_mem_writedata [12] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[12] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[12] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [12]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [12]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[20] (
// Equation(s):
// \flash_inst|flash_mem_writedata [20] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[20] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[20] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N53
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [20]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [20]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20] & ( 
// (\flash_inst|flash_mem_writedata [20] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [20]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// \flash_inst|flash_csr_writedata [10] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// \flash_inst|flash_csr_writedata [10] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & (\flash_inst|flash_csr_writedata [0] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// !\flash_inst|flash_csr_writedata [10] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|flash_csr_writedata [0]) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// !\flash_inst|flash_csr_writedata [10] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [0]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]),
	.dataf(!\flash_inst|flash_csr_writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 .lut_mask = 64'h0303CF8B0347CFCF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[21] (
// Equation(s):
// \flash_inst|flash_mem_writedata [21] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[21] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[21] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [21]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21] & ( (\flash_inst|flash_mem_writedata [21]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [21]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|flash_mem_writedata [21]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[5] (
// Equation(s):
// \flash_inst|flash_mem_writedata [5] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[5] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[5] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [5]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout  = ( \flash_inst|flash_mem_writedata [5] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]) ) ) # ( !\flash_inst|flash_mem_writedata [5] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N9
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[13] (
// Equation(s):
// \flash_inst|flash_mem_writedata [13] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[13] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[13] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [13]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13] & ( (\flash_inst|flash_mem_writedata [13]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [13]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\flash_inst|flash_mem_writedata [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N45
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[29] (
// Equation(s):
// \flash_inst|flash_mem_writedata [29] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[29] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[29] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [29]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[29] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [29]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29] & ( 
// (\flash_inst|flash_mem_writedata [29] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [29]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 .lut_mask = 64'h303F303F50505F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((!\flash_inst|flash_csr_writedata [0]) # ((\flash_inst|flash_csr_writedata [12])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & (\flash_inst|flash_csr_writedata 
// [0] & (\flash_inst|flash_csr_writedata [12]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [0]),
	.datab(!\flash_inst|flash_csr_writedata [12]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 .lut_mask = 64'h000FFF0F110FBB0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N51
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[22] (
// Equation(s):
// \flash_inst|flash_mem_writedata [22] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[22] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[22] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[22] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N53
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [22]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22] & ( (\flash_inst|flash_mem_writedata [22]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [22]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(gnd),
	.datad(!\flash_inst|flash_mem_writedata [22]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[6] (
// Equation(s):
// \flash_inst|flash_mem_writedata [6] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[6] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[6] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [6]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [6]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[30] (
// Equation(s):
// \flash_inst|flash_mem_writedata [30] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[30] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[30] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[30] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [30]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[30] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [30]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[14] (
// Equation(s):
// \flash_inst|flash_mem_writedata [14] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[14] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[14] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [14]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [14]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14] & ( 
// (\flash_inst|flash_mem_writedata [14] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [14]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N10
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q )) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((!\flash_inst|flash_csr_writedata [0])) # (\flash_inst|flash_csr_writedata [11]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & (\flash_inst|flash_csr_writedata 
// [11] & ((\flash_inst|flash_csr_writedata [0])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [11]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ),
	.datac(!\flash_inst|flash_csr_writedata [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 .lut_mask = 64'h0033FF330533F533;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N3
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[15] (
// Equation(s):
// \flash_inst|flash_mem_writedata [15] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[15] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[15] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [15]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [15])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15])))

	.dataa(!\flash_inst|flash_mem_writedata [15]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 .lut_mask = 64'h505F505F505F505F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N6
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[7] (
// Equation(s):
// \flash_inst|flash_mem_writedata [7] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[7] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[7] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [7]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [7]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7] & ( 
// (\flash_inst|flash_mem_writedata [7] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [7]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[31] (
// Equation(s):
// \flash_inst|flash_mem_writedata [31] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[31] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[31] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [31]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[31] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [31]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31] & ( 
// (\flash_inst|flash_mem_writedata [31] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [31]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 .lut_mask = 64'h028A028A57DF57DF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[23] (
// Equation(s):
// \flash_inst|flash_mem_writedata [23] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[23] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[23] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [23]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [23])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23])))

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [23]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 .lut_mask = 64'h303F303F303F303F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 .lut_mask = 64'h0404F4040707F707;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6],
\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4],
\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2],
\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]}),
	.portaaddr({\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ALTSYNCRAM";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 9;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 20;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 511;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 512;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 9;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 20;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 511;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 512;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 .lut_mask = 64'h000080802222A2A2;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 .lut_mask = 64'h1000B00010F0B0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 .lut_mask = 64'h04008C003700BF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 .lut_mask = 64'h1000B00010F0B0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 .lut_mask = 64'h0200A20002AAA2AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 .lut_mask = 64'h0040C0403070F070;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 .lut_mask = 64'h0200A20002AAA2AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 .lut_mask = 64'h0200A20002AAA2AA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 .lut_mask = 64'h0000000000030003;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout )) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 .lut_mask = 64'h0030003003330333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 .lut_mask = 64'h0000000000F000F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 .lut_mask = 64'h00FF44FF00000505;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 .lut_mask = 64'h1100DD001000D000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 .lut_mask = 64'h2000200000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout )) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 .lut_mask = 64'h0F0F0F0F05000700;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] .lut_mask = 64'hAAAA2AAAAAAAAAAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 .lut_mask = 64'h5554555400000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 .lut_mask = 64'h2220222022222222;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 .lut_mask = 64'h555F000F555F111F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 .lut_mask = 64'h3F3F373F3F3F3F3F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 .lut_mask = 64'h0000000033333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 .lut_mask = 64'h2F2F2F3F2F2F2F2F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 .lut_mask = 64'h5555777755557F77;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 .lut_mask = 64'h0000000033333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 .lut_mask = 64'h0000000040C040C0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 .lut_mask = 64'h1111111111111F11;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 .lut_mask = 64'h555F555F575F5F5F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [0] = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] .lut_mask = 64'h0000000033333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 .lut_mask = 64'h0000000040404040;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout )))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] .lut_mask = 64'hCC0CCC0C88088808;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [0]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [1] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N59
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [1]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [1]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [2] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [2]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [3] = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] .lut_mask = 64'h005500550F5F0F5F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [3]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [4] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [4]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [5] = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] .lut_mask = 64'h005500550F5F0F5F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [5]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [6] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [6]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [7] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6] & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N5
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [7]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7]))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 .lut_mask = 64'h0000CCCC0008C4CC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 .lut_mask = 64'hF0F0A0A0C0C08080;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 .lut_mask = 64'hFFFFFFFF00000080;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \flash_inst|flash_csr_readdata[31] (
// Equation(s):
// \flash_inst|flash_csr_readdata [31] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_readdata [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_readdata[31] .extended_lut = "off";
defparam \flash_inst|flash_csr_readdata[31] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_readdata[31] .shared_arith = "off";
// synopsys translate_on

// Location: ASMIBLOCK_X0_Y3_N3
cyclonev_asmiblock \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sd3 (
	.dclk(\clk~inputCLKENA0_outclk ),
	.sce(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout ),
	.oe(gnd),
	.data0out(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout ),
	.data1out(\flash_inst|flash_csr_readdata [31]),
	.data2out(vcc),
	.data3out(vcc),
	.data0oe(vcc),
	.data1oe(\flash_inst|flash_csr_readdata [31]),
	.data2oe(vcc),
	.data3oe(vcc),
	.spidatain(4'b0000),
	.data0in(),
	.data1in(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in ),
	.data2in(),
	.data3in(),
	.spisce(),
	.spidclk(),
	.spidataout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sd3 .enable_sim = "true";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 .lut_mask = 64'hFFFFFFFFFFEFFFEF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  $ 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0])

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  $ (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N40
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N39
cyclonev_lcell_comb \state[3]~feeder (
// Equation(s):
// \state[3]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[3]~feeder .extended_lut = "off";
defparam \state[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \state[12]~0 (
// Equation(s):
// \state[12]~0_combout  = ( !state[1] & ( !state[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[12]~0 .extended_lut = "off";
defparam \state[12]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \state[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N40
dffeas \state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[3]~feeder_combout ),
	.asdata(\address[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[3]),
	.prn(vcc));
// synopsys translate_off
defparam \state[3] .is_wysiwyg = "true";
defparam \state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N30
cyclonev_lcell_comb \state[4]~feeder (
// Equation(s):
// \state[4]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[4]~feeder .extended_lut = "off";
defparam \state[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \state[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N31
dffeas \state[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[4]~feeder_combout ),
	.asdata(\address[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[4]),
	.prn(vcc));
// synopsys translate_off
defparam \state[4] .is_wysiwyg = "true";
defparam \state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N12
cyclonev_lcell_comb \state[5]~feeder (
// Equation(s):
// \state[5]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[5]~feeder .extended_lut = "off";
defparam \state[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N14
dffeas \state[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[5]~feeder_combout ),
	.asdata(\address[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[5]),
	.prn(vcc));
// synopsys translate_off
defparam \state[5] .is_wysiwyg = "true";
defparam \state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N58
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \state[6]~feeder (
// Equation(s):
// \state[6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[6]~feeder .extended_lut = "off";
defparam \state[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \state[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N20
dffeas \state[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[6]~feeder_combout ),
	.asdata(\address[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[6]),
	.prn(vcc));
// synopsys translate_off
defparam \state[6] .is_wysiwyg = "true";
defparam \state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \state[7]~feeder (
// Equation(s):
// \state[7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[7]~feeder .extended_lut = "off";
defparam \state[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \state[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N1
dffeas \state[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[7]~feeder_combout ),
	.asdata(\address[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[7]),
	.prn(vcc));
// synopsys translate_off
defparam \state[7] .is_wysiwyg = "true";
defparam \state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \state[8]~feeder (
// Equation(s):
// \state[8]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[8]~feeder .extended_lut = "off";
defparam \state[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \state[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N7
dffeas \state[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[8]~feeder_combout ),
	.asdata(\address[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[8]),
	.prn(vcc));
// synopsys translate_off
defparam \state[8] .is_wysiwyg = "true";
defparam \state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \state[9]~feeder (
// Equation(s):
// \state[9]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[9]~feeder .extended_lut = "off";
defparam \state[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \state[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N25
dffeas \state[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[9]~feeder_combout ),
	.asdata(\address[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[9]),
	.prn(vcc));
// synopsys translate_off
defparam \state[9] .is_wysiwyg = "true";
defparam \state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N28
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N53
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N27
cyclonev_lcell_comb \state[10]~feeder (
// Equation(s):
// \state[10]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[10]~feeder .extended_lut = "off";
defparam \state[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N28
dffeas \state[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[10]~feeder_combout ),
	.asdata(\address[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[10]),
	.prn(vcc));
// synopsys translate_off
defparam \state[10] .is_wysiwyg = "true";
defparam \state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 .lut_mask = 64'h1111111100000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N57
cyclonev_lcell_comb \state[11]~feeder (
// Equation(s):
// \state[11]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[11]~feeder .extended_lut = "off";
defparam \state[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \state[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N58
dffeas \state[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[11]~feeder_combout ),
	.asdata(\address[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[11]),
	.prn(vcc));
// synopsys translate_off
defparam \state[11] .is_wysiwyg = "true";
defparam \state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \state[12]~feeder (
// Equation(s):
// \state[12]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[12]~feeder .extended_lut = "off";
defparam \state[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N40
dffeas \state[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[12]~feeder_combout ),
	.asdata(\address[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[12]),
	.prn(vcc));
// synopsys translate_off
defparam \state[12] .is_wysiwyg = "true";
defparam \state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N42
cyclonev_lcell_comb \state[13]~feeder (
// Equation(s):
// \state[13]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[13]~feeder .extended_lut = "off";
defparam \state[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \state[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N43
dffeas \state[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[13]~feeder_combout ),
	.asdata(\address[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[13]),
	.prn(vcc));
// synopsys translate_off
defparam \state[13] .is_wysiwyg = "true";
defparam \state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N6
cyclonev_lcell_comb \state[14]~feeder (
// Equation(s):
// \state[14]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[14]~feeder .extended_lut = "off";
defparam \state[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \state[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N7
dffeas \state[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[14]~feeder_combout ),
	.asdata(\address[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[14]),
	.prn(vcc));
// synopsys translate_off
defparam \state[14] .is_wysiwyg = "true";
defparam \state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N51
cyclonev_lcell_comb \state[15]~feeder (
// Equation(s):
// \state[15]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[15]~feeder .extended_lut = "off";
defparam \state[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \state[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N52
dffeas \state[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[15]~feeder_combout ),
	.asdata(\address[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[15]),
	.prn(vcc));
// synopsys translate_off
defparam \state[15] .is_wysiwyg = "true";
defparam \state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N58
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N12
cyclonev_lcell_comb \state[16]~feeder (
// Equation(s):
// \state[16]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[16]~feeder .extended_lut = "off";
defparam \state[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \state[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N13
dffeas \state[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[16]~feeder_combout ),
	.asdata(\address[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[16]),
	.prn(vcc));
// synopsys translate_off
defparam \state[16] .is_wysiwyg = "true";
defparam \state[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \state[17]~feeder (
// Equation(s):
// \state[17]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[17]~feeder .extended_lut = "off";
defparam \state[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \state[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N31
dffeas \state[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[17]~feeder_combout ),
	.asdata(\address[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[17]),
	.prn(vcc));
// synopsys translate_off
defparam \state[17] .is_wysiwyg = "true";
defparam \state[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N57
cyclonev_lcell_comb \state[18]~feeder (
// Equation(s):
// \state[18]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[18]~feeder .extended_lut = "off";
defparam \state[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N58
dffeas \state[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[18]~feeder_combout ),
	.asdata(\address[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[18]),
	.prn(vcc));
// synopsys translate_off
defparam \state[18] .is_wysiwyg = "true";
defparam \state[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 .lut_mask = 64'h000000000A0A0A0A;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \state[19]~feeder (
// Equation(s):
// \state[19]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[19]~feeder .extended_lut = "off";
defparam \state[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \state[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N49
dffeas \state[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[19]~feeder_combout ),
	.asdata(\address[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[19]),
	.prn(vcc));
// synopsys translate_off
defparam \state[19] .is_wysiwyg = "true";
defparam \state[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N3
cyclonev_lcell_comb \state[20]~feeder (
// Equation(s):
// \state[20]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[20]~feeder .extended_lut = "off";
defparam \state[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \state[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N4
dffeas \state[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[20]~feeder_combout ),
	.asdata(\address[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[20]),
	.prn(vcc));
// synopsys translate_off
defparam \state[20] .is_wysiwyg = "true";
defparam \state[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N51
cyclonev_lcell_comb \state[21]~feeder (
// Equation(s):
// \state[21]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[21]~feeder .extended_lut = "off";
defparam \state[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \state[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N52
dffeas \state[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[21]~feeder_combout ),
	.asdata(\address[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[21]),
	.prn(vcc));
// synopsys translate_off
defparam \state[21] .is_wysiwyg = "true";
defparam \state[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N33
cyclonev_lcell_comb \state[22]~feeder (
// Equation(s):
// \state[22]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[22]~feeder .extended_lut = "off";
defparam \state[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N34
dffeas \state[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[22]~feeder_combout ),
	.asdata(\address[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[22]),
	.prn(vcc));
// synopsys translate_off
defparam \state[22] .is_wysiwyg = "true";
defparam \state[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N0
cyclonev_lcell_comb \state[23]~feeder (
// Equation(s):
// \state[23]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[23]~feeder .extended_lut = "off";
defparam \state[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \state[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \state[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[23]~feeder_combout ),
	.asdata(\address[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[23]),
	.prn(vcc));
// synopsys translate_off
defparam \state[23] .is_wysiwyg = "true";
defparam \state[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N18
cyclonev_lcell_comb \state[24]~feeder (
// Equation(s):
// \state[24]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[24]~feeder .extended_lut = "off";
defparam \state[24]~feeder .lut_mask = 64'h3333333333333333;
defparam \state[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N19
dffeas \state[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[24]~feeder_combout ),
	.asdata(\address[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[24]),
	.prn(vcc));
// synopsys translate_off
defparam \state[24] .is_wysiwyg = "true";
defparam \state[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \state[25]~feeder (
// Equation(s):
// \state[25]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[25]~feeder .extended_lut = "off";
defparam \state[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \address[22]~input (
	.i(address[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\address[22]~input_o ));
// synopsys translate_off
defparam \address[22]~input .bus_hold = "false";
defparam \address[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y2_N44
dffeas \state[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[25]~feeder_combout ),
	.asdata(\address[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!state[0]),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[25]),
	.prn(vcc));
// synopsys translate_off
defparam \state[25] .is_wysiwyg = "true";
defparam \state[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N40
dffeas \state[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[0]),
	.sload(vcc),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[26]),
	.prn(vcc));
// synopsys translate_off
defparam \state[26] .is_wysiwyg = "true";
defparam \state[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 .lut_mask = 64'h0000000003030303;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N15
cyclonev_lcell_comb \state[27]~feeder (
// Equation(s):
// \state[27]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[27]~feeder .extended_lut = "off";
defparam \state[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N16
dffeas \state[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[0]),
	.sload(gnd),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[27]),
	.prn(vcc));
// synopsys translate_off
defparam \state[27] .is_wysiwyg = "true";
defparam \state[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N10
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N55
dffeas \state[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[0]),
	.sload(vcc),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[28]),
	.prn(vcc));
// synopsys translate_off
defparam \state[28] .is_wysiwyg = "true";
defparam \state[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N49
dffeas \state[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[0]),
	.sload(vcc),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[29]),
	.prn(vcc));
// synopsys translate_off
defparam \state[29] .is_wysiwyg = "true";
defparam \state[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N58
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N34
dffeas \state[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[0]),
	.sload(vcc),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[30]),
	.prn(vcc));
// synopsys translate_off
defparam \state[30] .is_wysiwyg = "true";
defparam \state[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N37
dffeas \state[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[0]),
	.sload(vcc),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[31]),
	.prn(vcc));
// synopsys translate_off
defparam \state[31] .is_wysiwyg = "true";
defparam \state[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N9
cyclonev_lcell_comb \state[32]~feeder (
// Equation(s):
// \state[32]~feeder_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[32]~feeder .extended_lut = "off";
defparam \state[32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \state[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N10
dffeas \state[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[0]),
	.sload(gnd),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[32]),
	.prn(vcc));
// synopsys translate_off
defparam \state[32] .is_wysiwyg = "true";
defparam \state[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N25
dffeas \state[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[0]),
	.sload(vcc),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[33]),
	.prn(vcc));
// synopsys translate_off
defparam \state[33] .is_wysiwyg = "true";
defparam \state[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N46
dffeas \state[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!state[0]),
	.sload(vcc),
	.ena(\state[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[34]),
	.prn(vcc));
// synopsys translate_off
defparam \state[34] .is_wysiwyg = "true";
defparam \state[34] .power_up = "low";
// synopsys translate_on

endmodule
