// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package my_ip_reg_pkg;

  // Address widths within the block
  parameter int BlockAw = 5;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {
    logic        q;
  } my_ip_reg2hw_intr_state_reg_t;

  typedef struct packed {
    logic        q;
  } my_ip_reg2hw_intr_enable_reg_t;

  typedef struct packed {
    logic        q;
    logic        qe;
  } my_ip_reg2hw_intr_test_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } my_ip_reg2hw_test_reg_w_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } my_ip_reg2hw_test_reg_w2_reg_t;

  typedef struct packed {
    logic [31:0] q;
  } my_ip_reg2hw_setup_spi_reg_t;

  typedef struct packed {
    logic        d;
    logic        de;
  } my_ip_hw2reg_intr_state_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } my_ip_hw2reg_test_reg_w_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } my_ip_hw2reg_test_reg_w2_reg_t;

  typedef struct packed {
    logic [31:0] d;
    logic        de;
  } my_ip_hw2reg_setup_spi_reg_t;

  // Register -> HW type
  typedef struct packed {
    my_ip_reg2hw_intr_state_reg_t intr_state; // [99:99]
    my_ip_reg2hw_intr_enable_reg_t intr_enable; // [98:98]
    my_ip_reg2hw_intr_test_reg_t intr_test; // [97:96]
    my_ip_reg2hw_test_reg_w_reg_t test_reg_w; // [95:64]
    my_ip_reg2hw_test_reg_w2_reg_t test_reg_w2; // [63:32]
    my_ip_reg2hw_setup_spi_reg_t setup_spi; // [31:0]
  } my_ip_reg2hw_t;

  // HW -> register type
  typedef struct packed {
    my_ip_hw2reg_intr_state_reg_t intr_state; // [100:99]
    my_ip_hw2reg_test_reg_w_reg_t test_reg_w; // [98:66]
    my_ip_hw2reg_test_reg_w2_reg_t test_reg_w2; // [65:33]
    my_ip_hw2reg_setup_spi_reg_t setup_spi; // [32:0]
  } my_ip_hw2reg_t;

  // Register offsets
  parameter logic [BlockAw-1:0] MY_IP_INTR_STATE_OFFSET = 5'h 0;
  parameter logic [BlockAw-1:0] MY_IP_INTR_ENABLE_OFFSET = 5'h 4;
  parameter logic [BlockAw-1:0] MY_IP_INTR_TEST_OFFSET = 5'h 8;
  parameter logic [BlockAw-1:0] MY_IP_TEST_REG_W_OFFSET = 5'h c;
  parameter logic [BlockAw-1:0] MY_IP_TEST_REG_W2_OFFSET = 5'h 10;
  parameter logic [BlockAw-1:0] MY_IP_SETUP_SPI_OFFSET = 5'h 14;

  // Reset values for hwext registers and their fields
  parameter logic [0:0] MY_IP_INTR_TEST_RESVAL = 1'h 0;
  parameter logic [0:0] MY_IP_INTR_TEST_MY_IP_EVENT_RESVAL = 1'h 0;

  // Register index
  typedef enum int {
    MY_IP_INTR_STATE,
    MY_IP_INTR_ENABLE,
    MY_IP_INTR_TEST,
    MY_IP_TEST_REG_W,
    MY_IP_TEST_REG_W2,
    MY_IP_SETUP_SPI
  } my_ip_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] MY_IP_PERMIT [6] = '{
    4'b 0001, // index[0] MY_IP_INTR_STATE
    4'b 0001, // index[1] MY_IP_INTR_ENABLE
    4'b 0001, // index[2] MY_IP_INTR_TEST
    4'b 1111, // index[3] MY_IP_TEST_REG_W
    4'b 1111, // index[4] MY_IP_TEST_REG_W2
    4'b 1111  // index[5] MY_IP_SETUP_SPI
  };

endpackage

