EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F072R8Tx
#
DEF STM32F072R8Tx U 0 40 Y Y 1 L N
F0 "U" -2900 2025 50 H V L BNN
F1 "STM32F072R8Tx" 2900 2025 50 H V R BNN
F2 "LQFP64" 2900 1975 50 H I R TNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F072RBTx
DRAW
S -2900 -1900 2900 2000 0 1 10 f
X VBAT 1 -3000 1200 100 R 50 50 1 1 W
X PC13/RTC_OUT_ALARM/RTC_OUT_CALIB/RTC_TAMP1/RTC_TS/SYS_WKUP2 2 -3000 -1400 100 R 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -3000 -1500 100 R 50 50 1 1 B
X PC15/RCC_OSC32_OUT 4 -3000 -1600 100 R 50 50 1 1 B
X PF0/CRS_SYNC/RCC_OSC_IN 5 -3000 400 100 R 50 50 1 1 I
X PF1/RCC_OSC_OUT 6 -3000 300 100 R 50 50 1 1 I
X NRST 7 -3000 1600 100 R 50 50 1 1 I
X PC0/ADC_IN10 8 -3000 -100 100 R 50 50 1 1 B
X PC1/ADC_IN11 9 -3000 -200 100 R 50 50 1 1 B
X PC2/ADC_IN12/I2S2_MCK/SPI2_MISO 10 -3000 -300 100 R 50 50 1 1 B
X ADC_IN4/COMP1_INM/COMP2_INM/DAC_OUT1/I2S1_WS/SPI1_NSS/TIM14_CH1/TSC_G2_IO1/USART2_CK/PA4 20 3000 1200 100 L 50 50 1 1 B
X I2C2_SDA/TIM2_CH4/TSC_G6_IO1/USART3_RX/PB11 30 3000 -1200 100 L 50 50 1 1 B
X PC9/DAC_EXTI9/TIM3_CH4 40 -3000 -1000 100 R 50 50 1 1 B
X I2S1_WS/SPI1_NSS/TIM2_CH1/TIM2_ETR/USART2_RX/USART4_DE/USART4_RTS/PA15 50 3000 100 100 L 50 50 1 1 B
X BOOT0 60 -3000 1400 100 R 50 50 1 1 I
X PC3/ADC_IN13/I2S2_SD/SPI2_MOSI 11 -3000 -400 100 R 50 50 1 1 B
X ADC_IN5/CEC/COMP1_INM/COMP2_INM/DAC_OUT2/I2S1_CK/SPI1_SCK/TIM2_CH1/TIM2_ETR/TSC_G2_IO2/PA5 21 3000 1100 100 L 50 50 1 1 B
X VSS 31 -100 -2000 100 U 50 50 1 1 W
X CRS_SYNC/RCC_MCO/TIM1_CH1/USART1_CK/PA8 41 3000 800 100 L 50 50 1 1 B
X PC10/USART3_TX/USART4_TX 51 -3000 -1100 100 R 50 50 1 1 B
X CAN_RX/CEC/I2C1_SCL/TIM16_CH1/TSC_SYNC/PB8 61 3000 -900 100 L 50 50 1 1 B
X VSSA 12 200 -2000 100 U 50 50 1 1 W
X ADC_IN6/COMP1_OUT/I2S1_MCK/SPI1_MISO/TIM16_CH1/TIM1_BKIN/TIM3_CH1/TSC_G2_IO3/USART3_CTS/PA6 22 3000 1000 100 L 50 50 1 1 B
X VDD 32 -100 2100 100 D 50 50 1 1 W
X DAC_EXTI9/TIM15_BKIN/TIM1_CH2/TSC_G4_IO1/USART1_TX/PA9 42 3000 700 100 L 50 50 1 1 B
X PC11/USART3_RX/USART4_RX 52 -3000 -1200 100 R 50 50 1 1 B
X CAN_TX/DAC_EXTI9/I2C1_SDA/I2S2_WS/IR_OUT/SPI2_NSS/TIM17_CH1/PB9 62 3000 -1000 100 L 50 50 1 1 B
X VDDA 13 100 2100 100 D 50 50 1 1 W
X ADC_IN7/COMP2_OUT/I2S1_SD/SPI1_MOSI/TIM14_CH1/TIM17_CH1/TIM1_CH1N/TIM3_CH2/TSC_G2_IO4/PA7 23 3000 900 100 L 50 50 1 1 B
X I2S2_WS/SPI2_NSS/TIM15_BKIN/TIM1_BKIN/TSC_G6_IO2/USART3_CK/PB12 33 3000 -1300 100 L 50 50 1 1 B
X TIM17_BKIN/TIM1_CH3/TSC_G4_IO2/USART1_RX/PA10 43 3000 600 100 L 50 50 1 1 B
X PC12/USART3_CK/USART4_CK 53 -3000 -1300 100 R 50 50 1 1 B
X VSS 63 100 -2000 100 U 50 50 1 1 W
X ADC_IN0/COMP1_INM/COMP1_OUT/RTC_TAMP2/SYS_WKUP1/TIM2_CH1/TIM2_ETR/TSC_G1_IO1/USART2_CTS/USART4_TX/PA0 14 3000 1600 100 L 50 50 1 1 B
X PC4/ADC_IN14/USART3_TX 24 -3000 -500 100 R 50 50 1 1 B
X I2C2_SCL/I2S2_CK/SPI2_SCK/TIM1_CH1N/TSC_G6_IO3/USART3_CTS/PB13 34 3000 -1400 100 L 50 50 1 1 B
X CAN_RX/COMP1_OUT/TIM1_CH4/TSC_G4_IO3/USART1_CTS/USB_DM/PA11 44 3000 500 100 L 50 50 1 1 B
X PD2/TIM3_ETR/USART3_DE/USART3_RTS 54 -3000 100 100 R 50 50 1 1 B
X VDD 64 0 2100 100 D 50 50 1 1 W
X ADC_IN1/COMP1_INP/TIM15_CH1N/TIM2_CH2/TSC_G1_IO2/USART2_DE/USART2_RTS/USART4_RX/PA1 15 3000 1500 100 L 50 50 1 1 B
X PC5/ADC_IN15/SYS_WKUP5/TSC_G3_IO1/USART3_RX 25 -3000 -600 100 R 50 50 1 1 B
X I2C2_SDA/I2S2_MCK/SPI2_MISO/TIM15_CH1/TIM1_CH2N/TSC_G6_IO4/USART3_DE/USART3_RTS/PB14 35 3000 -1500 100 L 50 50 1 1 B
X CAN_TX/COMP2_OUT/TIM1_ETR/TSC_G4_IO4/USART1_DE/USART1_RTS/USB_DP/PA12 45 3000 400 100 L 50 50 1 1 B
X I2S1_CK/SPI1_SCK/TIM2_CH2/TSC_G5_IO1/PB3 55 3000 -400 100 L 50 50 1 1 B
X ADC_IN2/COMP2_INM/COMP2_OUT/SYS_WKUP4/TIM15_CH1/TIM2_CH3/TSC_G1_IO3/USART2_TX/PA2 16 3000 1400 100 L 50 50 1 1 B
X ADC_IN8/TIM1_CH2N/TIM3_CH3/TSC_G3_IO2/USART3_CK/PB0 26 3000 -100 100 L 50 50 1 1 B
X I2S2_SD/RTC_REFIN/SPI2_MOSI/SYS_WKUP7/TIM15_CH1N/TIM15_CH2/TIM1_CH3N/PB15 36 3000 -1600 100 L 50 50 1 1 B
X IR_OUT/SYS_SWDIO/USB_OE/PA13 46 3000 300 100 L 50 50 1 1 B
X I2S1_MCK/SPI1_MISO/TIM17_BKIN/TIM3_CH1/TSC_G5_IO2/PB4 56 3000 -500 100 L 50 50 1 1 B
X ADC_IN3/COMP2_INP/TIM15_CH2/TIM2_CH4/TSC_G1_IO4/USART2_RX/PA3 17 3000 1300 100 L 50 50 1 1 B
X ADC_IN9/TIM14_CH1/TIM1_CH3N/TIM3_CH4/TSC_G3_IO3/USART3_DE/USART3_RTS/PB1 27 3000 -200 100 L 50 50 1 1 B
X PC6/TIM3_CH1 37 -3000 -700 100 R 50 50 1 1 B
X VSS 47 0 -2000 100 U 50 50 1 1 W
X I2C1_SMBA/I2S1_SD/SPI1_MOSI/SYS_WKUP6/TIM16_BKIN/TIM3_CH2/PB5 57 3000 -600 100 L 50 50 1 1 B
X VSS 18 -200 -2000 100 U 50 50 1 1 W
X TSC_G3_IO4/PB2 28 3000 -300 100 L 50 50 1 1 B
X PC7/TIM3_CH2 38 -3000 -800 100 R 50 50 1 1 B
X VDDIO2 48 200 2100 100 D 50 50 1 1 W
X I2C1_SCL/TIM16_CH1N/TSC_G5_IO3/USART1_TX/PB6 58 3000 -700 100 L 50 50 1 1 B
X VDD 19 -200 2100 100 D 50 50 1 1 W
X CEC/I2C2_SCL/I2S2_CK/SPI2_SCK/TIM2_CH3/TSC_SYNC/USART3_TX/PB10 29 3000 -1100 100 L 50 50 1 1 B
X PC8/TIM3_CH3 39 -3000 -900 100 R 50 50 1 1 B
X SYS_SWCLK/USART2_TX/PA14 49 3000 200 100 L 50 50 1 1 B
X I2C1_SDA/TIM17_CH1N/TSC_G5_IO4/USART1_RX/USART4_CTS/PB7 59 3000 -800 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
