

================================================================
== Vitis HLS Report for 'cfu_hls'
================================================================
* Date:           Mon Jun  2 17:03:16 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        vitis
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.348 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       44|     9479|  0.293 us|  63.196 us|   45|  9480|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- kernel  |       40|     9475|        41|         37|          1|  0 ~ 255|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 37, depth = 41


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 37, D = 41, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 3 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%v22 = alloca i32 1"   --->   Operation 46 'alloca' 'v22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%u23 = alloca i32 1"   --->   Operation 47 'alloca' 'u23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%v4 = alloca i32 1"   --->   Operation 48 'alloca' 'v4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%phi_ln195 = alloca i32 1"   --->   Operation 49 'alloca' 'phi_ln195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.00ns)   --->   "%src2_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src2_i" [cfu_hls.c:4]   --->   Operation 50 'read' 'src2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.00ns)   --->   "%src1_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src1_i" [cfu_hls.c:4]   --->   Operation 51 'read' 'src1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %phi_ln195"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 53 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %v4"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %u23"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 55 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %v22"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [cfu_hls.c:3]   --->   Operation 56 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %funct3_i"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %funct3_i, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %funct7_i"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %funct7_i, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src1_i"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src1_i, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src2_i"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src2_i, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rslt_o"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rslt_o, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "%src2_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src2_i" [cfu_hls.c:4]   --->   Operation 67 'read' 'src2_i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (0.00ns)   --->   "%src1_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src1_i" [cfu_hls.c:4]   --->   Operation 68 'read' 'src1_i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%x = bitcast i32 %src1_i_read" [cfu_hls.c:10]   --->   Operation 69 'bitcast' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%y = bitcast i32 %src2_i_read" [cfu_hls.c:11]   --->   Operation 70 'bitcast' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.61ns)   --->   "%br_ln17 = br void %for.body.split" [cfu_hls.c:17]   --->   Operation 71 'br' 'br_ln17' <Predicate = true> <Delay = 1.61>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%v22_load = load i32 %v22" [cfu_hls.c:20]   --->   Operation 72 'load' 'v22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%u23_load = load i32 %u23" [cfu_hls.c:20]   --->   Operation 73 'load' 'u23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [9/9] (4.31ns)   --->   "%sub = fsub i32 %u23_load, i32 %v22_load" [cfu_hls.c:20]   --->   Operation 74 'fsub' 'sub' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 75 [8/9] (4.31ns)   --->   "%sub = fsub i32 %u23_load, i32 %v22_load" [cfu_hls.c:20]   --->   Operation 75 'fsub' 'sub' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.31>
ST_5 : Operation 76 [7/9] (4.31ns)   --->   "%sub = fsub i32 %u23_load, i32 %v22_load" [cfu_hls.c:20]   --->   Operation 76 'fsub' 'sub' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.31>
ST_6 : Operation 77 [6/9] (4.31ns)   --->   "%sub = fsub i32 %u23_load, i32 %v22_load" [cfu_hls.c:20]   --->   Operation 77 'fsub' 'sub' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.34>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%v4_load = load i32 %v4" [cfu_hls.c:19]   --->   Operation 78 'load' 'v4_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%phi_ln195_load = load i32 %phi_ln195" [cfu_hls.c:19]   --->   Operation 79 'load' 'phi_ln195_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [5/5] (4.34ns)   --->   "%mul1 = fmul i32 %phi_ln195_load, i32 %v4_load" [cfu_hls.c:19]   --->   Operation 80 'fmul' 'mul1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [5/9] (4.31ns)   --->   "%sub = fsub i32 %u23_load, i32 %v22_load" [cfu_hls.c:20]   --->   Operation 81 'fsub' 'sub' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.34>
ST_8 : Operation 82 [4/5] (4.34ns)   --->   "%mul1 = fmul i32 %phi_ln195_load, i32 %v4_load" [cfu_hls.c:19]   --->   Operation 82 'fmul' 'mul1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [4/9] (4.31ns)   --->   "%sub = fsub i32 %u23_load, i32 %v22_load" [cfu_hls.c:20]   --->   Operation 83 'fsub' 'sub' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 84 [3/5] (4.34ns)   --->   "%mul1 = fmul i32 %phi_ln195_load, i32 %v4_load" [cfu_hls.c:19]   --->   Operation 84 'fmul' 'mul1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [3/9] (4.31ns)   --->   "%sub = fsub i32 %u23_load, i32 %v22_load" [cfu_hls.c:20]   --->   Operation 85 'fsub' 'sub' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.34>
ST_10 : Operation 86 [2/5] (4.34ns)   --->   "%mul1 = fmul i32 %phi_ln195_load, i32 %v4_load" [cfu_hls.c:19]   --->   Operation 86 'fmul' 'mul1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [2/9] (4.31ns)   --->   "%sub = fsub i32 %u23_load, i32 %v22_load" [cfu_hls.c:20]   --->   Operation 87 'fsub' 'sub' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.34>
ST_11 : Operation 88 [1/5] (4.34ns)   --->   "%mul1 = fmul i32 %phi_ln195_load, i32 %v4_load" [cfu_hls.c:19]   --->   Operation 88 'fmul' 'mul1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/9] (4.31ns)   --->   "%sub = fsub i32 %u23_load, i32 %v22_load" [cfu_hls.c:20]   --->   Operation 89 'fsub' 'sub' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.31>
ST_12 : Operation 90 [9/9] (4.31ns)   --->   "%v = fadd i32 %mul1, i32 %y" [cfu_hls.c:19]   --->   Operation 90 'fadd' 'v' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [9/9] (4.31ns)   --->   "%u = fadd i32 %sub, i32 %x" [cfu_hls.c:20]   --->   Operation 91 'fadd' 'u' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.31>
ST_13 : Operation 92 [8/9] (4.31ns)   --->   "%v = fadd i32 %mul1, i32 %y" [cfu_hls.c:19]   --->   Operation 92 'fadd' 'v' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [8/9] (4.31ns)   --->   "%u = fadd i32 %sub, i32 %x" [cfu_hls.c:20]   --->   Operation 93 'fadd' 'u' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.31>
ST_14 : Operation 94 [7/9] (4.31ns)   --->   "%v = fadd i32 %mul1, i32 %y" [cfu_hls.c:19]   --->   Operation 94 'fadd' 'v' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [7/9] (4.31ns)   --->   "%u = fadd i32 %sub, i32 %x" [cfu_hls.c:20]   --->   Operation 95 'fadd' 'u' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.31>
ST_15 : Operation 96 [6/9] (4.31ns)   --->   "%v = fadd i32 %mul1, i32 %y" [cfu_hls.c:19]   --->   Operation 96 'fadd' 'v' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [6/9] (4.31ns)   --->   "%u = fadd i32 %sub, i32 %x" [cfu_hls.c:20]   --->   Operation 97 'fadd' 'u' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.31>
ST_16 : Operation 98 [5/9] (4.31ns)   --->   "%v = fadd i32 %mul1, i32 %y" [cfu_hls.c:19]   --->   Operation 98 'fadd' 'v' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [5/9] (4.31ns)   --->   "%u = fadd i32 %sub, i32 %x" [cfu_hls.c:20]   --->   Operation 99 'fadd' 'u' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.31>
ST_17 : Operation 100 [4/9] (4.31ns)   --->   "%v = fadd i32 %mul1, i32 %y" [cfu_hls.c:19]   --->   Operation 100 'fadd' 'v' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 101 [4/9] (4.31ns)   --->   "%u = fadd i32 %sub, i32 %x" [cfu_hls.c:20]   --->   Operation 101 'fadd' 'u' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.31>
ST_18 : Operation 102 [3/9] (4.31ns)   --->   "%v = fadd i32 %mul1, i32 %y" [cfu_hls.c:19]   --->   Operation 102 'fadd' 'v' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 103 [3/9] (4.31ns)   --->   "%u = fadd i32 %sub, i32 %x" [cfu_hls.c:20]   --->   Operation 103 'fadd' 'u' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.31>
ST_19 : Operation 104 [2/9] (4.31ns)   --->   "%v = fadd i32 %mul1, i32 %y" [cfu_hls.c:19]   --->   Operation 104 'fadd' 'v' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [2/9] (4.31ns)   --->   "%u = fadd i32 %sub, i32 %x" [cfu_hls.c:20]   --->   Operation 105 'fadd' 'u' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.31>
ST_20 : Operation 106 [1/9] (4.31ns)   --->   "%v = fadd i32 %mul1, i32 %y" [cfu_hls.c:19]   --->   Operation 106 'fadd' 'v' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 107 [1/9] (4.31ns)   --->   "%u = fadd i32 %sub, i32 %x" [cfu_hls.c:20]   --->   Operation 107 'fadd' 'u' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.34>
ST_21 : Operation 108 [5/5] (4.34ns)   --->   "%u2 = fmul i32 %u, i32 %u" [cfu_hls.c:21]   --->   Operation 108 'fmul' 'u2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 109 [5/5] (4.34ns)   --->   "%v2 = fmul i32 %v, i32 %v" [cfu_hls.c:22]   --->   Operation 109 'fmul' 'v2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.34>
ST_22 : Operation 110 [4/5] (4.34ns)   --->   "%u2 = fmul i32 %u, i32 %u" [cfu_hls.c:21]   --->   Operation 110 'fmul' 'u2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 111 [4/5] (4.34ns)   --->   "%v2 = fmul i32 %v, i32 %v" [cfu_hls.c:22]   --->   Operation 111 'fmul' 'v2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.34>
ST_23 : Operation 112 [3/5] (4.34ns)   --->   "%u2 = fmul i32 %u, i32 %u" [cfu_hls.c:21]   --->   Operation 112 'fmul' 'u2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 113 [3/5] (4.34ns)   --->   "%v2 = fmul i32 %v, i32 %v" [cfu_hls.c:22]   --->   Operation 113 'fmul' 'v2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.34>
ST_24 : Operation 114 [2/5] (4.34ns)   --->   "%u2 = fmul i32 %u, i32 %u" [cfu_hls.c:21]   --->   Operation 114 'fmul' 'u2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [2/5] (4.34ns)   --->   "%v2 = fmul i32 %v, i32 %v" [cfu_hls.c:22]   --->   Operation 115 'fmul' 'v2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.34>
ST_25 : Operation 116 [1/5] (4.34ns)   --->   "%u2 = fmul i32 %u, i32 %u" [cfu_hls.c:21]   --->   Operation 116 'fmul' 'u2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 117 [1/5] (4.34ns)   --->   "%v2 = fmul i32 %v, i32 %v" [cfu_hls.c:22]   --->   Operation 117 'fmul' 'v2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.31>
ST_26 : Operation 118 [9/9] (4.31ns)   --->   "%add5 = fadd i32 %u2, i32 %v2" [cfu_hls.c:23]   --->   Operation 118 'fadd' 'add5' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.31>
ST_27 : Operation 119 [8/9] (4.31ns)   --->   "%add5 = fadd i32 %u2, i32 %v2" [cfu_hls.c:23]   --->   Operation 119 'fadd' 'add5' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.31>
ST_28 : Operation 120 [7/9] (4.31ns)   --->   "%add5 = fadd i32 %u2, i32 %v2" [cfu_hls.c:23]   --->   Operation 120 'fadd' 'add5' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.31>
ST_29 : Operation 121 [6/9] (4.31ns)   --->   "%add5 = fadd i32 %u2, i32 %v2" [cfu_hls.c:23]   --->   Operation 121 'fadd' 'add5' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.31>
ST_30 : Operation 122 [5/9] (4.31ns)   --->   "%add5 = fadd i32 %u2, i32 %v2" [cfu_hls.c:23]   --->   Operation 122 'fadd' 'add5' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.31>
ST_31 : Operation 123 [4/9] (4.31ns)   --->   "%add5 = fadd i32 %u2, i32 %v2" [cfu_hls.c:23]   --->   Operation 123 'fadd' 'add5' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.31>
ST_32 : Operation 124 [3/9] (4.31ns)   --->   "%add5 = fadd i32 %u2, i32 %v2" [cfu_hls.c:23]   --->   Operation 124 'fadd' 'add5' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.31>
ST_33 : Operation 125 [2/9] (4.31ns)   --->   "%add5 = fadd i32 %u2, i32 %v2" [cfu_hls.c:23]   --->   Operation 125 'fadd' 'add5' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.31>
ST_34 : Operation 126 [1/9] (4.31ns)   --->   "%add5 = fadd i32 %u2, i32 %v2" [cfu_hls.c:23]   --->   Operation 126 'fadd' 'add5' <Predicate = true> <Delay = 4.31> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 8> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.24>
ST_35 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %add5" [cfu_hls.c:23]   --->   Operation 127 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23, i32 23, i32 30" [cfu_hls.c:23]   --->   Operation 128 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %bitcast_ln23" [cfu_hls.c:23]   --->   Operation 129 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 130 [1/1] (2.11ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp, i8 255" [cfu_hls.c:23]   --->   Operation 130 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 131 [1/1] (2.38ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23 0" [cfu_hls.c:23]   --->   Operation 131 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 132 [3/3] (4.24ns)   --->   "%tmp_1 = fcmp_oge  i32 %add5, i32 4" [cfu_hls.c:23]   --->   Operation 132 'fcmp' 'tmp_1' <Predicate = true> <Delay = 4.24> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 2> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.24>
ST_36 : Operation 133 [2/3] (4.24ns)   --->   "%tmp_1 = fcmp_oge  i32 %add5, i32 4" [cfu_hls.c:23]   --->   Operation 133 'fcmp' 'tmp_1' <Predicate = true> <Delay = 4.24> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 2> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.24>
ST_37 : Operation 134 [1/3] (4.24ns)   --->   "%tmp_1 = fcmp_oge  i32 %add5, i32 4" [cfu_hls.c:23]   --->   Operation 134 'fcmp' 'tmp_1' <Predicate = true> <Delay = 4.24> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 2> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.34>
ST_38 : Operation 135 [1/1] (0.00ns)   --->   "%k1 = phi i9 1, void %entry, i9 %k, void %for.inc"   --->   Operation 135 'phi' 'k1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [cfu_hls.c:12]   --->   Operation 136 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [cfu_hls.c:12]   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [cfu_hls.c:17]   --->   Operation 138 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [cfu_hls.c:23]   --->   Operation 139 'or' 'or_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %or_ln23, i1 %tmp_1" [cfu_hls.c:23]   --->   Operation 140 'and' 'and_ln23' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 141 [1/1] (1.61ns)   --->   "%br_ln23 = br i1 %and_ln23, void %for.inc, void %for.end" [cfu_hls.c:23]   --->   Operation 141 'br' 'br_ln23' <Predicate = true> <Delay = 1.61>
ST_38 : Operation 142 [5/5] (4.34ns)   --->   "%phitmp = fmul i32 %u, i32 2" [cfu_hls.c:17]   --->   Operation 142 'fmul' 'phitmp' <Predicate = (!and_ln23)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 143 [1/1] (1.61ns)   --->   "%store_ln19 = store i32 %v, i32 %v4" [cfu_hls.c:19]   --->   Operation 143 'store' 'store_ln19' <Predicate = (!and_ln23)> <Delay = 1.61>
ST_38 : Operation 144 [1/1] (1.61ns)   --->   "%store_ln21 = store i32 %u2, i32 %u23" [cfu_hls.c:21]   --->   Operation 144 'store' 'store_ln21' <Predicate = (!and_ln23)> <Delay = 1.61>
ST_38 : Operation 145 [1/1] (1.61ns)   --->   "%store_ln22 = store i32 %v2, i32 %v22" [cfu_hls.c:22]   --->   Operation 145 'store' 'store_ln22' <Predicate = (!and_ln23)> <Delay = 1.61>

State 39 <SV = 38> <Delay = 4.34>
ST_39 : Operation 146 [1/1] (2.11ns)   --->   "%k = add i9 %k1, i9 1" [cfu_hls.c:17]   --->   Operation 146 'add' 'k' <Predicate = (!and_ln23)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 147 [4/5] (4.34ns)   --->   "%phitmp = fmul i32 %u, i32 2" [cfu_hls.c:17]   --->   Operation 147 'fmul' 'phitmp' <Predicate = (!and_ln23)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %k, i32 8" [cfu_hls.c:17]   --->   Operation 148 'bitselect' 'tmp_2' <Predicate = (!and_ln23)> <Delay = 0.00>
ST_39 : Operation 149 [1/1] (1.61ns)   --->   "%br_ln17 = br i1 %tmp_2, void %for.body.split, void %for.end" [cfu_hls.c:17]   --->   Operation 149 'br' 'br_ln17' <Predicate = (!and_ln23)> <Delay = 1.61>

State 40 <SV = 39> <Delay = 4.34>
ST_40 : Operation 150 [3/5] (4.34ns)   --->   "%phitmp = fmul i32 %u, i32 2" [cfu_hls.c:17]   --->   Operation 150 'fmul' 'phitmp' <Predicate = (!and_ln23)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.34>
ST_41 : Operation 151 [2/5] (4.34ns)   --->   "%phitmp = fmul i32 %u, i32 2" [cfu_hls.c:17]   --->   Operation 151 'fmul' 'phitmp' <Predicate = (!and_ln23)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.34>
ST_42 : Operation 152 [1/5] (4.34ns)   --->   "%phitmp = fmul i32 %u, i32 2" [cfu_hls.c:17]   --->   Operation 152 'fmul' 'phitmp' <Predicate = (!and_ln23)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.61>
ST_43 : Operation 153 [1/1] (1.61ns)   --->   "%store_ln17 = store i32 %phitmp, i32 %phi_ln195" [cfu_hls.c:17]   --->   Operation 153 'store' 'store_ln17' <Predicate = (!and_ln23)> <Delay = 1.61>

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 154 [1/1] (0.00ns)   --->   "%k_02 = phi i9 256, void %for.inc, i9 %k1, void %for.body.split" [cfu_hls.c:17]   --->   Operation 154 'phi' 'k_02' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i9 %k_02" [cfu_hls.c:25]   --->   Operation 155 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 156 [2/2] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %rslt_o, i32 %zext_ln25" [cfu_hls.c:25]   --->   Operation 156 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 157 [2/2] (0.00ns)   --->   "%ret_ln26 = ret" [cfu_hls.c:26]   --->   Operation 157 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 158 [1/2] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %rslt_o, i32 %zext_ln25" [cfu_hls.c:25]   --->   Operation 158 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 159 [1/2] (0.00ns)   --->   "%ret_ln26 = ret" [cfu_hls.c:26]   --->   Operation 159 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation 32 bit ('phi_ln195') [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'phi_ln195' [25]  (1.610 ns)

 <State 2>: 1.610ns
The critical path consists of the following:
	multiplexor before 'phi' operation 9 bit ('k') with incoming values : ('k', cfu_hls.c:17) [31]  (1.610 ns)

 <State 3>: 4.310ns
The critical path consists of the following:
	'load' operation 32 bit ('v22_load', cfu_hls.c:20) on local variable 'v22' [32]  (0.000 ns)
	'fsub' operation 32 bit ('sub', cfu_hls.c:20) [41]  (4.310 ns)

 <State 4>: 4.310ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', cfu_hls.c:20) [41]  (4.310 ns)

 <State 5>: 4.310ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', cfu_hls.c:20) [41]  (4.310 ns)

 <State 6>: 4.310ns
The critical path consists of the following:
	'fsub' operation 32 bit ('sub', cfu_hls.c:20) [41]  (4.310 ns)

 <State 7>: 4.348ns
The critical path consists of the following:
	'load' operation 32 bit ('v4_load', cfu_hls.c:19) on local variable 'v4' [34]  (0.000 ns)
	'fmul' operation 32 bit ('mul1', cfu_hls.c:19) [39]  (4.348 ns)

 <State 8>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', cfu_hls.c:19) [39]  (4.348 ns)

 <State 9>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', cfu_hls.c:19) [39]  (4.348 ns)

 <State 10>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', cfu_hls.c:19) [39]  (4.348 ns)

 <State 11>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', cfu_hls.c:19) [39]  (4.348 ns)

 <State 12>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v', cfu_hls.c:19) [40]  (4.310 ns)

 <State 13>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v', cfu_hls.c:19) [40]  (4.310 ns)

 <State 14>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v', cfu_hls.c:19) [40]  (4.310 ns)

 <State 15>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v', cfu_hls.c:19) [40]  (4.310 ns)

 <State 16>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v', cfu_hls.c:19) [40]  (4.310 ns)

 <State 17>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v', cfu_hls.c:19) [40]  (4.310 ns)

 <State 18>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v', cfu_hls.c:19) [40]  (4.310 ns)

 <State 19>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v', cfu_hls.c:19) [40]  (4.310 ns)

 <State 20>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v', cfu_hls.c:19) [40]  (4.310 ns)

 <State 21>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('u2', cfu_hls.c:21) [43]  (4.348 ns)

 <State 22>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('u2', cfu_hls.c:21) [43]  (4.348 ns)

 <State 23>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('u2', cfu_hls.c:21) [43]  (4.348 ns)

 <State 24>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('u2', cfu_hls.c:21) [43]  (4.348 ns)

 <State 25>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('u2', cfu_hls.c:21) [43]  (4.348 ns)

 <State 26>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', cfu_hls.c:23) [45]  (4.310 ns)

 <State 27>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', cfu_hls.c:23) [45]  (4.310 ns)

 <State 28>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', cfu_hls.c:23) [45]  (4.310 ns)

 <State 29>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', cfu_hls.c:23) [45]  (4.310 ns)

 <State 30>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', cfu_hls.c:23) [45]  (4.310 ns)

 <State 31>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', cfu_hls.c:23) [45]  (4.310 ns)

 <State 32>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', cfu_hls.c:23) [45]  (4.310 ns)

 <State 33>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', cfu_hls.c:23) [45]  (4.310 ns)

 <State 34>: 4.310ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add5', cfu_hls.c:23) [45]  (4.310 ns)

 <State 35>: 4.246ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', cfu_hls.c:23) [52]  (4.246 ns)

 <State 36>: 4.246ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', cfu_hls.c:23) [52]  (4.246 ns)

 <State 37>: 4.246ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', cfu_hls.c:23) [52]  (4.246 ns)

 <State 38>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('phitmp', cfu_hls.c:17) [57]  (4.348 ns)

 <State 39>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('phitmp', cfu_hls.c:17) [57]  (4.348 ns)

 <State 40>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('phitmp', cfu_hls.c:17) [57]  (4.348 ns)

 <State 41>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('phitmp', cfu_hls.c:17) [57]  (4.348 ns)

 <State 42>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('phitmp', cfu_hls.c:17) [57]  (4.348 ns)

 <State 43>: 1.610ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln17', cfu_hls.c:17) of variable 'phitmp', cfu_hls.c:17 on local variable 'phi_ln195' [59]  (1.610 ns)

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
