Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Sep 13 18:13:56 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_TEST/FSM_sequential_state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TEST/FSM_sequential_state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.534        0.000                      0                  283        0.152        0.000                      0                  283        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.534        0.000                      0                  283        0.152        0.000                      0                  283        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.966ns (25.508%)  route 2.821ns (74.492%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X1Y87          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.909     6.652    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.299     6.951 f  U_TRANSMITTER/U_BIT_COUNTER/next_last_reg[2]_i_4/O
                         net (fo=6, routed)           0.733     7.684    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.124     7.808 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.593     8.401    U_TRANSMITTER/U_2_BIT_COUNTER/button_state_reg
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.586     9.111    U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1_n_0
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.522    14.945    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524    14.644    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.966ns (25.508%)  route 2.821ns (74.492%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X1Y87          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.909     6.652    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.299     6.951 f  U_TRANSMITTER/U_BIT_COUNTER/next_last_reg[2]_i_4/O
                         net (fo=6, routed)           0.733     7.684    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.124     7.808 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.593     8.401    U_TRANSMITTER/U_2_BIT_COUNTER/button_state_reg
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.586     9.111    U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1_n_0
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.522    14.945    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524    14.644    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.966ns (25.508%)  route 2.821ns (74.492%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X1Y87          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.909     6.652    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.299     6.951 f  U_TRANSMITTER/U_BIT_COUNTER/next_last_reg[2]_i_4/O
                         net (fo=6, routed)           0.733     7.684    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.124     7.808 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.593     8.401    U_TRANSMITTER/U_2_BIT_COUNTER/button_state_reg
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.586     9.111    U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1_n_0
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.522    14.945    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y89          FDRE (Setup_fdre_C_R)       -0.524    14.644    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.966ns (25.917%)  route 2.761ns (74.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X1Y87          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.909     6.652    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.299     6.951 f  U_TRANSMITTER/U_BIT_COUNTER/next_last_reg[2]_i_4/O
                         net (fo=6, routed)           0.733     7.684    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.124     7.808 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.543     8.350    U_TRANSMITTER/U_WAIT_BIT_COUNTER/button_state_reg
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.474 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.577     9.051    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1__0_n_0
    SLICE_X8Y88          FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.521    14.944    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X8Y88          FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    14.643    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.966ns (25.917%)  route 2.761ns (74.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X1Y87          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.909     6.652    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.299     6.951 f  U_TRANSMITTER/U_BIT_COUNTER/next_last_reg[2]_i_4/O
                         net (fo=6, routed)           0.733     7.684    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.124     7.808 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.543     8.350    U_TRANSMITTER/U_WAIT_BIT_COUNTER/button_state_reg
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.474 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.577     9.051    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1__0_n_0
    SLICE_X8Y88          FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.521    14.944    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X8Y88          FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    14.643    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.966ns (25.917%)  route 2.761ns (74.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X1Y87          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.909     6.652    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.299     6.951 f  U_TRANSMITTER/U_BIT_COUNTER/next_last_reg[2]_i_4/O
                         net (fo=6, routed)           0.733     7.684    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.124     7.808 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.543     8.350    U_TRANSMITTER/U_WAIT_BIT_COUNTER/button_state_reg
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.474 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.577     9.051    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1__0_n_0
    SLICE_X8Y88          FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.521    14.944    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X8Y88          FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    14.643    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.966ns (25.917%)  route 2.761ns (74.083%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X1Y87          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.909     6.652    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.299     6.951 f  U_TRANSMITTER/U_BIT_COUNTER/next_last_reg[2]_i_4/O
                         net (fo=6, routed)           0.733     7.684    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.124     7.808 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.543     8.350    U_TRANSMITTER/U_WAIT_BIT_COUNTER/button_state_reg
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.474 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.577     9.051    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[3]_i_1__0_n_0
    SLICE_X8Y88          FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.521    14.944    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK
    SLICE_X8Y88          FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X8Y88          FDRE (Setup_fdre_C_R)       -0.524    14.643    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.966ns (25.508%)  route 2.821ns (74.492%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    U_TRANSMITTER/U_BIT_COUNTER/CLK
    SLICE_X1Y87          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=7, routed)           0.909     6.652    U_TRANSMITTER/U_BIT_COUNTER/Q[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.299     6.951 f  U_TRANSMITTER/U_BIT_COUNTER/next_last_reg[2]_i_4/O
                         net (fo=6, routed)           0.733     7.684    U_TRANSMITTER/U_FSM/Q_reg[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.124     7.808 r  U_TRANSMITTER/U_FSM/Q[3]_i_4/O
                         net (fo=2, routed)           0.593     8.401    U_TRANSMITTER/U_2_BIT_COUNTER/button_state_reg
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.124     8.525 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.586     9.111    U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_1__1_n_0
    SLICE_X9Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.522    14.945    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X9Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y89          FDRE (Setup_fdre_C_R)       -0.429    14.739    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 U_SEND_PULSE/count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_PULSE/count_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.381%)  route 3.235ns (79.619%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    U_SEND_PULSE/CLK
    SLICE_X3Y87          FDRE                                         r  U_SEND_PULSE/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  U_SEND_PULSE/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.850     6.630    U_SEND_PULSE/count_reg_reg_n_0_[5]
    SLICE_X4Y92          LUT4 (Prop_lut4_I3_O)        0.124     6.754 r  U_SEND_PULSE/count_reg[26]_i_9__0/O
                         net (fo=1, routed)           1.011     7.765    U_SEND_PULSE/count_reg[26]_i_9__0_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.889 r  U_SEND_PULSE/count_reg[26]_i_4__0/O
                         net (fo=28, routed)          1.374     9.262    U_SEND_PULSE/button_state_reg_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.124     9.386 r  U_SEND_PULSE/count_reg[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.386    U_SEND_PULSE/count_next[24]
    SLICE_X4Y92          FDRE                                         r  U_SEND_PULSE/count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.602    15.025    U_SEND_PULSE/CLK
    SLICE_X4Y92          FDRE                                         r  U_SEND_PULSE/count_reg_reg[24]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.031    15.279    U_SEND_PULSE/count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 U_SEND_PULSE/count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_PULSE/count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.858ns (20.964%)  route 3.235ns (79.036%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.721     5.324    U_SEND_PULSE/CLK
    SLICE_X3Y87          FDRE                                         r  U_SEND_PULSE/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  U_SEND_PULSE/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.850     6.630    U_SEND_PULSE/count_reg_reg_n_0_[5]
    SLICE_X4Y92          LUT4 (Prop_lut4_I3_O)        0.124     6.754 r  U_SEND_PULSE/count_reg[26]_i_9__0/O
                         net (fo=1, routed)           1.011     7.765    U_SEND_PULSE/count_reg[26]_i_9__0_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.889 r  U_SEND_PULSE/count_reg[26]_i_4__0/O
                         net (fo=28, routed)          1.374     9.262    U_SEND_PULSE/button_state_reg_0
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.154     9.416 r  U_SEND_PULSE/count_reg[26]_i_2__0/O
                         net (fo=1, routed)           0.000     9.416    U_SEND_PULSE/count_next[26]
    SLICE_X4Y92          FDRE                                         r  U_SEND_PULSE/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.602    15.025    U_SEND_PULSE/CLK
    SLICE_X4Y92          FDRE                                         r  U_SEND_PULSE/count_reg_reg[26]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.075    15.323    U_SEND_PULSE/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X7Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  U_TRANSMITTER/U_BAUD_RATE/q_reg[8]/Q
                         net (fo=6, routed)           0.100     1.762    U_TRANSMITTER/U_BAUD_RATE/q[8]
    SLICE_X6Y90          LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  U_TRANSMITTER/U_BAUD_RATE/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    U_TRANSMITTER/U_BAUD_RATE/q_0[4]
    SLICE_X6Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.873     2.038    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X6Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.121     1.655    U_TRANSMITTER/U_BAUD_RATE/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.603     1.522    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X5Y93          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/Q
                         net (fo=1, routed)           0.116     1.780    U_TRANSMITTER/U_BAUD_2_PULSE/enb_reg
    SLICE_X5Y91          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.873     2.038    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X5Y91          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.070     1.607    U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.573     1.492    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X9Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=7, routed)           0.132     1.765    U_TRANSMITTER/U_2_BIT_COUNTER/bit_counter_out[0]
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.048     1.813 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    U_TRANSMITTER/U_2_BIT_COUNTER/p_0_in__0[2]
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.844     2.009    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.131     1.636    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.573     1.492    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X9Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=7, routed)           0.136     1.769    U_TRANSMITTER/U_2_BIT_COUNTER/bit_counter_out[0]
    SLICE_X8Y89          LUT4 (Prop_lut4_I1_O)        0.048     1.817 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[3]_i_3__0/O
                         net (fo=1, routed)           0.000     1.817    U_TRANSMITTER/U_2_BIT_COUNTER/p_0_in__0[3]
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.844     2.009    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.133     1.638    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.573     1.492    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X9Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=7, routed)           0.132     1.765    U_TRANSMITTER/U_2_BIT_COUNTER/bit_counter_out[0]
    SLICE_X8Y89          LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  U_TRANSMITTER/U_2_BIT_COUNTER/Q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    U_TRANSMITTER/U_2_BIT_COUNTER/p_0_in__0[1]
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.844     2.009    U_TRANSMITTER/U_2_BIT_COUNTER/CLK
    SLICE_X8Y89          FDRE                                         r  U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.120     1.625    U_TRANSMITTER/U_2_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.147%)  route 0.135ns (48.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X5Y91          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/Q
                         net (fo=3, routed)           0.135     1.797    U_TRANSMITTER/U_BAUD_2_PULSE/dq1
    SLICE_X5Y89          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.872     2.037    U_TRANSMITTER/U_BAUD_2_PULSE/CLK
    SLICE_X5Y89          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.070     1.606    U_TRANSMITTER/U_BAUD_2_PULSE/dq2_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_TEST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TEST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (68.958%)  route 0.102ns (31.042%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.600     1.519    U_TEST/CLK
    SLICE_X4Y87          FDRE                                         r  U_TEST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  U_TEST/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.102     1.762    U_TEST/state[0]
    SLICE_X4Y87          MUXF7 (Prop_muxf7_S_O)       0.085     1.847 r  U_TEST/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U_TEST/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  U_TEST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.870     2.035    U_TEST/CLK
    SLICE_X4Y87          FDRE                                         r  U_TEST/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    U_TEST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.972%)  route 0.146ns (44.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.603     1.522    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X4Y94          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/Q
                         net (fo=9, routed)           0.146     1.810    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[3]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  U_TRANSMITTER/U_BAUD_2_RATE/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    U_TRANSMITTER/U_BAUD_2_RATE/q[7]
    SLICE_X5Y93          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.874     2.039    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X5Y93          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.092     1.630    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.185ns (51.371%)  route 0.175ns (48.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.603     1.522    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X4Y93          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[4]/Q
                         net (fo=9, routed)           0.175     1.838    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[4]
    SLICE_X5Y93          LUT5 (Prop_lut5_I3_O)        0.044     1.882 r  U_TRANSMITTER/U_BAUD_2_RATE/q[9]_i_2/O
                         net (fo=1, routed)           0.000     1.882    U_TRANSMITTER/U_BAUD_2_RATE/q[9]
    SLICE_X5Y93          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.874     2.039    U_TRANSMITTER/U_BAUD_2_RATE/CLK
    SLICE_X5Y93          FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[9]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.107     1.642    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.575%)  route 0.160ns (49.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.602     1.521    U_TRANSMITTER/U_BAUD_RATE/CLK
    SLICE_X6Y90          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  U_TRANSMITTER/U_BAUD_RATE/enb_reg/Q
                         net (fo=1, routed)           0.160     1.846    U_TRANSMITTER/U_BAUD_PULSE/enb
    SLICE_X5Y89          FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.872     2.037    U_TRANSMITTER/U_BAUD_PULSE/CLK
    SLICE_X5Y89          FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.066     1.602    U_TRANSMITTER/U_BAUD_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     U_RESET_DEBOUNCE/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     U_RESET_DEBOUNCE/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     U_RESET_DEBOUNCE/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     U_RESET_DEBOUNCE/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     U_RESET_DEBOUNCE/count_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     U_RESET_DEBOUNCE/count_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     U_RESET_DEBOUNCE/count_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     U_RESET_DEBOUNCE/count_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     U_TRANSMITTER/U_BAUD_RATE/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     U_TRANSMITTER/U_BAUD_RATE/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     U_RESET_DEBOUNCE/count_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U_RESET_DEBOUNCE/count_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     U_RESET_DEBOUNCE/count_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     U_RESET_DEBOUNCE/count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     U_TEST/wait_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     U_TEST/wait_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     U_RESET_DEBOUNCE/count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     U_RESET_DEBOUNCE/count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     U_RESET_DEBOUNCE/count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     U_RESET_DEBOUNCE/count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     U_RESET_DEBOUNCE/count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     U_RESET_DEBOUNCE/count_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U_RESET_DEBOUNCE/count_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     U_RESET_DEBOUNCE/count_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     U_RESET_DEBOUNCE/count_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     U_RESET_DEBOUNCE/count_reg_reg[9]/C



