{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.1,
        "copper_line_width": 0.2,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "other_line_width": 0.15,
        "silk_line_width": 0.15,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "rules": {
        "min_copper_edge_clearance": 0.0,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0
      },
      "track_widths": [],
      "via_dimensions": []
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "error",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "SOM with RK3399, 4Gb LPDDR4, Wi-Fi, Bluetooth, PMIC, Ethernet, EMMc.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "lpdd_ca_50Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "lpdd_cke_50Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "lpdd_clk_100Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "lpdd_cs_50Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "lpdd_data_50Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "lpdd_dm_50Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "lpdd_dqs_100Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "lpdd_rst",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "lppd_data_100Ω",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": {
      "/DDR1_A0": "lpdd_ca_50Ω",
      "/DDR1_A1": "lpdd_ca_50Ω",
      "/DDR1_A2": "lpdd_ca_50Ω",
      "/DDR1_A3": "lpdd_ca_50Ω",
      "/DDR1_A4": "lpdd_ca_50Ω",
      "/DDR1_A5": "lpdd_ca_50Ω",
      "/DDR1_CKE0": "lpdd_clk_100Ω",
      "/DDR1_CKE1": "lpdd_clk_100Ω",
      "/DDR1_CLK0N": "lpdd_clk_100Ω",
      "/DDR1_CLK0P": "lpdd_clk_100Ω",
      "/DDR1_CLK1N": "lpdd_clk_100Ω",
      "/DDR1_CLK1P": "lpdd_clk_100Ω",
      "/DDR1_CS0A": "lpdd_cs_50Ω",
      "/DDR1_CS0B": "lpdd_cs_50Ω",
      "/DDR1_CS1A": "lpdd_cs_50Ω",
      "/DDR1_DM0": "lpdd_dm_50Ω",
      "/DDR1_DM1": "lpdd_dm_50Ω",
      "/DDR1_DM2": "lpdd_dm_50Ω",
      "/DDR1_DM3": "lpdd_dm_50Ω",
      "/DDR1_DQ0": "lpdd_data_50Ω",
      "/DDR1_DQ1": "lpdd_data_50Ω",
      "/DDR1_DQ10": "lpdd_data_50Ω",
      "/DDR1_DQ11": "lpdd_data_50Ω",
      "/DDR1_DQ12": "lpdd_data_50Ω",
      "/DDR1_DQ13": "lpdd_data_50Ω",
      "/DDR1_DQ14": "lpdd_data_50Ω",
      "/DDR1_DQ15": "lpdd_data_50Ω",
      "/DDR1_DQ16": "lpdd_data_50Ω",
      "/DDR1_DQ17": "lpdd_data_50Ω",
      "/DDR1_DQ18": "lpdd_data_50Ω",
      "/DDR1_DQ19": "lpdd_data_50Ω",
      "/DDR1_DQ2": "lpdd_data_50Ω",
      "/DDR1_DQ20": "lpdd_data_50Ω",
      "/DDR1_DQ21": "lpdd_data_50Ω",
      "/DDR1_DQ22": "lpdd_data_50Ω",
      "/DDR1_DQ23": "lpdd_data_50Ω",
      "/DDR1_DQ24": "lpdd_data_50Ω",
      "/DDR1_DQ25": "lpdd_data_50Ω",
      "/DDR1_DQ26": "lpdd_data_50Ω",
      "/DDR1_DQ27": "lpdd_data_50Ω",
      "/DDR1_DQ28": "lpdd_data_50Ω",
      "/DDR1_DQ29": "lpdd_data_50Ω",
      "/DDR1_DQ3": "lpdd_data_50Ω",
      "/DDR1_DQ30": "lpdd_data_50Ω",
      "/DDR1_DQ31": "lpdd_data_50Ω",
      "/DDR1_DQ4": "lpdd_data_50Ω",
      "/DDR1_DQ5": "lpdd_data_50Ω",
      "/DDR1_DQ6": "lpdd_data_50Ω",
      "/DDR1_DQ7": "lpdd_data_50Ω",
      "/DDR1_DQ8": "lpdd_data_50Ω",
      "/DDR1_DQ9": "lpdd_data_50Ω",
      "/DDR1_DQS0N": "lpdd_dqs_100Ω",
      "/DDR1_DQS0P": "lpdd_dqs_100Ω",
      "/DDR1_DQS1N": "lpdd_dqs_100Ω",
      "/DDR1_DQS1P": "lpdd_dqs_100Ω",
      "/DDR1_DQS2N": "lpdd_dqs_100Ω",
      "/DDR1_DQS2P": "lpdd_dqs_100Ω",
      "/DDR1_DQS3N": "lpdd_dqs_100Ω",
      "/DDR1_DQS3P": "lpdd_dqs_100Ω",
      "/DDR1_RST": "lpdd_rst",
      "/LPDDR Memory Bank/DDR0_A0": "lpdd_ca_50Ω",
      "/LPDDR Memory Bank/DDR0_A1": "lpdd_ca_50Ω",
      "/LPDDR Memory Bank/DDR0_A2": "lpdd_ca_50Ω",
      "/LPDDR Memory Bank/DDR0_A3": "lpdd_ca_50Ω",
      "/LPDDR Memory Bank/DDR0_A4": "lpdd_ca_50Ω",
      "/LPDDR Memory Bank/DDR0_A5": "lpdd_ca_50Ω",
      "/LPDDR Memory Bank/DDR0_CKE0": "lpdd_clk_100Ω",
      "/LPDDR Memory Bank/DDR0_CKE1": "lpdd_clk_100Ω",
      "/LPDDR Memory Bank/DDR0_CLKA_N": "lpdd_clk_100Ω",
      "/LPDDR Memory Bank/DDR0_CLKA_P": "lpdd_clk_100Ω",
      "/LPDDR Memory Bank/DDR0_CLKB_N": "lpdd_clk_100Ω",
      "/LPDDR Memory Bank/DDR0_CLKB_P": "lpdd_clk_100Ω",
      "/LPDDR Memory Bank/DDR0_CS0A": "lpdd_cs_50Ω",
      "/LPDDR Memory Bank/DDR0_CS0B": "lpdd_cs_50Ω",
      "/LPDDR Memory Bank/DDR0_CS1A": "lpdd_cs_50Ω",
      "/LPDDR Memory Bank/DDR0_CS1B": "lpdd_cs_50Ω",
      "/LPDDR Memory Bank/DDR0_D0": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D1": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D10": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D11": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D12": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D13": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D14": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D15": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D16": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D17": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D18": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D19": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D2": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D20": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D21": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D22": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D23": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D24": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D25": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D26": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D27": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D28": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D29": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D3": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D30": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D31": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D4": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D5": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D6": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D7": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D8": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_D9": "lpdd_data_50Ω",
      "/LPDDR Memory Bank/DDR0_DM0": "lpdd_dm_50Ω",
      "/LPDDR Memory Bank/DDR0_DM1": "lpdd_dm_50Ω",
      "/LPDDR Memory Bank/DDR0_DM2": "lpdd_dm_50Ω",
      "/LPDDR Memory Bank/DDR0_DM3": "lpdd_dm_50Ω",
      "/LPDDR Memory Bank/DDR0_DQS0_N": "lpdd_dqs_100Ω",
      "/LPDDR Memory Bank/DDR0_DQS0_P": "lpdd_dqs_100Ω",
      "/LPDDR Memory Bank/DDR0_DQS1_N": "lpdd_dqs_100Ω",
      "/LPDDR Memory Bank/DDR0_DQS1_P": "lpdd_dqs_100Ω",
      "/LPDDR Memory Bank/DDR0_DQS2_N": "lpdd_dqs_100Ω",
      "/LPDDR Memory Bank/DDR0_DQS2_P": "lpdd_dqs_100Ω",
      "/LPDDR Memory Bank/DDR0_DQS3_N": "lpdd_dqs_100Ω",
      "/LPDDR Memory Bank/DDR0_DQS3_P": "lpdd_dqs_100Ω",
      "/LPDDR Memory Bank/DDR0_RST": "lpdd_rst"
    },
    "netclass_patterns": []
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_adjust_passive_values": false,
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "2bb52b27-d806-44bf-ba3c-f531779e1c0f",
      ""
    ],
    [
      "135bdf1b-bc1d-43b5-a004-9dd0f9e1e70b",
      "Processor"
    ],
    [
      "37969e04-0578-442c-acd0-a0a26625ce90",
      "LPDDR Memory Bank"
    ],
    [
      "0a565a6e-2c86-4848-a14d-086489104cce",
      "PMIC"
    ],
    [
      "953243b9-b2b4-4528-ba6d-8dbe67901b3e",
      "Connectors"
    ],
    [
      "e3379cb9-adac-44a8-8efe-982adb05008b",
      "EMMC"
    ],
    [
      "d8621a64-13ad-4cb1-8fd7-9f88928bb5b5",
      "WIFI"
    ],
    [
      "fa12c0f4-e580-454c-bd01-df32ffe281bd",
      "Power, Ground & decoupling Processor"
    ],
    [
      "014366dd-c7c8-4183-975b-61fb7f8fcb85",
      "Interfaces"
    ],
    [
      "e163d07d-59b7-4159-82e0-7c93c9aad2ec",
      "LPDDR Chip 2"
    ],
    [
      "66e3d8ba-54bb-4792-b0b5-d3ca267ffcf7",
      "Block Diagram"
    ],
    [
      "541fb6c5-767d-46f7-8ad4-d30949cecd96",
      "SDMMC Processor Side"
    ],
    [
      "295f75bd-a34e-45d3-a45a-dcea5d2304d8",
      "EMMC Processor Side"
    ],
    [
      "378b05e7-c2ef-40e0-a128-61b7ebe380fa",
      "PCIE Processor Side"
    ],
    [
      "bae38b03-7498-4357-9778-29fa67a3dfcf",
      "ADC Processor Side"
    ],
    [
      "c9d5748a-cf4c-40e7-a1db-209259fc0eda",
      "Display Processor Side"
    ],
    [
      "5d793c2f-d6e5-4f33-983b-bacbae9b9596",
      "HDMI Processor Side"
    ],
    [
      "e1a8f17e-de2a-4f7f-b1ab-8157ef6e8340",
      "EDP Processor Side"
    ],
    [
      "ac06450e-1ce2-4362-97d2-99a854eb3229",
      "USB&USIC Processor Side"
    ],
    [
      "c73b4a4f-ccc9-47a6-8d08-78f26d571d2a",
      "GPIO&I2C Processor Side"
    ],
    [
      "88e4cd51-f22c-4959-8005-fddfd777b89b",
      "MIPI&CSI Processor Side"
    ],
    [
      "ff3823dd-2002-4b77-bb1b-ef59a756617c",
      "RGMII Processor Side"
    ],
    [
      "6c605d78-3f87-499f-aa7e-0a7ea6d6de1a",
      "UART&SDIO&MIPI CONTROL Processor Side"
    ],
    [
      "03869cd5-465c-4c16-b4e4-de5b46ce7c19",
      "GPIO&I2C1&UART1 Processor Side"
    ],
    [
      "688b6d0b-18f1-4707-9e80-500dc502a6ab",
      "HDMI-CEC&GPIO&UART2 Processor Side"
    ]
  ],
  "text_variables": {
    "Purpose": ""
  }
}
