// Seed: 1250027235
module module_0 (
    input tri  id_0,
    input tri0 id_1,
    input tri1 id_2
    , id_4
);
  module_2(
      id_4, id_4, id_4, id_4
  );
endmodule
macromodule module_1 (
    input  uwire id_0,
    output wire  id_1
);
  logic [7:0] id_3;
  assign id_1 = 1;
  assign id_3[1-:1] = 1;
  module_0(
      id_0, id_0, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  initial id_2 = id_4;
  wire id_5;
  assign id_4 = (1'h0);
endmodule
