#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x571d3c362890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x571d3c343880 .scope module, "osiris_i" "osiris_i" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /INPUT 1 "select_mem";
    .port_info 4 /INPUT 1 "start_rx";
    .port_info 5 /OUTPUT 1 "uart_tx";
P_0x571d3c1885b0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x571d3c1885f0 .param/l "BAUD_RATE" 0 3 4, +C4<00000000000000000010010110000000>;
P_0x571d3c188630 .param/l "CLOCK_FREQ" 0 3 5, +C4<00000010111110101111000010000000>;
P_0x571d3c188670 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
o0x7a328eaca118 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7a328ea75100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e0940 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea75100, C4<0>, C4<0>;
L_0x571d3c3e09b0 .functor AND 1, L_0x571d3c3e0940, v0x571d3c3b0630_0, C4<1>, C4<1>;
L_0x571d3c3e0e30 .functor BUFZ 32, v0x571d3c3b0550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7a328ea75148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e0f40 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea75148, C4<0>, C4<0>;
L_0x571d3c3e1050 .functor AND 1, L_0x571d3c3e0f40, v0x571d3c3b0630_0, C4<1>, C4<1>;
L_0x7a328ea751d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e12f0 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea751d8, C4<0>, C4<0>;
L_0x571d3c3e13f0 .functor AND 1, L_0x571d3c3e12f0, v0x571d3c3b0630_0, C4<1>, C4<1>;
L_0x7a328ea75268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e15f0 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea75268, C4<0>, C4<0>;
L_0x571d3c3e1740 .functor AND 1, L_0x571d3c3e15f0, v0x571d3c3b03f0_0, C4<1>, C4<1>;
L_0x571d3c3e19e0 .functor BUFZ 32, L_0x571d3c3f3d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7a328ea752f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e1b40 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea752f8, C4<0>, C4<0>;
L_0x571d3c3e1bb0 .functor AND 1, L_0x571d3c3e1b40, v0x571d3c3b0630_0, C4<1>, C4<1>;
L_0x7a328ea75340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e2090 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea75340, C4<0>, C4<0>;
L_0x571d3c3e2150 .functor AND 1, L_0x571d3c3e2090, v0x571d3c3b0630_0, C4<1>, C4<1>;
L_0x7a328ea75388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e1c70 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea75388, C4<0>, C4<0>;
L_0x571d3c3e2470 .functor AND 1, L_0x571d3c3e1c70, v0x571d3c3b0630_0, C4<1>, C4<1>;
L_0x7a328ea753d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e2700 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea753d0, C4<0>, C4<0>;
L_0x571d3c3e2770 .functor AND 1, L_0x571d3c3e2700, v0x571d3c3b0630_0, C4<1>, C4<1>;
L_0x7a328ea75460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e3290 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea75460, C4<0>, C4<0>;
L_0x571d3c3e3350 .functor AND 1, L_0x571d3c3e3290, v0x571d3c3b03f0_0, C4<1>, C4<1>;
L_0x571d3c3e3560 .functor BUFZ 32, L_0x571d3c3f4240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7a328ea754f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e35d0 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea754f0, C4<0>, C4<0>;
L_0x7a328ea75658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3f43d0 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea75658, C4<0>, C4<0>;
L_0x7a328ea756a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3f4490 .functor XNOR 1, o0x7a328eaca118, L_0x7a328ea756a0, C4<0>, C4<0>;
v0x571d3c3b0930_0 .net/2u *"_ivl_0", 0 0, L_0x7a328ea75100;  1 drivers
v0x571d3c3b0a30_0 .net/2u *"_ivl_102", 0 0, L_0x7a328ea75658;  1 drivers
v0x571d3c3b0b10_0 .net *"_ivl_104", 0 0, L_0x571d3c3f43d0;  1 drivers
v0x571d3c3b0be0_0 .net/2u *"_ivl_106", 0 0, L_0x7a328ea756a0;  1 drivers
v0x571d3c3b0cc0_0 .net *"_ivl_108", 0 0, L_0x571d3c3f4490;  1 drivers
L_0x7a328ea756e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x571d3c3b0d80_0 .net/2u *"_ivl_110", 31 0, L_0x7a328ea756e8;  1 drivers
v0x571d3c3b0e60_0 .net *"_ivl_112", 31 0, L_0x571d3c3f4620;  1 drivers
v0x571d3c3b0f40_0 .net/2u *"_ivl_14", 0 0, L_0x7a328ea75148;  1 drivers
v0x571d3c3b1020_0 .net *"_ivl_16", 0 0, L_0x571d3c3e0f40;  1 drivers
v0x571d3c3b10e0_0 .net *"_ivl_19", 0 0, L_0x571d3c3e1050;  1 drivers
v0x571d3c3b11a0_0 .net *"_ivl_2", 0 0, L_0x571d3c3e0940;  1 drivers
L_0x7a328ea75190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c3b1260_0 .net/2u *"_ivl_20", 0 0, L_0x7a328ea75190;  1 drivers
v0x571d3c3b1340_0 .net/2u *"_ivl_24", 0 0, L_0x7a328ea751d8;  1 drivers
v0x571d3c3b1420_0 .net *"_ivl_26", 0 0, L_0x571d3c3e12f0;  1 drivers
v0x571d3c3b14e0_0 .net *"_ivl_29", 0 0, L_0x571d3c3e13f0;  1 drivers
L_0x7a328ea75220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c3b15a0_0 .net/2u *"_ivl_30", 0 0, L_0x7a328ea75220;  1 drivers
v0x571d3c3b1680_0 .net/2u *"_ivl_34", 0 0, L_0x7a328ea75268;  1 drivers
v0x571d3c3b1870_0 .net *"_ivl_36", 0 0, L_0x571d3c3e15f0;  1 drivers
v0x571d3c3b1930_0 .net *"_ivl_39", 0 0, L_0x571d3c3e1740;  1 drivers
L_0x7a328ea752b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c3b19f0_0 .net/2u *"_ivl_40", 0 0, L_0x7a328ea752b0;  1 drivers
v0x571d3c3b1ad0_0 .net/2u *"_ivl_46", 0 0, L_0x7a328ea752f8;  1 drivers
v0x571d3c3b1bb0_0 .net *"_ivl_48", 0 0, L_0x571d3c3e1b40;  1 drivers
v0x571d3c3b1c70_0 .net *"_ivl_5", 0 0, L_0x571d3c3e09b0;  1 drivers
v0x571d3c3b1d30_0 .net *"_ivl_51", 0 0, L_0x571d3c3e1bb0;  1 drivers
v0x571d3c3b1df0_0 .net *"_ivl_53", 9 0, L_0x571d3c3e1ce0;  1 drivers
v0x571d3c3b1ed0_0 .net *"_ivl_55", 9 0, L_0x571d3c3e1d80;  1 drivers
v0x571d3c3b1fb0_0 .net/2u *"_ivl_58", 0 0, L_0x7a328ea75340;  1 drivers
v0x571d3c3b2090_0 .net *"_ivl_60", 0 0, L_0x571d3c3e2090;  1 drivers
v0x571d3c3b2150_0 .net *"_ivl_63", 0 0, L_0x571d3c3e2150;  1 drivers
v0x571d3c3b2210_0 .net/2u *"_ivl_66", 0 0, L_0x7a328ea75388;  1 drivers
v0x571d3c3b22f0_0 .net *"_ivl_68", 0 0, L_0x571d3c3e1c70;  1 drivers
v0x571d3c3b23b0_0 .net *"_ivl_7", 9 0, L_0x571d3c3e0ac0;  1 drivers
v0x571d3c3b2490_0 .net *"_ivl_71", 0 0, L_0x571d3c3e2470;  1 drivers
v0x571d3c3b2550_0 .net/2u *"_ivl_74", 0 0, L_0x7a328ea753d0;  1 drivers
v0x571d3c3b2630_0 .net *"_ivl_76", 0 0, L_0x571d3c3e2700;  1 drivers
v0x571d3c3b26f0_0 .net *"_ivl_79", 0 0, L_0x571d3c3e2770;  1 drivers
L_0x7a328ea75418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c3b27b0_0 .net/2u *"_ivl_80", 0 0, L_0x7a328ea75418;  1 drivers
v0x571d3c3b2890_0 .net/2u *"_ivl_84", 0 0, L_0x7a328ea75460;  1 drivers
v0x571d3c3b2970_0 .net *"_ivl_86", 0 0, L_0x571d3c3e3290;  1 drivers
v0x571d3c3b2a30_0 .net *"_ivl_89", 0 0, L_0x571d3c3e3350;  1 drivers
v0x571d3c3b2af0_0 .net *"_ivl_9", 9 0, L_0x571d3c3e0bb0;  1 drivers
L_0x7a328ea754a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c3b2bd0_0 .net/2u *"_ivl_90", 0 0, L_0x7a328ea754a8;  1 drivers
v0x571d3c3b2cb0_0 .net/2u *"_ivl_96", 0 0, L_0x7a328ea754f0;  1 drivers
v0x571d3c3b2d90_0 .net *"_ivl_98", 0 0, L_0x571d3c3e35d0;  1 drivers
o0x7a328eabf768 .functor BUFZ 1, C4<z>; HiZ drive
v0x571d3c3b2e50_0 .net "clk", 0 0, o0x7a328eabf768;  0 drivers
v0x571d3c3b2ef0_0 .net "core_data_addr_M", 31 0, L_0x571d3c3dfe10;  1 drivers
v0x571d3c3b2fb0_0 .net "core_instr_ID", 31 0, L_0x571d3c3e19e0;  1 drivers
v0x571d3c3b3070_0 .net "core_mem_write_M", 0 0, L_0x571d3c3dfef0;  1 drivers
v0x571d3c3b3160_0 .net "core_pc_IF", 31 0, v0x571d3c3a3830_0;  1 drivers
v0x571d3c3b3220_0 .net "core_read_data_M", 31 0, L_0x571d3c3e3560;  1 drivers
v0x571d3c3b32e0_0 .net "core_write_data_M", 31 0, L_0x571d3c3dfe80;  1 drivers
v0x571d3c3b33f0_0 .net "data_mem_ack_o", 0 0, v0x571d3c3ab320_0;  1 drivers
v0x571d3c3b3490_0 .net "data_mem_adr_i", 9 0, L_0x571d3c3e1f00;  1 drivers
v0x571d3c3b3530_0 .net "data_mem_cyc_i", 0 0, L_0x571d3c3e2830;  1 drivers
v0x571d3c3b35d0_0 .net "data_mem_dat_i", 31 0, L_0x571d3c3e2290;  1 drivers
v0x571d3c3b3670_0 .net "data_mem_dat_o", 31 0, L_0x571d3c3f4240;  1 drivers
v0x571d3c3b3740_0 .net "data_mem_stb_i", 0 0, L_0x571d3c3e30e0;  1 drivers
v0x571d3c3b3810_0 .net "data_mem_we_i", 0 0, L_0x571d3c3e25c0;  1 drivers
v0x571d3c3b38e0_0 .net "inst_mem_ack_o", 0 0, v0x571d3c3ac6c0_0;  1 drivers
v0x571d3c3b39b0_0 .net "inst_mem_adr_i", 9 0, L_0x571d3c3e0c50;  1 drivers
v0x571d3c3b3a80_0 .net "inst_mem_cyc_i", 0 0, L_0x571d3c3e1850;  1 drivers
v0x571d3c3b3b50_0 .net "inst_mem_dat_i", 31 0, L_0x571d3c3e0e30;  1 drivers
v0x571d3c3b3c20_0 .net "inst_mem_dat_o", 31 0, L_0x571d3c3f3d00;  1 drivers
v0x571d3c3b3cf0_0 .net "inst_mem_stb_i", 0 0, L_0x571d3c3e14b0;  1 drivers
v0x571d3c3b3dc0_0 .net "inst_mem_we_i", 0 0, L_0x571d3c3e1110;  1 drivers
o0x7a328eac14a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x571d3c3b42a0_0 .net "rst", 0 0, o0x7a328eac14a8;  0 drivers
v0x571d3c3b4340_0 .net "select_mem", 0 0, o0x7a328eaca118;  0 drivers
o0x7a328eac9068 .functor BUFZ 1, C4<z>; HiZ drive
v0x571d3c3b43e0_0 .net "start_rx", 0 0, o0x7a328eac9068;  0 drivers
o0x7a328eac8fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x571d3c3b44d0_0 .net "uart_rx", 0 0, o0x7a328eac8fa8;  0 drivers
v0x571d3c3b45c0_0 .net "uart_tx", 0 0, v0x571d3c3af440_0;  1 drivers
v0x571d3c3b46b0_0 .net "uart_wb_ack_i", 0 0, L_0x571d3c3e3750;  1 drivers
v0x571d3c3b4750_0 .net "uart_wb_adr_o", 31 0, v0x571d3c3b0240_0;  1 drivers
v0x571d3c3b47f0_0 .net "uart_wb_cyc_o", 0 0, v0x571d3c3b03f0_0;  1 drivers
v0x571d3c3b4890_0 .net "uart_wb_dat_i", 31 0, L_0x571d3c3f47f0;  1 drivers
v0x571d3c3b4960_0 .net "uart_wb_dat_o", 31 0, v0x571d3c3b0550_0;  1 drivers
v0x571d3c3b4a30_0 .net "uart_wb_stb_o", 0 0, v0x571d3c3b0630_0;  1 drivers
v0x571d3c3b4b00_0 .net "uart_wb_we_o", 0 0, v0x571d3c3b06f0_0;  1 drivers
L_0x571d3c3e0ac0 .part v0x571d3c3b0240_0, 0, 10;
L_0x571d3c3e0bb0 .part v0x571d3c3a3830_0, 0, 10;
L_0x571d3c3e0c50 .functor MUXZ 10, L_0x571d3c3e0bb0, L_0x571d3c3e0ac0, L_0x571d3c3e09b0, C4<>;
L_0x571d3c3e1110 .functor MUXZ 1, L_0x7a328ea75190, v0x571d3c3b06f0_0, L_0x571d3c3e1050, C4<>;
L_0x571d3c3e14b0 .functor MUXZ 1, L_0x7a328ea75220, v0x571d3c3b0630_0, L_0x571d3c3e13f0, C4<>;
L_0x571d3c3e1850 .functor MUXZ 1, L_0x7a328ea752b0, v0x571d3c3b03f0_0, L_0x571d3c3e1740, C4<>;
L_0x571d3c3e1ce0 .part v0x571d3c3b0240_0, 0, 10;
L_0x571d3c3e1d80 .part L_0x571d3c3dfe10, 0, 10;
L_0x571d3c3e1f00 .functor MUXZ 10, L_0x571d3c3e1d80, L_0x571d3c3e1ce0, L_0x571d3c3e1bb0, C4<>;
L_0x571d3c3e2290 .functor MUXZ 32, L_0x571d3c3dfe80, v0x571d3c3b0550_0, L_0x571d3c3e2150, C4<>;
L_0x571d3c3e25c0 .functor MUXZ 1, L_0x571d3c3dfef0, v0x571d3c3b06f0_0, L_0x571d3c3e2470, C4<>;
L_0x571d3c3e30e0 .functor MUXZ 1, L_0x7a328ea75418, v0x571d3c3b0630_0, L_0x571d3c3e2770, C4<>;
L_0x571d3c3e2830 .functor MUXZ 1, L_0x7a328ea754a8, v0x571d3c3b03f0_0, L_0x571d3c3e3350, C4<>;
L_0x571d3c3e3750 .functor MUXZ 1, L_0x571d3c3e3750, v0x571d3c3ab320_0, L_0x571d3c3e35d0, C4<>;
L_0x571d3c3f4620 .functor MUXZ 32, L_0x7a328ea756e8, L_0x571d3c3f3d00, L_0x571d3c3f4490, C4<>;
L_0x571d3c3f47f0 .functor MUXZ 32, L_0x571d3c3f4620, L_0x571d3c3f4240, L_0x571d3c3f43d0, C4<>;
S_0x571d3c336dd0 .scope module, "U_CORE" "core" 3 65, 4 20 0, S_0x571d3c343880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_read_data_M";
    .port_info 4 /OUTPUT 32 "o_pc_IF";
    .port_info 5 /OUTPUT 1 "o_mem_write_M";
    .port_info 6 /OUTPUT 32 "o_data_addr_M";
    .port_info 7 /OUTPUT 32 "o_write_data_M";
P_0x571d3c2e6d70 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000100000>;
v0x571d3c3a90a0_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c3a9160_0 .net "i_instr_ID", 31 0, L_0x571d3c3e19e0;  alias, 1 drivers
v0x571d3c3a9220_0 .net "i_pc_src_EX", 0 0, L_0x571d3c3c8500;  1 drivers
v0x571d3c3a92c0_0 .net "i_read_data_M", 31 0, L_0x571d3c3e3560;  alias, 1 drivers
v0x571d3c3a93b0_0 .net "o_addr_src_ID", 0 0, L_0x571d3c3c1d00;  1 drivers
v0x571d3c3a94a0_0 .net "o_alu_ctrl_ID", 4 0, L_0x571d3c3c8110;  1 drivers
v0x571d3c3a95f0_0 .net "o_alu_src_ID", 0 0, L_0x571d3c3be950;  1 drivers
v0x571d3c3a9720_0 .net "o_branch_EX", 0 0, v0x571d3c1a7fd0_0;  1 drivers
v0x571d3c3a97c0_0 .net "o_branch_ID", 0 0, L_0x571d3c3bb5f0;  1 drivers
v0x571d3c3a9980_0 .net "o_data_addr_M", 31 0, L_0x571d3c3dfe10;  alias, 1 drivers
v0x571d3c3a9a40_0 .net "o_fence_ID", 0 0, L_0x571d3c3c24a0;  1 drivers
v0x571d3c3a9ae0_0 .net "o_funct3", 2 0, L_0x571d3c3c8860;  1 drivers
v0x571d3c3a9b80_0 .net "o_funct_7_5", 0 0, L_0x571d3c3c8900;  1 drivers
v0x571d3c3a9c20_0 .net "o_imm_src_ID", 2 0, L_0x571d3c3bfae0;  1 drivers
v0x571d3c3a9ce0_0 .net "o_jump_EX", 0 0, v0x571d3c1ad350_0;  1 drivers
v0x571d3c3a9d80_0 .net "o_jump_ID", 0 0, L_0x571d3c3bb320;  1 drivers
v0x571d3c3a9eb0_0 .net "o_mem_write_ID", 0 0, L_0x571d3c3bd0e0;  1 drivers
v0x571d3c3a9f50_0 .net "o_mem_write_M", 0 0, L_0x571d3c3dfef0;  alias, 1 drivers
v0x571d3c3a9ff0_0 .net "o_op", 4 0, L_0x571d3c3c87c0;  1 drivers
v0x571d3c3aa120_0 .net "o_pc_IF", 31 0, v0x571d3c3a3830_0;  alias, 1 drivers
v0x571d3c3aa270_0 .net "o_reg_write_ID", 0 0, L_0x571d3c3bc800;  1 drivers
v0x571d3c3aa3a0_0 .net "o_result_src_ID", 1 0, L_0x571d3c3bd270;  1 drivers
v0x571d3c3aa4f0_0 .net "o_write_data_M", 31 0, L_0x571d3c3dfe80;  alias, 1 drivers
v0x571d3c3aa5b0_0 .net "o_zero", 0 0, v0x571d3c3a05b0_0;  1 drivers
v0x571d3c3aa6e0_0 .net "rst", 0 0, o0x7a328eac14a8;  alias, 0 drivers
S_0x571d3c337150 .scope module, "U_CONTROL_UNIT" "control_unit" 4 76, 5 23 0, S_0x571d3c336dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /INPUT 1 "i_branch_EX";
    .port_info 4 /INPUT 1 "i_jump_EX";
    .port_info 5 /INPUT 1 "i_zero";
    .port_info 6 /OUTPUT 1 "i_pc_src_EX";
    .port_info 7 /OUTPUT 1 "o_jump_ID";
    .port_info 8 /OUTPUT 1 "o_branch_ID";
    .port_info 9 /OUTPUT 1 "o_reg_write_ID";
    .port_info 10 /OUTPUT 2 "o_result_src_ID";
    .port_info 11 /OUTPUT 1 "o_mem_write_ID";
    .port_info 12 /OUTPUT 1 "o_alu_src_ID";
    .port_info 13 /OUTPUT 3 "o_imm_src_ID";
    .port_info 14 /OUTPUT 5 "o_alu_ctrl_ID";
    .port_info 15 /OUTPUT 1 "o_addr_src_ID";
    .port_info 16 /OUTPUT 1 "o_fence_ID";
L_0x571d3c3c8420 .functor AND 1, v0x571d3c3a05b0_0, v0x571d3c1a7fd0_0, C4<1>, C4<1>;
L_0x571d3c3c8490 .functor OR 1, L_0x571d3c3c8420, v0x571d3c1ad350_0, C4<0>, C4<0>;
v0x571d3c30f330_0 .net *"_ivl_1", 0 0, L_0x571d3c3c8420;  1 drivers
v0x571d3c30f410_0 .net *"_ivl_3", 0 0, L_0x571d3c3c8490;  1 drivers
L_0x7a328ea74fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c30c510_0 .net/2u *"_ivl_4", 0 0, L_0x7a328ea74fe0;  1 drivers
L_0x7a328ea75028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c30c5d0_0 .net/2u *"_ivl_6", 0 0, L_0x7a328ea75028;  1 drivers
v0x571d3c3096f0_0 .net "alu_op", 1 0, L_0x571d3c3c18e0;  1 drivers
v0x571d3c309800_0 .net "i_branch_EX", 0 0, v0x571d3c1a7fd0_0;  alias, 1 drivers
v0x571d3c3068d0_0 .net "i_funct_3", 2 0, L_0x571d3c3c8860;  alias, 1 drivers
v0x571d3c3069e0_0 .net "i_funct_7_5", 0 0, L_0x571d3c3c8900;  alias, 1 drivers
v0x571d3c303ab0_0 .net "i_jump_EX", 0 0, v0x571d3c1ad350_0;  alias, 1 drivers
v0x571d3c303b70_0 .net "i_op", 4 0, L_0x571d3c3c87c0;  alias, 1 drivers
v0x571d3c303c30_0 .net "i_pc_src_EX", 0 0, L_0x571d3c3c8500;  alias, 1 drivers
v0x571d3c300c90_0 .net "i_zero", 0 0, v0x571d3c3a05b0_0;  alias, 1 drivers
v0x571d3c300d50_0 .net "o_addr_src_ID", 0 0, L_0x571d3c3c1d00;  alias, 1 drivers
v0x571d3c300df0_0 .net "o_alu_ctrl_ID", 4 0, L_0x571d3c3c8110;  alias, 1 drivers
v0x571d3c2fde70_0 .net "o_alu_src_ID", 0 0, L_0x571d3c3be950;  alias, 1 drivers
v0x571d3c2fdf10_0 .net "o_branch_ID", 0 0, L_0x571d3c3bb5f0;  alias, 1 drivers
v0x571d3c2fdfb0_0 .net "o_fence_ID", 0 0, L_0x571d3c3c24a0;  alias, 1 drivers
v0x571d3c2fb050_0 .net "o_imm_src_ID", 2 0, L_0x571d3c3bfae0;  alias, 1 drivers
v0x571d3c2fb0f0_0 .net "o_jump_ID", 0 0, L_0x571d3c3bb320;  alias, 1 drivers
v0x571d3c2fb1c0_0 .net "o_mem_write_ID", 0 0, L_0x571d3c3bd0e0;  alias, 1 drivers
v0x571d3c2f8230_0 .net "o_reg_write_ID", 0 0, L_0x571d3c3bc800;  alias, 1 drivers
v0x571d3c2f8300_0 .net "o_result_src_ID", 1 0, L_0x571d3c3bd270;  alias, 1 drivers
L_0x571d3c3c8500 .functor MUXZ 1, L_0x7a328ea75028, L_0x7a328ea74fe0, L_0x571d3c3c8490, C4<>;
S_0x571d3c339bf0 .scope module, "U_ALU_DECODER" "alu_decoder" 5 92, 6 20 0, S_0x571d3c337150;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_alu_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 5 "o_alu_ctrl_ID";
    .port_info 4 /NODIR 0 "";
L_0x571d3c3c2a20 .functor AND 1, L_0x571d3c3c2840, L_0x571d3c3c2930, C4<1>, C4<1>;
L_0x571d3c3c2d10 .functor AND 1, L_0x571d3c3c2b30, L_0x571d3c3c2c20, C4<1>, C4<1>;
L_0x571d3c3c3000 .functor AND 1, L_0x571d3c3c2e20, L_0x571d3c3c2f10, C4<1>, C4<1>;
L_0x571d3c3c3340 .functor AND 1, L_0x571d3c3c3110, L_0x571d3c3c3250, C4<1>, C4<1>;
L_0x571d3c3c3640 .functor AND 1, L_0x571d3c3c3450, L_0x571d3c3c35a0, C4<1>, C4<1>;
L_0x7a328ea746e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3c3750 .functor XNOR 1, L_0x571d3c3c8900, L_0x7a328ea746e0, C4<0>, C4<0>;
L_0x571d3c3c3850 .functor AND 1, L_0x571d3c3c3640, L_0x571d3c3c3750, C4<1>, C4<1>;
L_0x571d3c3c3bb0 .functor AND 1, L_0x571d3c3c3960, L_0x571d3c3c3ac0, C4<1>, C4<1>;
L_0x571d3c3c3a50 .functor AND 1, L_0x571d3c3c3d10, L_0x571d3c3c3eb0, C4<1>, C4<1>;
L_0x571d3c3c4340 .functor AND 1, L_0x571d3c3c4070, L_0x571d3c3c4220, C4<1>, C4<1>;
L_0x7a328ea749b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3c44b0 .functor XNOR 1, L_0x571d3c3c8900, L_0x7a328ea749b0, C4<0>, C4<0>;
L_0x571d3c3c4520 .functor AND 1, L_0x571d3c3c4340, L_0x571d3c3c44b0, C4<1>, C4<1>;
L_0x571d3c3c4980 .functor AND 1, L_0x571d3c3c46a0, L_0x571d3c3c4860, C4<1>, C4<1>;
L_0x571d3c3c4ce0 .functor AND 1, L_0x571d3c3c4a90, L_0x571d3c3c47c0, C4<1>, C4<1>;
L_0x571d3c3c4630 .functor AND 1, L_0x571d3c3c4e70, L_0x571d3c3c5050, C4<1>, C4<1>;
L_0x571d3c3c5520 .functor AND 1, L_0x571d3c3c5210, L_0x571d3c3c5400, C4<1>, C4<1>;
L_0x571d3c3c59e0 .functor AND 1, L_0x571d3c3c56c0, L_0x571d3c3c58c0, C4<1>, C4<1>;
L_0x571d3c3c5e20 .functor AND 1, L_0x571d3c3c5af0, L_0x571d3c3c5d00, C4<1>, C4<1>;
L_0x7a328ea74260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571d3c1e23d0_0 .net/2u *"_ivl_0", 1 0, L_0x7a328ea74260;  1 drivers
L_0x7a328ea74338 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x571d3c1dff60_0 .net/2u *"_ivl_10", 2 0, L_0x7a328ea74338;  1 drivers
L_0x7a328ea74968 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x571d3c1ea020_0 .net/2u *"_ivl_100", 2 0, L_0x7a328ea74968;  1 drivers
v0x571d3c1e9db0_0 .net *"_ivl_102", 0 0, L_0x571d3c3c4220;  1 drivers
v0x571d3c1f1620_0 .net *"_ivl_104", 0 0, L_0x571d3c3c4340;  1 drivers
v0x571d3c1f1950_0 .net/2u *"_ivl_106", 0 0, L_0x7a328ea749b0;  1 drivers
v0x571d3c306fd0_0 .net *"_ivl_108", 0 0, L_0x571d3c3c44b0;  1 drivers
v0x571d3c307090_0 .net *"_ivl_110", 0 0, L_0x571d3c3c4520;  1 drivers
L_0x7a328ea749f8 .functor BUFT 1, C4<01001>, C4<0>, C4<0>, C4<0>;
v0x571d3c306130_0 .net/2u *"_ivl_112", 4 0, L_0x7a328ea749f8;  1 drivers
L_0x7a328ea74a40 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x571d3c3041b0_0 .net/2u *"_ivl_114", 1 0, L_0x7a328ea74a40;  1 drivers
v0x571d3c303310_0 .net *"_ivl_116", 0 0, L_0x571d3c3c46a0;  1 drivers
L_0x7a328ea74a88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x571d3c3033d0_0 .net/2u *"_ivl_118", 2 0, L_0x7a328ea74a88;  1 drivers
v0x571d3c301390_0 .net *"_ivl_12", 0 0, L_0x571d3c3c2930;  1 drivers
v0x571d3c301450_0 .net *"_ivl_120", 0 0, L_0x571d3c3c4860;  1 drivers
v0x571d3c3004f0_0 .net *"_ivl_122", 0 0, L_0x571d3c3c4980;  1 drivers
L_0x7a328ea74ad0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x571d3c3005b0_0 .net/2u *"_ivl_124", 4 0, L_0x7a328ea74ad0;  1 drivers
L_0x7a328ea74b18 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x571d3c2fe570_0 .net/2u *"_ivl_126", 1 0, L_0x7a328ea74b18;  1 drivers
v0x571d3c2fd6d0_0 .net *"_ivl_128", 0 0, L_0x571d3c3c4a90;  1 drivers
L_0x7a328ea74b60 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x571d3c2fd790_0 .net/2u *"_ivl_130", 2 0, L_0x7a328ea74b60;  1 drivers
v0x571d3c2fb750_0 .net *"_ivl_132", 0 0, L_0x571d3c3c47c0;  1 drivers
v0x571d3c2fb810_0 .net *"_ivl_134", 0 0, L_0x571d3c3c4ce0;  1 drivers
L_0x7a328ea74ba8 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x571d3c2fa8b0_0 .net/2u *"_ivl_136", 4 0, L_0x7a328ea74ba8;  1 drivers
L_0x7a328ea74bf0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f8930_0 .net/2u *"_ivl_138", 1 0, L_0x7a328ea74bf0;  1 drivers
v0x571d3c2f7a90_0 .net *"_ivl_14", 0 0, L_0x571d3c3c2a20;  1 drivers
v0x571d3c2f5b10_0 .net *"_ivl_140", 0 0, L_0x571d3c3c4e70;  1 drivers
L_0x7a328ea74c38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f5bd0_0 .net/2u *"_ivl_142", 2 0, L_0x7a328ea74c38;  1 drivers
v0x571d3c2f4c70_0 .net *"_ivl_144", 0 0, L_0x571d3c3c5050;  1 drivers
v0x571d3c2f4d30_0 .net *"_ivl_146", 0 0, L_0x571d3c3c4630;  1 drivers
L_0x7a328ea74c80 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f2cf0_0 .net/2u *"_ivl_148", 4 0, L_0x7a328ea74c80;  1 drivers
L_0x7a328ea74cc8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f1e50_0 .net/2u *"_ivl_150", 1 0, L_0x7a328ea74cc8;  1 drivers
v0x571d3c2efed0_0 .net *"_ivl_152", 0 0, L_0x571d3c3c5210;  1 drivers
L_0x7a328ea74d10 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x571d3c2eff90_0 .net/2u *"_ivl_154", 2 0, L_0x7a328ea74d10;  1 drivers
v0x571d3c2ef030_0 .net *"_ivl_156", 0 0, L_0x571d3c3c5400;  1 drivers
v0x571d3c2ef0f0_0 .net *"_ivl_158", 0 0, L_0x571d3c3c5520;  1 drivers
L_0x7a328ea74380 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x571d3c2ed0b0_0 .net/2u *"_ivl_16", 4 0, L_0x7a328ea74380;  1 drivers
L_0x7a328ea74d58 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x571d3c2ec210_0 .net/2u *"_ivl_160", 4 0, L_0x7a328ea74d58;  1 drivers
L_0x7a328ea74da0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x571d3c2ea290_0 .net/2u *"_ivl_162", 1 0, L_0x7a328ea74da0;  1 drivers
v0x571d3c2e93f0_0 .net *"_ivl_164", 0 0, L_0x571d3c3c56c0;  1 drivers
L_0x7a328ea74de8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e94b0_0 .net/2u *"_ivl_166", 2 0, L_0x7a328ea74de8;  1 drivers
v0x571d3c2e7470_0 .net *"_ivl_168", 0 0, L_0x571d3c3c58c0;  1 drivers
v0x571d3c2e7530_0 .net *"_ivl_170", 0 0, L_0x571d3c3c59e0;  1 drivers
L_0x7a328ea74e30 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e65d0_0 .net/2u *"_ivl_172", 4 0, L_0x7a328ea74e30;  1 drivers
L_0x7a328ea74e78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e4650_0 .net/2u *"_ivl_174", 1 0, L_0x7a328ea74e78;  1 drivers
v0x571d3c2e39f0_0 .net *"_ivl_176", 0 0, L_0x571d3c3c5af0;  1 drivers
L_0x7a328ea74ec0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e3ab0_0 .net/2u *"_ivl_178", 2 0, L_0x7a328ea74ec0;  1 drivers
L_0x7a328ea743c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e3640_0 .net/2u *"_ivl_18", 1 0, L_0x7a328ea743c8;  1 drivers
v0x571d3c2e1a40_0 .net *"_ivl_180", 0 0, L_0x571d3c3c5d00;  1 drivers
v0x571d3c2e1b00_0 .net *"_ivl_182", 0 0, L_0x571d3c3c5e20;  1 drivers
L_0x7a328ea74f08 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x571d3c2dceb0_0 .net/2u *"_ivl_184", 4 0, L_0x7a328ea74f08;  1 drivers
L_0x7a328ea74f50 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x571d3c2dc560_0 .net/2u *"_ivl_186", 1 0, L_0x7a328ea74f50;  1 drivers
v0x571d3c2dd730_0 .net *"_ivl_188", 0 0, L_0x571d3c3c5fd0;  1 drivers
L_0x7a328ea74f98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x571d3c2dd7f0_0 .net/2u *"_ivl_190", 4 0, L_0x7a328ea74f98;  1 drivers
o0x7a328eabc9d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0x571d3c2dd2f0_0 name=_ivl_192
v0x571d3c2da3f0_0 .net *"_ivl_194", 4 0, L_0x571d3c3c61f0;  1 drivers
v0x571d3c3484d0_0 .net *"_ivl_196", 4 0, L_0x571d3c3c6360;  1 drivers
v0x571d3c31d7d0_0 .net *"_ivl_198", 4 0, L_0x571d3c3c6600;  1 drivers
v0x571d3c333fb0_0 .net *"_ivl_2", 0 0, L_0x571d3c3c27a0;  1 drivers
v0x571d3c334070_0 .net *"_ivl_20", 0 0, L_0x571d3c3c2b30;  1 drivers
v0x571d3c331510_0 .net *"_ivl_200", 4 0, L_0x571d3c3c6790;  1 drivers
v0x571d3c3315f0_0 .net *"_ivl_202", 4 0, L_0x571d3c3c6a40;  1 drivers
v0x571d3c331190_0 .net *"_ivl_204", 4 0, L_0x571d3c3c6bd0;  1 drivers
v0x571d3c331270_0 .net *"_ivl_206", 4 0, L_0x571d3c3c6da0;  1 drivers
v0x571d3c32e6f0_0 .net *"_ivl_208", 4 0, L_0x571d3c3c6f30;  1 drivers
v0x571d3c32e7d0_0 .net *"_ivl_210", 4 0, L_0x571d3c3c7200;  1 drivers
v0x571d3c32e370_0 .net *"_ivl_212", 4 0, L_0x571d3c3c7390;  1 drivers
v0x571d3c14c770_0 .net *"_ivl_214", 4 0, L_0x571d3c3c7670;  1 drivers
v0x571d3c32e410_0 .net *"_ivl_216", 4 0, L_0x571d3c3c7800;  1 drivers
v0x571d3c32b8d0_0 .net *"_ivl_218", 4 0, L_0x571d3c3c7af0;  1 drivers
L_0x7a328ea74410 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x571d3c32b9b0_0 .net/2u *"_ivl_22", 2 0, L_0x7a328ea74410;  1 drivers
v0x571d3c32b550_0 .net *"_ivl_220", 4 0, L_0x571d3c3c7c80;  1 drivers
v0x571d3c32b630_0 .net *"_ivl_222", 4 0, L_0x571d3c3c7f80;  1 drivers
v0x571d3c328ab0_0 .net *"_ivl_24", 0 0, L_0x571d3c3c2c20;  1 drivers
v0x571d3c328b70_0 .net *"_ivl_26", 0 0, L_0x571d3c3c2d10;  1 drivers
L_0x7a328ea74458 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x571d3c328730_0 .net/2u *"_ivl_28", 4 0, L_0x7a328ea74458;  1 drivers
L_0x7a328ea744a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c3287f0_0 .net/2u *"_ivl_30", 1 0, L_0x7a328ea744a0;  1 drivers
v0x571d3c325c90_0 .net *"_ivl_32", 0 0, L_0x571d3c3c2e20;  1 drivers
L_0x7a328ea744e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x571d3c325d50_0 .net/2u *"_ivl_34", 2 0, L_0x7a328ea744e8;  1 drivers
v0x571d3c325910_0 .net *"_ivl_36", 0 0, L_0x571d3c3c2f10;  1 drivers
v0x571d3c3259d0_0 .net *"_ivl_38", 0 0, L_0x571d3c3c3000;  1 drivers
L_0x7a328ea742a8 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x571d3c322e70_0 .net/2u *"_ivl_4", 4 0, L_0x7a328ea742a8;  1 drivers
L_0x7a328ea74530 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x571d3c322f30_0 .net/2u *"_ivl_40", 4 0, L_0x7a328ea74530;  1 drivers
L_0x7a328ea74578 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c322af0_0 .net/2u *"_ivl_42", 1 0, L_0x7a328ea74578;  1 drivers
v0x571d3c322bd0_0 .net *"_ivl_44", 0 0, L_0x571d3c3c3110;  1 drivers
L_0x7a328ea745c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x571d3c320050_0 .net/2u *"_ivl_46", 2 0, L_0x7a328ea745c0;  1 drivers
v0x571d3c320130_0 .net *"_ivl_48", 0 0, L_0x571d3c3c3250;  1 drivers
v0x571d3c31fcd0_0 .net *"_ivl_50", 0 0, L_0x571d3c3c3340;  1 drivers
L_0x7a328ea74608 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x571d3c31fd90_0 .net/2u *"_ivl_52", 4 0, L_0x7a328ea74608;  1 drivers
L_0x7a328ea74650 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c31d230_0 .net/2u *"_ivl_54", 1 0, L_0x7a328ea74650;  1 drivers
v0x571d3c31d310_0 .net *"_ivl_56", 0 0, L_0x571d3c3c3450;  1 drivers
L_0x7a328ea74698 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x571d3c31ceb0_0 .net/2u *"_ivl_58", 2 0, L_0x7a328ea74698;  1 drivers
L_0x7a328ea742f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c31cf90_0 .net/2u *"_ivl_6", 1 0, L_0x7a328ea742f0;  1 drivers
v0x571d3c31a410_0 .net *"_ivl_60", 0 0, L_0x571d3c3c35a0;  1 drivers
v0x571d3c31a4d0_0 .net *"_ivl_62", 0 0, L_0x571d3c3c3640;  1 drivers
v0x571d3c31a090_0 .net/2u *"_ivl_64", 0 0, L_0x7a328ea746e0;  1 drivers
v0x571d3c31a170_0 .net *"_ivl_66", 0 0, L_0x571d3c3c3750;  1 drivers
v0x571d3c3175f0_0 .net *"_ivl_68", 0 0, L_0x571d3c3c3850;  1 drivers
L_0x7a328ea74728 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x571d3c3176d0_0 .net/2u *"_ivl_70", 4 0, L_0x7a328ea74728;  1 drivers
L_0x7a328ea74770 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c317270_0 .net/2u *"_ivl_72", 1 0, L_0x7a328ea74770;  1 drivers
v0x571d3c317350_0 .net *"_ivl_74", 0 0, L_0x571d3c3c3960;  1 drivers
L_0x7a328ea747b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x571d3c3147d0_0 .net/2u *"_ivl_76", 2 0, L_0x7a328ea747b8;  1 drivers
v0x571d3c3148b0_0 .net *"_ivl_78", 0 0, L_0x571d3c3c3ac0;  1 drivers
v0x571d3c314450_0 .net *"_ivl_8", 0 0, L_0x571d3c3c2840;  1 drivers
v0x571d3c314510_0 .net *"_ivl_80", 0 0, L_0x571d3c3c3bb0;  1 drivers
L_0x7a328ea74800 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x571d3c3119b0_0 .net/2u *"_ivl_82", 4 0, L_0x7a328ea74800;  1 drivers
L_0x7a328ea74848 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c311a70_0 .net/2u *"_ivl_84", 1 0, L_0x7a328ea74848;  1 drivers
v0x571d3c311630_0 .net *"_ivl_86", 0 0, L_0x571d3c3c3d10;  1 drivers
L_0x7a328ea74890 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x571d3c3116f0_0 .net/2u *"_ivl_88", 2 0, L_0x7a328ea74890;  1 drivers
v0x571d3c30e810_0 .net *"_ivl_90", 0 0, L_0x571d3c3c3eb0;  1 drivers
v0x571d3c30e8d0_0 .net *"_ivl_92", 0 0, L_0x571d3c3c3a50;  1 drivers
L_0x7a328ea748d8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x571d3c30b9f0_0 .net/2u *"_ivl_94", 4 0, L_0x7a328ea748d8;  1 drivers
L_0x7a328ea74920 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c30bab0_0 .net/2u *"_ivl_96", 1 0, L_0x7a328ea74920;  1 drivers
v0x571d3c308bd0_0 .net *"_ivl_98", 0 0, L_0x571d3c3c4070;  1 drivers
v0x571d3c308c90_0 .net "i_alu_op", 1 0, L_0x571d3c3c18e0;  alias, 1 drivers
v0x571d3c305db0_0 .net "i_funct_3", 2 0, L_0x571d3c3c8860;  alias, 1 drivers
v0x571d3c305e90_0 .net "i_funct_7_5", 0 0, L_0x571d3c3c8900;  alias, 1 drivers
v0x571d3c302f90_0 .net "o_alu_ctrl_ID", 4 0, L_0x571d3c3c8110;  alias, 1 drivers
L_0x571d3c3c27a0 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74260;
L_0x571d3c3c2840 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea742f0;
L_0x571d3c3c2930 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74338;
L_0x571d3c3c2b30 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea743c8;
L_0x571d3c3c2c20 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74410;
L_0x571d3c3c2e20 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea744a0;
L_0x571d3c3c2f10 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea744e8;
L_0x571d3c3c3110 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74578;
L_0x571d3c3c3250 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea745c0;
L_0x571d3c3c3450 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74650;
L_0x571d3c3c35a0 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74698;
L_0x571d3c3c3960 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74770;
L_0x571d3c3c3ac0 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea747b8;
L_0x571d3c3c3d10 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74848;
L_0x571d3c3c3eb0 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74890;
L_0x571d3c3c4070 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74920;
L_0x571d3c3c4220 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74968;
L_0x571d3c3c46a0 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74a40;
L_0x571d3c3c4860 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74a88;
L_0x571d3c3c4a90 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74b18;
L_0x571d3c3c47c0 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74b60;
L_0x571d3c3c4e70 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74bf0;
L_0x571d3c3c5050 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74c38;
L_0x571d3c3c5210 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74cc8;
L_0x571d3c3c5400 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74d10;
L_0x571d3c3c56c0 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74da0;
L_0x571d3c3c58c0 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74de8;
L_0x571d3c3c5af0 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74e78;
L_0x571d3c3c5d00 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea74ec0;
L_0x571d3c3c5fd0 .cmp/eq 2, L_0x571d3c3c18e0, L_0x7a328ea74f50;
L_0x571d3c3c61f0 .functor MUXZ 5, o0x7a328eabc9d8, L_0x7a328ea74f98, L_0x571d3c3c5fd0, C4<>;
L_0x571d3c3c6360 .functor MUXZ 5, L_0x571d3c3c61f0, L_0x7a328ea74f08, L_0x571d3c3c5e20, C4<>;
L_0x571d3c3c6600 .functor MUXZ 5, L_0x571d3c3c6360, L_0x7a328ea74e30, L_0x571d3c3c59e0, C4<>;
L_0x571d3c3c6790 .functor MUXZ 5, L_0x571d3c3c6600, L_0x7a328ea74d58, L_0x571d3c3c5520, C4<>;
L_0x571d3c3c6a40 .functor MUXZ 5, L_0x571d3c3c6790, L_0x7a328ea74c80, L_0x571d3c3c4630, C4<>;
L_0x571d3c3c6bd0 .functor MUXZ 5, L_0x571d3c3c6a40, L_0x7a328ea74ba8, L_0x571d3c3c4ce0, C4<>;
L_0x571d3c3c6da0 .functor MUXZ 5, L_0x571d3c3c6bd0, L_0x7a328ea74ad0, L_0x571d3c3c4980, C4<>;
L_0x571d3c3c6f30 .functor MUXZ 5, L_0x571d3c3c6da0, L_0x7a328ea749f8, L_0x571d3c3c4520, C4<>;
L_0x571d3c3c7200 .functor MUXZ 5, L_0x571d3c3c6f30, L_0x7a328ea748d8, L_0x571d3c3c3a50, C4<>;
L_0x571d3c3c7390 .functor MUXZ 5, L_0x571d3c3c7200, L_0x7a328ea74800, L_0x571d3c3c3bb0, C4<>;
L_0x571d3c3c7670 .functor MUXZ 5, L_0x571d3c3c7390, L_0x7a328ea74728, L_0x571d3c3c3850, C4<>;
L_0x571d3c3c7800 .functor MUXZ 5, L_0x571d3c3c7670, L_0x7a328ea74608, L_0x571d3c3c3340, C4<>;
L_0x571d3c3c7af0 .functor MUXZ 5, L_0x571d3c3c7800, L_0x7a328ea74530, L_0x571d3c3c3000, C4<>;
L_0x571d3c3c7c80 .functor MUXZ 5, L_0x571d3c3c7af0, L_0x7a328ea74458, L_0x571d3c3c2d10, C4<>;
L_0x571d3c3c7f80 .functor MUXZ 5, L_0x571d3c3c7c80, L_0x7a328ea74380, L_0x571d3c3c2a20, C4<>;
L_0x571d3c3c8110 .functor MUXZ 5, L_0x571d3c3c7f80, L_0x7a328ea742a8, L_0x571d3c3c27a0, C4<>;
S_0x571d3c339f70 .scope module, "U_OP_DECODER" "op_decoder" 5 72, 7 21 0, S_0x571d3c337150;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_op";
    .port_info 1 /INPUT 3 "i_funct_3";
    .port_info 2 /INPUT 1 "i_funct_7_5";
    .port_info 3 /OUTPUT 1 "o_jump_ID";
    .port_info 4 /OUTPUT 1 "o_branch_ID";
    .port_info 5 /OUTPUT 1 "o_reg_write_ID";
    .port_info 6 /OUTPUT 2 "o_result_src_ID";
    .port_info 7 /OUTPUT 1 "o_mem_write_ID";
    .port_info 8 /OUTPUT 1 "o_alu_src_ID";
    .port_info 9 /OUTPUT 3 "o_imm_src_ID";
    .port_info 10 /OUTPUT 2 "o_alu_op";
    .port_info 11 /OUTPUT 1 "o_addr_src_ID";
    .port_info 12 /OUTPUT 1 "o_fence_ID";
L_0x571d3c1f4580 .functor OR 1, L_0x571d3c3bb7b0, L_0x571d3c3bb8a0, C4<0>, C4<0>;
L_0x571d3c377870 .functor OR 1, L_0x571d3c1f4580, L_0x571d3c3bbb80, C4<0>, C4<0>;
L_0x571d3c3bbe00 .functor OR 1, L_0x571d3c377870, L_0x571d3c3bbcc0, C4<0>, C4<0>;
L_0x571d3c3bc000 .functor OR 1, L_0x571d3c3bbe00, L_0x571d3c3bbf10, C4<0>, C4<0>;
L_0x571d3c3bc290 .functor OR 1, L_0x571d3c3bc000, L_0x571d3c3bc140, C4<0>, C4<0>;
L_0x571d3c3bc440 .functor OR 1, L_0x571d3c3bc290, L_0x571d3c3bc350, C4<0>, C4<0>;
L_0x571d3c3bc6f0 .functor OR 1, L_0x571d3c3bc440, L_0x571d3c3bc590, C4<0>, C4<0>;
L_0x571d3c3bc680 .functor OR 1, L_0x571d3c3bd690, L_0x571d3c3bd840, C4<0>, C4<0>;
L_0x571d3c3bdbe0 .functor OR 1, L_0x571d3c3bc680, L_0x571d3c3bda20, C4<0>, C4<0>;
L_0x571d3c3bdde0 .functor OR 1, L_0x571d3c3bdbe0, L_0x571d3c3bdcf0, C4<0>, C4<0>;
L_0x571d3c3be0d0 .functor OR 1, L_0x571d3c3bdde0, L_0x571d3c3bdf50, C4<0>, C4<0>;
L_0x571d3c3be2d0 .functor OR 1, L_0x571d3c3be0d0, L_0x571d3c3be1e0, C4<0>, C4<0>;
L_0x571d3c3be840 .functor OR 1, L_0x571d3c3be2d0, L_0x571d3c3be660, C4<0>, C4<0>;
L_0x571d3c3c05b0 .functor AND 1, L_0x571d3c3bfeb0, L_0x571d3c3c0360, C4<1>, C4<1>;
L_0x7a328ea73eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x571d3c3be3e0 .functor XNOR 1, L_0x571d3c3c8900, L_0x7a328ea73eb8, C4<0>, C4<0>;
L_0x571d3c3c0880 .functor AND 1, L_0x571d3c3c0740, L_0x571d3c3be3e0, C4<1>, C4<1>;
L_0x571d3c3c0c80 .functor AND 1, L_0x571d3c3c0880, L_0x571d3c3c0a20, C4<1>, C4<1>;
L_0x571d3c3c10f0 .functor AND 1, L_0x571d3c3c0d90, L_0x571d3c3c0e80, C4<1>, C4<1>;
L_0x7a328ea73018 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x571d3c2fd350_0 .net/2u *"_ivl_0", 4 0, L_0x7a328ea73018;  1 drivers
L_0x7a328ea730f0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x571d3c2fd430_0 .net/2u *"_ivl_10", 4 0, L_0x7a328ea730f0;  1 drivers
v0x571d3c2fa530_0 .net *"_ivl_100", 0 0, L_0x571d3c3bd400;  1 drivers
L_0x7a328ea736d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c2fa5f0_0 .net/2u *"_ivl_102", 0 0, L_0x7a328ea736d8;  1 drivers
L_0x7a328ea73720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f7710_0 .net/2u *"_ivl_104", 0 0, L_0x7a328ea73720;  1 drivers
L_0x7a328ea73768 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f77f0_0 .net/2u *"_ivl_108", 4 0, L_0x7a328ea73768;  1 drivers
v0x571d3c2f48f0_0 .net *"_ivl_110", 0 0, L_0x571d3c3bd690;  1 drivers
L_0x7a328ea737b0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f49b0_0 .net/2u *"_ivl_112", 4 0, L_0x7a328ea737b0;  1 drivers
v0x571d3c2f1ad0_0 .net *"_ivl_114", 0 0, L_0x571d3c3bd840;  1 drivers
v0x571d3c2f1b70_0 .net *"_ivl_116", 0 0, L_0x571d3c3bc680;  1 drivers
L_0x7a328ea737f8 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x571d3c2eecb0_0 .net/2u *"_ivl_118", 4 0, L_0x7a328ea737f8;  1 drivers
v0x571d3c2eed90_0 .net *"_ivl_12", 0 0, L_0x571d3c3bb4b0;  1 drivers
v0x571d3c2ebe90_0 .net *"_ivl_120", 0 0, L_0x571d3c3bda20;  1 drivers
v0x571d3c2ebf50_0 .net *"_ivl_122", 0 0, L_0x571d3c3bdbe0;  1 drivers
L_0x7a328ea73840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e9070_0 .net/2u *"_ivl_124", 4 0, L_0x7a328ea73840;  1 drivers
v0x571d3c2e9150_0 .net *"_ivl_126", 0 0, L_0x571d3c3bdcf0;  1 drivers
v0x571d3c2e6250_0 .net *"_ivl_128", 0 0, L_0x571d3c3bdde0;  1 drivers
L_0x7a328ea73888 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e6330_0 .net/2u *"_ivl_130", 4 0, L_0x7a328ea73888;  1 drivers
v0x571d3c348200_0 .net *"_ivl_132", 0 0, L_0x571d3c3bdf50;  1 drivers
v0x571d3c3482c0_0 .net *"_ivl_134", 0 0, L_0x571d3c3be0d0;  1 drivers
L_0x7a328ea738d0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x571d3c347e70_0 .net/2u *"_ivl_136", 4 0, L_0x7a328ea738d0;  1 drivers
v0x571d3c347ab0_0 .net *"_ivl_138", 0 0, L_0x571d3c3be1e0;  1 drivers
L_0x7a328ea73138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c347b70_0 .net/2u *"_ivl_14", 0 0, L_0x7a328ea73138;  1 drivers
v0x571d3c358250_0 .net *"_ivl_140", 0 0, L_0x571d3c3be2d0;  1 drivers
L_0x7a328ea73918 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x571d3c358330_0 .net/2u *"_ivl_142", 4 0, L_0x7a328ea73918;  1 drivers
v0x571d3c35add0_0 .net *"_ivl_144", 0 0, L_0x571d3c3be660;  1 drivers
v0x571d3c35ae90_0 .net *"_ivl_146", 0 0, L_0x571d3c3be840;  1 drivers
L_0x7a328ea73960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c3393e0_0 .net/2u *"_ivl_148", 0 0, L_0x7a328ea73960;  1 drivers
L_0x7a328ea739a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c3394a0_0 .net/2u *"_ivl_150", 0 0, L_0x7a328ea739a8;  1 drivers
L_0x7a328ea739f0 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x571d3c3365c0_0 .net/2u *"_ivl_154", 4 0, L_0x7a328ea739f0;  1 drivers
v0x571d3c3366a0_0 .net *"_ivl_156", 0 0, L_0x571d3c3beae0;  1 drivers
L_0x7a328ea73a38 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x571d3c3337a0_0 .net/2u *"_ivl_158", 2 0, L_0x7a328ea73a38;  1 drivers
L_0x7a328ea73180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c333880_0 .net/2u *"_ivl_16", 0 0, L_0x7a328ea73180;  1 drivers
L_0x7a328ea73a80 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x571d3c3309a0_0 .net/2u *"_ivl_160", 4 0, L_0x7a328ea73a80;  1 drivers
v0x571d3c330a80_0 .net *"_ivl_162", 0 0, L_0x571d3c3becd0;  1 drivers
L_0x7a328ea73ac8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x571d3c32db80_0 .net/2u *"_ivl_164", 2 0, L_0x7a328ea73ac8;  1 drivers
L_0x7a328ea73b10 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x571d3c32dc60_0 .net/2u *"_ivl_166", 4 0, L_0x7a328ea73b10;  1 drivers
v0x571d3c32ad80_0 .net *"_ivl_168", 0 0, L_0x571d3c3bedc0;  1 drivers
L_0x7a328ea73b58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x571d3c32ae40_0 .net/2u *"_ivl_170", 2 0, L_0x7a328ea73b58;  1 drivers
L_0x7a328ea73ba0 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x571d3c327f60_0 .net/2u *"_ivl_172", 4 0, L_0x7a328ea73ba0;  1 drivers
v0x571d3c325100_0 .net *"_ivl_174", 0 0, L_0x571d3c3befc0;  1 drivers
L_0x7a328ea73be8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x571d3c3251c0_0 .net/2u *"_ivl_176", 2 0, L_0x7a328ea73be8;  1 drivers
L_0x7a328ea73c30 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x571d3c3222e0_0 .net/2u *"_ivl_178", 4 0, L_0x7a328ea73c30;  1 drivers
v0x571d3c3223c0_0 .net *"_ivl_180", 0 0, L_0x571d3c3bf0b0;  1 drivers
L_0x7a328ea73c78 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x571d3c31f4c0_0 .net/2u *"_ivl_182", 2 0, L_0x7a328ea73c78;  1 drivers
L_0x7a328ea73cc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x571d3c31f5a0_0 .net/2u *"_ivl_184", 2 0, L_0x7a328ea73cc0;  1 drivers
v0x571d3c31c6a0_0 .net *"_ivl_186", 2 0, L_0x571d3c3bf2f0;  1 drivers
v0x571d3c31c780_0 .net *"_ivl_188", 2 0, L_0x571d3c3bf4b0;  1 drivers
v0x571d3c319880_0 .net *"_ivl_190", 2 0, L_0x571d3c3bf680;  1 drivers
v0x571d3c319960_0 .net *"_ivl_192", 2 0, L_0x571d3c3bf810;  1 drivers
L_0x7a328ea73d08 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x571d3c316a60_0 .net/2u *"_ivl_196", 4 0, L_0x7a328ea73d08;  1 drivers
v0x571d3c316b20_0 .net *"_ivl_198", 0 0, L_0x571d3c3bfc70;  1 drivers
v0x571d3c313c40_0 .net *"_ivl_2", 0 0, L_0x571d3c3bb1a0;  1 drivers
L_0x7a328ea731c8 .functor BUFT 1, C4<01101>, C4<0>, C4<0>, C4<0>;
v0x571d3c313ce0_0 .net/2u *"_ivl_20", 4 0, L_0x7a328ea731c8;  1 drivers
L_0x7a328ea73d50 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x571d3c310e20_0 .net/2u *"_ivl_200", 1 0, L_0x7a328ea73d50;  1 drivers
L_0x7a328ea73d98 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x571d3c310ee0_0 .net/2u *"_ivl_202", 4 0, L_0x7a328ea73d98;  1 drivers
v0x571d3c30e000_0 .net *"_ivl_204", 0 0, L_0x571d3c3bfeb0;  1 drivers
L_0x7a328ea73de0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x571d3c30e0c0_0 .net/2u *"_ivl_206", 2 0, L_0x7a328ea73de0;  1 drivers
v0x571d3c30b1e0_0 .net *"_ivl_208", 0 0, L_0x571d3c3c0360;  1 drivers
v0x571d3c30b2a0_0 .net *"_ivl_210", 0 0, L_0x571d3c3c05b0;  1 drivers
L_0x7a328ea73e28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c3083c0_0 .net/2u *"_ivl_212", 1 0, L_0x7a328ea73e28;  1 drivers
L_0x7a328ea73e70 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x571d3c3084a0_0 .net/2u *"_ivl_214", 4 0, L_0x7a328ea73e70;  1 drivers
v0x571d3c3055c0_0 .net *"_ivl_216", 0 0, L_0x571d3c3c0740;  1 drivers
v0x571d3c305680_0 .net/2u *"_ivl_218", 0 0, L_0x7a328ea73eb8;  1 drivers
v0x571d3c3027a0_0 .net *"_ivl_22", 0 0, L_0x571d3c3bb7b0;  1 drivers
v0x571d3c302840_0 .net *"_ivl_220", 0 0, L_0x571d3c3be3e0;  1 drivers
v0x571d3c2ff960_0 .net *"_ivl_222", 0 0, L_0x571d3c3c0880;  1 drivers
L_0x7a328ea73f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x571d3c2ffa20_0 .net/2u *"_ivl_224", 2 0, L_0x7a328ea73f00;  1 drivers
v0x571d3c2fcb40_0 .net *"_ivl_226", 0 0, L_0x571d3c3c0a20;  1 drivers
v0x571d3c2fcc00_0 .net *"_ivl_228", 0 0, L_0x571d3c3c0c80;  1 drivers
L_0x7a328ea73f48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f9d20_0 .net/2u *"_ivl_230", 1 0, L_0x7a328ea73f48;  1 drivers
L_0x7a328ea73f90 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f9e00_0 .net/2u *"_ivl_232", 4 0, L_0x7a328ea73f90;  1 drivers
v0x571d3c2f6f00_0 .net *"_ivl_234", 0 0, L_0x571d3c3c0d90;  1 drivers
L_0x7a328ea73fd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f6fc0_0 .net/2u *"_ivl_236", 2 0, L_0x7a328ea73fd8;  1 drivers
v0x571d3c2f40e0_0 .net *"_ivl_238", 0 0, L_0x571d3c3c0e80;  1 drivers
L_0x7a328ea73210 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f41a0_0 .net/2u *"_ivl_24", 4 0, L_0x7a328ea73210;  1 drivers
v0x571d3c2f12c0_0 .net *"_ivl_240", 0 0, L_0x571d3c3c10f0;  1 drivers
L_0x7a328ea74020 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c2f13a0_0 .net/2u *"_ivl_242", 1 0, L_0x7a328ea74020;  1 drivers
L_0x7a328ea74068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571d3c2ee4a0_0 .net/2u *"_ivl_244", 1 0, L_0x7a328ea74068;  1 drivers
v0x571d3c2ee580_0 .net *"_ivl_246", 1 0, L_0x571d3c3c12a0;  1 drivers
v0x571d3c2eb680_0 .net *"_ivl_248", 1 0, L_0x571d3c3c1430;  1 drivers
v0x571d3c2eb760_0 .net *"_ivl_250", 1 0, L_0x571d3c3c1750;  1 drivers
L_0x7a328ea740b0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e8860_0 .net/2u *"_ivl_254", 4 0, L_0x7a328ea740b0;  1 drivers
v0x571d3c2e8940_0 .net *"_ivl_256", 0 0, L_0x571d3c3c1c10;  1 drivers
L_0x7a328ea740f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e5a40_0 .net/2u *"_ivl_258", 0 0, L_0x7a328ea740f8;  1 drivers
v0x571d3c2e5b20_0 .net *"_ivl_26", 0 0, L_0x571d3c3bb8a0;  1 drivers
L_0x7a328ea74140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e2e30_0 .net/2u *"_ivl_260", 0 0, L_0x7a328ea74140;  1 drivers
L_0x7a328ea74188 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e2f10_0 .net/2u *"_ivl_264", 4 0, L_0x7a328ea74188;  1 drivers
v0x571d3c2dc9c0_0 .net *"_ivl_266", 0 0, L_0x571d3c3c1ff0;  1 drivers
L_0x7a328ea741d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c2dca80_0 .net/2u *"_ivl_268", 0 0, L_0x7a328ea741d0;  1 drivers
L_0x7a328ea74218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c2d3b80_0 .net/2u *"_ivl_270", 0 0, L_0x7a328ea74218;  1 drivers
v0x571d3c2d3c60_0 .net *"_ivl_28", 0 0, L_0x571d3c1f4580;  1 drivers
L_0x7a328ea73258 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x571d3c2a2170_0 .net/2u *"_ivl_30", 4 0, L_0x7a328ea73258;  1 drivers
v0x571d3c297a00_0 .net *"_ivl_32", 0 0, L_0x571d3c3bbb80;  1 drivers
v0x571d3c297ac0_0 .net *"_ivl_34", 0 0, L_0x571d3c377870;  1 drivers
L_0x7a328ea732a0 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x571d3c29ef50_0 .net/2u *"_ivl_36", 4 0, L_0x7a328ea732a0;  1 drivers
v0x571d3c29f030_0 .net *"_ivl_38", 0 0, L_0x571d3c3bbcc0;  1 drivers
L_0x7a328ea73060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c2b72b0_0 .net/2u *"_ivl_4", 0 0, L_0x7a328ea73060;  1 drivers
v0x571d3c2b7390_0 .net *"_ivl_40", 0 0, L_0x571d3c3bbe00;  1 drivers
L_0x7a328ea732e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x571d3c347670_0 .net/2u *"_ivl_42", 4 0, L_0x7a328ea732e8;  1 drivers
v0x571d3c347750_0 .net *"_ivl_44", 0 0, L_0x571d3c3bbf10;  1 drivers
v0x571d3c2e9be0_0 .net *"_ivl_46", 0 0, L_0x571d3c3bc000;  1 drivers
L_0x7a328ea73330 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e9cc0_0 .net/2u *"_ivl_48", 4 0, L_0x7a328ea73330;  1 drivers
v0x571d3c2e6dc0_0 .net *"_ivl_50", 0 0, L_0x571d3c3bc140;  1 drivers
v0x571d3c2e6e80_0 .net *"_ivl_52", 0 0, L_0x571d3c3bc290;  1 drivers
L_0x7a328ea73378 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x571d3c2e3f40_0 .net/2u *"_ivl_54", 4 0, L_0x7a328ea73378;  1 drivers
v0x571d3c2e4020_0 .net *"_ivl_56", 0 0, L_0x571d3c3bc350;  1 drivers
v0x571d3c33a770_0 .net *"_ivl_58", 0 0, L_0x571d3c3bc440;  1 drivers
L_0x7a328ea730a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c33a850_0 .net/2u *"_ivl_6", 0 0, L_0x7a328ea730a8;  1 drivers
L_0x7a328ea733c0 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x571d3c337950_0 .net/2u *"_ivl_60", 4 0, L_0x7a328ea733c0;  1 drivers
v0x571d3c337a30_0 .net *"_ivl_62", 0 0, L_0x571d3c3bc590;  1 drivers
v0x571d3c334b30_0 .net *"_ivl_64", 0 0, L_0x571d3c3bc6f0;  1 drivers
L_0x7a328ea73408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x571d3c334c10_0 .net/2u *"_ivl_66", 0 0, L_0x7a328ea73408;  1 drivers
L_0x7a328ea73450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c331d10_0 .net/2u *"_ivl_68", 0 0, L_0x7a328ea73450;  1 drivers
L_0x7a328ea73498 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x571d3c331df0_0 .net/2u *"_ivl_72", 4 0, L_0x7a328ea73498;  1 drivers
v0x571d3c32eef0_0 .net *"_ivl_74", 0 0, L_0x571d3c3bcaa0;  1 drivers
L_0x7a328ea734e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x571d3c32efb0_0 .net/2u *"_ivl_76", 1 0, L_0x7a328ea734e0;  1 drivers
L_0x7a328ea73528 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x571d3c32c0d0_0 .net/2u *"_ivl_78", 4 0, L_0x7a328ea73528;  1 drivers
v0x571d3c32c1b0_0 .net *"_ivl_80", 0 0, L_0x571d3c3bcc10;  1 drivers
L_0x7a328ea73570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x571d3c3292b0_0 .net/2u *"_ivl_82", 1 0, L_0x7a328ea73570;  1 drivers
L_0x7a328ea735b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x571d3c329390_0 .net/2u *"_ivl_84", 4 0, L_0x7a328ea735b8;  1 drivers
v0x571d3c326490_0 .net *"_ivl_86", 0 0, L_0x571d3c3bcd00;  1 drivers
L_0x7a328ea73600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x571d3c326550_0 .net/2u *"_ivl_88", 1 0, L_0x7a328ea73600;  1 drivers
L_0x7a328ea73648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571d3c323670_0 .net/2u *"_ivl_90", 1 0, L_0x7a328ea73648;  1 drivers
v0x571d3c323750_0 .net *"_ivl_92", 1 0, L_0x571d3c3bce80;  1 drivers
v0x571d3c320850_0 .net *"_ivl_94", 1 0, L_0x571d3c3bd040;  1 drivers
L_0x7a328ea73690 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x571d3c320930_0 .net/2u *"_ivl_98", 4 0, L_0x7a328ea73690;  1 drivers
v0x571d3c31da30_0 .net "i_funct_3", 2 0, L_0x571d3c3c8860;  alias, 1 drivers
v0x571d3c31daf0_0 .net "i_funct_7_5", 0 0, L_0x571d3c3c8900;  alias, 1 drivers
v0x571d3c31db90_0 .net "i_op", 4 0, L_0x571d3c3c87c0;  alias, 1 drivers
v0x571d3c31ac10_0 .net "o_addr_src_ID", 0 0, L_0x571d3c3c1d00;  alias, 1 drivers
v0x571d3c31acd0_0 .net "o_alu_op", 1 0, L_0x571d3c3c18e0;  alias, 1 drivers
v0x571d3c31ad90_0 .net "o_alu_src_ID", 0 0, L_0x571d3c3be950;  alias, 1 drivers
v0x571d3c317df0_0 .net "o_branch_ID", 0 0, L_0x571d3c3bb5f0;  alias, 1 drivers
v0x571d3c317eb0_0 .net "o_fence_ID", 0 0, L_0x571d3c3c24a0;  alias, 1 drivers
v0x571d3c317f70_0 .net "o_imm_src_ID", 2 0, L_0x571d3c3bfae0;  alias, 1 drivers
v0x571d3c314fd0_0 .net "o_jump_ID", 0 0, L_0x571d3c3bb320;  alias, 1 drivers
v0x571d3c315070_0 .net "o_mem_write_ID", 0 0, L_0x571d3c3bd0e0;  alias, 1 drivers
v0x571d3c315130_0 .net "o_reg_write_ID", 0 0, L_0x571d3c3bc800;  alias, 1 drivers
v0x571d3c3121b0_0 .net "o_result_src_ID", 1 0, L_0x571d3c3bd270;  alias, 1 drivers
L_0x571d3c3bb1a0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73018;
L_0x571d3c3bb320 .functor MUXZ 1, L_0x7a328ea730a8, L_0x7a328ea73060, L_0x571d3c3bb1a0, C4<>;
L_0x571d3c3bb4b0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea730f0;
L_0x571d3c3bb5f0 .functor MUXZ 1, L_0x7a328ea73180, L_0x7a328ea73138, L_0x571d3c3bb4b0, C4<>;
L_0x571d3c3bb7b0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea731c8;
L_0x571d3c3bb8a0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73210;
L_0x571d3c3bbb80 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73258;
L_0x571d3c3bbcc0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea732a0;
L_0x571d3c3bbf10 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea732e8;
L_0x571d3c3bc140 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73330;
L_0x571d3c3bc350 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73378;
L_0x571d3c3bc590 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea733c0;
L_0x571d3c3bc800 .functor MUXZ 1, L_0x7a328ea73450, L_0x7a328ea73408, L_0x571d3c3bc6f0, C4<>;
L_0x571d3c3bcaa0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73498;
L_0x571d3c3bcc10 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73528;
L_0x571d3c3bcd00 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea735b8;
L_0x571d3c3bce80 .functor MUXZ 2, L_0x7a328ea73648, L_0x7a328ea73600, L_0x571d3c3bcd00, C4<>;
L_0x571d3c3bd040 .functor MUXZ 2, L_0x571d3c3bce80, L_0x7a328ea73570, L_0x571d3c3bcc10, C4<>;
L_0x571d3c3bd270 .functor MUXZ 2, L_0x571d3c3bd040, L_0x7a328ea734e0, L_0x571d3c3bcaa0, C4<>;
L_0x571d3c3bd400 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73690;
L_0x571d3c3bd0e0 .functor MUXZ 1, L_0x7a328ea73720, L_0x7a328ea736d8, L_0x571d3c3bd400, C4<>;
L_0x571d3c3bd690 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73768;
L_0x571d3c3bd840 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea737b0;
L_0x571d3c3bda20 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea737f8;
L_0x571d3c3bdcf0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73840;
L_0x571d3c3bdf50 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73888;
L_0x571d3c3be1e0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea738d0;
L_0x571d3c3be660 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73918;
L_0x571d3c3be950 .functor MUXZ 1, L_0x7a328ea739a8, L_0x7a328ea73960, L_0x571d3c3be840, C4<>;
L_0x571d3c3beae0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea739f0;
L_0x571d3c3becd0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73a80;
L_0x571d3c3bedc0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73b10;
L_0x571d3c3befc0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73ba0;
L_0x571d3c3bf0b0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73c30;
L_0x571d3c3bf2f0 .functor MUXZ 3, L_0x7a328ea73cc0, L_0x7a328ea73c78, L_0x571d3c3bf0b0, C4<>;
L_0x571d3c3bf4b0 .functor MUXZ 3, L_0x571d3c3bf2f0, L_0x7a328ea73be8, L_0x571d3c3befc0, C4<>;
L_0x571d3c3bf680 .functor MUXZ 3, L_0x571d3c3bf4b0, L_0x7a328ea73b58, L_0x571d3c3bedc0, C4<>;
L_0x571d3c3bf810 .functor MUXZ 3, L_0x571d3c3bf680, L_0x7a328ea73ac8, L_0x571d3c3becd0, C4<>;
L_0x571d3c3bfae0 .functor MUXZ 3, L_0x571d3c3bf810, L_0x7a328ea73a38, L_0x571d3c3beae0, C4<>;
L_0x571d3c3bfc70 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73d08;
L_0x571d3c3bfeb0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73d98;
L_0x571d3c3c0360 .cmp/ne 3, L_0x571d3c3c8860, L_0x7a328ea73de0;
L_0x571d3c3c0740 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73e70;
L_0x571d3c3c0a20 .cmp/eq 3, L_0x571d3c3c8860, L_0x7a328ea73f00;
L_0x571d3c3c0d90 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea73f90;
L_0x571d3c3c0e80 .cmp/ne 3, L_0x571d3c3c8860, L_0x7a328ea73fd8;
L_0x571d3c3c12a0 .functor MUXZ 2, L_0x7a328ea74068, L_0x7a328ea74020, L_0x571d3c3c10f0, C4<>;
L_0x571d3c3c1430 .functor MUXZ 2, L_0x571d3c3c12a0, L_0x7a328ea73f48, L_0x571d3c3c0c80, C4<>;
L_0x571d3c3c1750 .functor MUXZ 2, L_0x571d3c3c1430, L_0x7a328ea73e28, L_0x571d3c3c05b0, C4<>;
L_0x571d3c3c18e0 .functor MUXZ 2, L_0x571d3c3c1750, L_0x7a328ea73d50, L_0x571d3c3bfc70, C4<>;
L_0x571d3c3c1c10 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea740b0;
L_0x571d3c3c1d00 .functor MUXZ 1, L_0x7a328ea74140, L_0x7a328ea740f8, L_0x571d3c3c1c10, C4<>;
L_0x571d3c3c1ff0 .cmp/eq 5, L_0x571d3c3c87c0, L_0x7a328ea74188;
L_0x571d3c3c24a0 .functor MUXZ 1, L_0x7a328ea74218, L_0x7a328ea741d0, L_0x571d3c3c1ff0, C4<>;
S_0x571d3c2d4600 .scope module, "U_DATAPATH" "datapath" 4 99, 8 30 0, S_0x571d3c336dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_jump_ID";
    .port_info 4 /INPUT 1 "i_branch_ID";
    .port_info 5 /INPUT 1 "i_reg_write_ID";
    .port_info 6 /INPUT 2 "i_result_src_ID";
    .port_info 7 /INPUT 1 "i_mem_write_ID";
    .port_info 8 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 9 /INPUT 1 "i_alu_src_ID";
    .port_info 10 /INPUT 1 "i_addr_src_ID";
    .port_info 11 /INPUT 3 "i_imm_src_ID";
    .port_info 12 /INPUT 1 "i_fence_ID";
    .port_info 13 /INPUT 32 "i_instr_IF";
    .port_info 14 /INPUT 32 "i_read_data_M";
    .port_info 15 /OUTPUT 1 "o_jump_EX";
    .port_info 16 /OUTPUT 1 "o_branch_EX";
    .port_info 17 /OUTPUT 1 "o_zero";
    .port_info 18 /OUTPUT 1 "o_mem_write_M";
    .port_info 19 /OUTPUT 32 "o_write_data_M";
    .port_info 20 /OUTPUT 32 "o_data_addr_M";
    .port_info 21 /OUTPUT 5 "o_op";
    .port_info 22 /OUTPUT 3 "o_funct3";
    .port_info 23 /OUTPUT 1 "o_funct_7_5";
    .port_info 24 /OUTPUT 32 "o_pc_IF";
P_0x571d3c2e40e0 .param/l "DATA_WIDTH" 0 8 30, +C4<00000000000000000000000000100000>;
L_0x571d3c3dfe10 .functor BUFZ 32, v0x571d3c134890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x571d3c3dfe80 .functor BUFZ 32, v0x571d3c1597a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x571d3c3dfef0 .functor BUFZ 1, v0x571d3c134970_0, C4<0>, C4<0>, C4<0>;
v0x571d3c3a4e50_0 .net "alu_ctrl_EX", 4 0, v0x571d3c1a7e30_0;  1 drivers
v0x571d3c3a4f30_0 .net "alu_result_EX", 31 0, v0x571d3c3a04f0_0;  1 drivers
v0x571d3c3a4ff0_0 .net "alu_result_M", 31 0, v0x571d3c134890_0;  1 drivers
v0x571d3c3a5090_0 .net "alu_result_WB", 31 0, v0x571d3c206910_0;  1 drivers
v0x571d3c3a51a0_0 .net "alu_src_EX", 0 0, v0x571d3c1a7f10_0;  1 drivers
v0x571d3c3a5290_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c3a5440_0 .net "flush_EX", 0 0, L_0x571d3c3e0840;  1 drivers
v0x571d3c3a5530_0 .net "flush_ID", 0 0, L_0x571d3c3e07d0;  1 drivers
v0x571d3c3a5620_0 .net "forward_rs1_EX", 1 0, v0x571d3c1862f0_0;  1 drivers
v0x571d3c3a56e0_0 .net "forward_rs2_EX", 1 0, v0x571d3c193300_0;  1 drivers
v0x571d3c3a57a0_0 .net "i_addr_src_ID", 0 0, L_0x571d3c3c1d00;  alias, 1 drivers
v0x571d3c3a5840_0 .net "i_alu_ctrl_ID", 4 0, L_0x571d3c3c8110;  alias, 1 drivers
v0x571d3c3a5900_0 .net "i_alu_src_ID", 0 0, L_0x571d3c3be950;  alias, 1 drivers
v0x571d3c3a59a0_0 .net "i_branch_ID", 0 0, L_0x571d3c3bb5f0;  alias, 1 drivers
v0x571d3c3a5a40_0 .net "i_fence_ID", 0 0, L_0x571d3c3c24a0;  alias, 1 drivers
v0x571d3c3a5b30_0 .net "i_imm_src_ID", 2 0, L_0x571d3c3bfae0;  alias, 1 drivers
v0x571d3c3a5c80_0 .net "i_instr_IF", 31 0, L_0x571d3c3e19e0;  alias, 1 drivers
v0x571d3c3a5e50_0 .net "i_jump_ID", 0 0, L_0x571d3c3bb320;  alias, 1 drivers
v0x571d3c3a5ef0_0 .net "i_mem_write_ID", 0 0, L_0x571d3c3bd0e0;  alias, 1 drivers
v0x571d3c3a5f90_0 .net "i_pc_src_EX", 0 0, L_0x571d3c3c8500;  alias, 1 drivers
v0x571d3c3a6030_0 .net "i_read_data_M", 31 0, L_0x571d3c3e3560;  alias, 1 drivers
v0x571d3c3a60d0_0 .net "i_reg_write_ID", 0 0, L_0x571d3c3bc800;  alias, 1 drivers
v0x571d3c3a6170_0 .net "i_result_src_ID", 1 0, L_0x571d3c3bd270;  alias, 1 drivers
v0x571d3c3a6210_0 .net "imm_ex_ID", 31 0, v0x571d3c1f1240_0;  1 drivers
v0x571d3c3a62d0_0 .net "imm_ext_EX", 31 0, v0x571d3c1ad290_0;  1 drivers
v0x571d3c3a6420_0 .net "instr_ID", 31 0, v0x571d3c1d3250_0;  1 drivers
v0x571d3c3a64e0_0 .net "mem_write_EX", 0 0, v0x571d3c1ad3f0_0;  1 drivers
v0x571d3c3a6580_0 .net "mem_write_M", 0 0, v0x571d3c134970_0;  1 drivers
v0x571d3c3a6620_0 .net "o_branch_EX", 0 0, v0x571d3c1a7fd0_0;  alias, 1 drivers
v0x571d3c3a66c0_0 .net "o_data_addr_M", 31 0, L_0x571d3c3dfe10;  alias, 1 drivers
v0x571d3c3a6780_0 .net "o_funct3", 2 0, L_0x571d3c3c8860;  alias, 1 drivers
v0x571d3c3a68d0_0 .net "o_funct_7_5", 0 0, L_0x571d3c3c8900;  alias, 1 drivers
v0x571d3c3a6a00_0 .net "o_jump_EX", 0 0, v0x571d3c1ad350_0;  alias, 1 drivers
v0x571d3c3a6aa0_0 .net "o_mem_write_M", 0 0, L_0x571d3c3dfef0;  alias, 1 drivers
v0x571d3c3a6b60_0 .net "o_op", 4 0, L_0x571d3c3c87c0;  alias, 1 drivers
v0x571d3c3a6c20_0 .net "o_pc_IF", 31 0, v0x571d3c3a3830_0;  alias, 1 drivers
v0x571d3c3a6ce0_0 .net "o_write_data_M", 31 0, L_0x571d3c3dfe80;  alias, 1 drivers
v0x571d3c3a6dc0_0 .net "o_zero", 0 0, v0x571d3c3a05b0_0;  alias, 1 drivers
v0x571d3c3a6e60_0 .net "pc_EX", 31 0, v0x571d3c1ad490_0;  1 drivers
v0x571d3c3a6f20_0 .net "pc_ID", 31 0, v0x571d3c1d3310_0;  1 drivers
v0x571d3c3a6fe0_0 .net "pc_plus4_WB", 31 0, v0x571d3c2069d0_0;  1 drivers
v0x571d3c3a70a0_0 .net "pc_target_EX", 31 0, L_0x571d3c3c8bc0;  1 drivers
v0x571d3c3a7160_0 .net "pc_target_M", 31 0, v0x571d3c159440_0;  1 drivers
v0x571d3c3a7270_0 .net "pc_target_WB", 31 0, v0x571d3c206ab0_0;  1 drivers
v0x571d3c3a7330_0 .net "pcplus4_EX", 31 0, v0x571d3c1ad530_0;  1 drivers
v0x571d3c3a7420_0 .net "pcplus4_ID", 31 0, v0x571d3c1d3400_0;  1 drivers
v0x571d3c3a7530_0 .net "pcplus4_IF", 31 0, L_0x571d3c3c86b0;  1 drivers
v0x571d3c3a75f0_0 .net "pcplus4_M", 31 0, v0x571d3c134a30_0;  1 drivers
v0x571d3c3a7700_0 .net "rd_EX", 3 0, v0x571d3c1ad620_0;  1 drivers
v0x571d3c3a77c0_0 .net "rd_ID", 3 0, L_0x571d3c3c89a0;  1 drivers
v0x571d3c3a78d0_0 .net "rd_M", 3 0, v0x571d3c159520_0;  1 drivers
v0x571d3c3a7990_0 .net "rd_WB", 3 0, v0x571d3c206b90_0;  1 drivers
v0x571d3c3a7ae0_0 .net "read_data_WB", 31 0, v0x571d3c206c50_0;  1 drivers
v0x571d3c3a7ba0_0 .net "reg_write_EX", 0 0, v0x571d3c1b6110_0;  1 drivers
v0x571d3c3a7c90_0 .net "reg_write_M", 0 0, v0x571d3c159600_0;  1 drivers
v0x571d3c3a7d30_0 .net "reg_write_WB", 0 0, v0x571d3c1df800_0;  1 drivers
v0x571d3c3a7e60_0 .net "result_WB", 31 0, v0x571d3c3a4d30_0;  1 drivers
v0x571d3c3a7f20_0 .net "result_src_EX", 1 0, v0x571d3c1b61b0_0;  1 drivers
v0x571d3c3a7fe0_0 .net "result_src_M", 1 0, v0x571d3c1596c0_0;  1 drivers
v0x571d3c3a80a0_0 .net "result_src_WB", 1 0, v0x571d3c1df8d0_0;  1 drivers
v0x571d3c3a81b0_0 .net "rs1Addr_EX", 3 0, v0x571d3c1b62a0_0;  1 drivers
v0x571d3c3a82c0_0 .net "rs1Addr_ID", 3 0, L_0x571d3c3c8a40;  1 drivers
v0x571d3c3a8380_0 .net "rs1_EX", 31 0, v0x571d3c1b6360_0;  1 drivers
v0x571d3c3a8440_0 .net "rs1_ID", 31 0, v0x571d3c37b2b0_0;  1 drivers
v0x571d3c3a8500_0 .net "rs2Addr_EX", 3 0, v0x571d3c1b6420_0;  1 drivers
v0x571d3c3a8610_0 .net "rs2Addr_ID", 3 0, L_0x571d3c3c8b20;  1 drivers
v0x571d3c3a86d0_0 .net "rs2_EX", 31 0, v0x571d3c1b6510_0;  1 drivers
v0x571d3c3a8790_0 .net "rs2_ID", 31 0, v0x571d3c37b370_0;  1 drivers
v0x571d3c3a8850_0 .net "rst", 0 0, o0x7a328eac14a8;  alias, 0 drivers
v0x571d3c3a8980_0 .net "stall_ID", 0 0, L_0x571d3c3e0760;  1 drivers
v0x571d3c3a8a20_0 .net "stall_IF", 0 0, L_0x571d3c3e0660;  1 drivers
v0x571d3c3a8ac0_0 .net "write_data_EX", 31 0, v0x571d3c37d290_0;  1 drivers
v0x571d3c3a8c10_0 .net "write_data_M", 31 0, v0x571d3c1597a0_0;  1 drivers
S_0x571d3c2d49a0 .scope module, "U_EX_MEM" "ex_mem" 8 241, 9 21 0, S_0x571d3c2d4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_EX";
    .port_info 2 /INPUT 32 "i_write_data_EX";
    .port_info 3 /INPUT 32 "i_pc_plus4_EX";
    .port_info 4 /INPUT 4 "i_rd_EX";
    .port_info 5 /INPUT 1 "i_reg_write_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 1 "i_mem_write_EX";
    .port_info 8 /INPUT 32 "i_pc_target_EX";
    .port_info 9 /OUTPUT 32 "o_alu_result_M";
    .port_info 10 /OUTPUT 32 "o_write_data_M";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_M";
    .port_info 12 /OUTPUT 4 "o_rd_M";
    .port_info 13 /OUTPUT 1 "o_reg_write_M";
    .port_info 14 /OUTPUT 2 "o_result_src_M";
    .port_info 15 /OUTPUT 1 "o_mem_write_M";
    .port_info 16 /OUTPUT 32 "o_pc_target_M";
P_0x571d3c17e1d0 .param/l "DATA_WIDTH" 0 9 21, +C4<00000000000000000000000000100000>;
P_0x571d3c17e210 .param/l "REG_WIDTH" 0 9 22, +C4<00000000000000000000000000000100>;
v0x571d3c2f54e0_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c2f5580_0 .net "i_alu_result_EX", 31 0, v0x571d3c3a04f0_0;  alias, 1 drivers
v0x571d3c2f25f0_0 .net "i_mem_write_EX", 0 0, v0x571d3c1ad3f0_0;  alias, 1 drivers
v0x571d3c2f26c0_0 .net "i_pc_plus4_EX", 31 0, v0x571d3c1ad530_0;  alias, 1 drivers
v0x571d3c2ef7d0_0 .net "i_pc_target_EX", 31 0, L_0x571d3c3c8bc0;  alias, 1 drivers
v0x571d3c2ef8b0_0 .net "i_rd_EX", 3 0, v0x571d3c1ad620_0;  alias, 1 drivers
v0x571d3c2ec9b0_0 .net "i_reg_write_EX", 0 0, v0x571d3c1b6110_0;  alias, 1 drivers
v0x571d3c2eca70_0 .net "i_result_src_EX", 1 0, v0x571d3c1b61b0_0;  alias, 1 drivers
v0x571d3c1347b0_0 .net "i_write_data_EX", 31 0, v0x571d3c37d290_0;  alias, 1 drivers
v0x571d3c134890_0 .var "o_alu_result_M", 31 0;
v0x571d3c134970_0 .var "o_mem_write_M", 0 0;
v0x571d3c134a30_0 .var "o_pc_plus4_M", 31 0;
v0x571d3c159440_0 .var "o_pc_target_M", 31 0;
v0x571d3c159520_0 .var "o_rd_M", 3 0;
v0x571d3c159600_0 .var "o_reg_write_M", 0 0;
v0x571d3c1596c0_0 .var "o_result_src_M", 1 0;
v0x571d3c1597a0_0 .var "o_write_data_M", 31 0;
E_0x571d3c130d70 .event posedge, v0x571d3c2f54e0_0;
S_0x571d3c16f1a0 .scope module, "U_HAZARD_UNIT" "hazard_unit" 8 295, 10 21 0, S_0x571d3c2d4600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_rs1Addr_ID";
    .port_info 1 /INPUT 4 "i_rs2Addr_ID";
    .port_info 2 /INPUT 4 "i_rdAddr_EX";
    .port_info 3 /INPUT 4 "i_rs1Addr_EX";
    .port_info 4 /INPUT 4 "i_rs2Addr_EX";
    .port_info 5 /INPUT 1 "i_pcSrc_EX";
    .port_info 6 /INPUT 2 "i_result_src_EX";
    .port_info 7 /INPUT 4 "i_rdAddr_M";
    .port_info 8 /INPUT 1 "i_reg_write_M";
    .port_info 9 /INPUT 4 "i_rdAddr_WB";
    .port_info 10 /INPUT 1 "i_reg_write_WB";
    .port_info 11 /OUTPUT 1 "o_stall_IF";
    .port_info 12 /OUTPUT 1 "o_stall_ID";
    .port_info 13 /OUTPUT 1 "o_flush_EX";
    .port_info 14 /OUTPUT 1 "o_flush_ID";
    .port_info 15 /OUTPUT 2 "o_forward_rs1_EX";
    .port_info 16 /OUTPUT 2 "o_forward_rs2_EX";
P_0x571d3c16f350 .param/l "REG_WIDTH" 0 10 21, +C4<00000000000000000000000000000100>;
L_0x571d3c3e0360 .functor OR 2, L_0x571d3c3e0090, L_0x571d3c3e0220, C4<00>, C4<00>;
L_0x571d3c3e0470 .functor AND 2, v0x571d3c1b61b0_0, L_0x571d3c3e0360, C4<11>, C4<11>;
L_0x571d3c3e0660 .functor BUFZ 1, L_0x571d3c3e0570, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e0760 .functor BUFZ 1, L_0x571d3c3e0570, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e07d0 .functor BUFZ 1, L_0x571d3c3c8500, C4<0>, C4<0>, C4<0>;
L_0x571d3c3e0840 .functor OR 1, L_0x571d3c3e0570, L_0x571d3c3c8500, C4<0>, C4<0>;
v0x571d3c16f450_0 .net *"_ivl_0", 0 0, L_0x571d3c3dff60;  1 drivers
L_0x7a328ea750b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c16f530_0 .net *"_ivl_11", 0 0, L_0x7a328ea750b8;  1 drivers
v0x571d3c1758e0_0 .net *"_ivl_12", 1 0, L_0x571d3c3e0360;  1 drivers
v0x571d3c1759d0_0 .net *"_ivl_14", 1 0, L_0x571d3c3e0470;  1 drivers
v0x571d3c175ab0_0 .net *"_ivl_2", 1 0, L_0x571d3c3e0090;  1 drivers
L_0x7a328ea75070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x571d3c175b90_0 .net *"_ivl_5", 0 0, L_0x7a328ea75070;  1 drivers
v0x571d3c175c70_0 .net *"_ivl_6", 0 0, L_0x571d3c3e0180;  1 drivers
v0x571d3c17b740_0 .net *"_ivl_8", 1 0, L_0x571d3c3e0220;  1 drivers
v0x571d3c17b820_0 .net "i_pcSrc_EX", 0 0, L_0x571d3c3c8500;  alias, 1 drivers
v0x571d3c17b8c0_0 .net "i_rdAddr_EX", 3 0, v0x571d3c1ad620_0;  alias, 1 drivers
v0x571d3c17b990_0 .net "i_rdAddr_M", 3 0, v0x571d3c159520_0;  alias, 1 drivers
v0x571d3c17ba60_0 .net "i_rdAddr_WB", 3 0, v0x571d3c206b90_0;  alias, 1 drivers
v0x571d3c17bb20_0 .net "i_reg_write_M", 0 0, v0x571d3c159600_0;  alias, 1 drivers
v0x571d3c17d310_0 .net "i_reg_write_WB", 0 0, v0x571d3c1df800_0;  alias, 1 drivers
v0x571d3c17d3b0_0 .net "i_result_src_EX", 1 0, v0x571d3c1b61b0_0;  alias, 1 drivers
v0x571d3c17d4a0_0 .net "i_rs1Addr_EX", 3 0, v0x571d3c1b62a0_0;  alias, 1 drivers
v0x571d3c17d560_0 .net "i_rs1Addr_ID", 3 0, L_0x571d3c3c8a40;  alias, 1 drivers
v0x571d3c185ef0_0 .net "i_rs2Addr_EX", 3 0, v0x571d3c1b6420_0;  alias, 1 drivers
v0x571d3c185fd0_0 .net "i_rs2Addr_ID", 3 0, L_0x571d3c3c8b20;  alias, 1 drivers
v0x571d3c1860b0_0 .net "load_hazard_detect", 0 0, L_0x571d3c3e0570;  1 drivers
v0x571d3c186170_0 .net "o_flush_EX", 0 0, L_0x571d3c3e0840;  alias, 1 drivers
v0x571d3c186230_0 .net "o_flush_ID", 0 0, L_0x571d3c3e07d0;  alias, 1 drivers
v0x571d3c1862f0_0 .var "o_forward_rs1_EX", 1 0;
v0x571d3c193300_0 .var "o_forward_rs2_EX", 1 0;
v0x571d3c1933e0_0 .net "o_stall_ID", 0 0, L_0x571d3c3e0760;  alias, 1 drivers
v0x571d3c1934a0_0 .net "o_stall_IF", 0 0, L_0x571d3c3e0660;  alias, 1 drivers
E_0x571d3c11b110/0 .event edge, v0x571d3c185ef0_0, v0x571d3c159520_0, v0x571d3c159600_0, v0x571d3c17ba60_0;
E_0x571d3c11b110/1 .event edge, v0x571d3c17d310_0;
E_0x571d3c11b110 .event/or E_0x571d3c11b110/0, E_0x571d3c11b110/1;
E_0x571d3c3780a0/0 .event edge, v0x571d3c17d4a0_0, v0x571d3c159520_0, v0x571d3c159600_0, v0x571d3c17ba60_0;
E_0x571d3c3780a0/1 .event edge, v0x571d3c17d310_0;
E_0x571d3c3780a0 .event/or E_0x571d3c3780a0/0, E_0x571d3c3780a0/1;
L_0x571d3c3dff60 .cmp/eq 4, L_0x571d3c3c8a40, v0x571d3c1ad620_0;
L_0x571d3c3e0090 .concat [ 1 1 0 0], L_0x571d3c3dff60, L_0x7a328ea75070;
L_0x571d3c3e0180 .cmp/eq 4, L_0x571d3c3c8b20, v0x571d3c1ad620_0;
L_0x571d3c3e0220 .concat [ 1 1 0 0], L_0x571d3c3e0180, L_0x7a328ea750b8;
L_0x571d3c3e0570 .part L_0x571d3c3e0470, 0, 1;
S_0x571d3c197be0 .scope module, "U_ID_EX" "id_ex" 8 187, 11 21 0, S_0x571d3c2d4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "i_rd_ID";
    .port_info 2 /INPUT 32 "i_rs1_ID";
    .port_info 3 /INPUT 32 "i_rs2_ID";
    .port_info 4 /INPUT 32 "i_imm_ex_ID";
    .port_info 5 /INPUT 4 "i_rs1Addr_ID";
    .port_info 6 /INPUT 4 "i_rs2Addr_ID";
    .port_info 7 /INPUT 32 "i_pc_ID";
    .port_info 8 /INPUT 32 "i_pc_plus4_ID";
    .port_info 9 /INPUT 1 "i_jump_ID";
    .port_info 10 /INPUT 1 "i_branch_ID";
    .port_info 11 /INPUT 1 "i_reg_write_ID";
    .port_info 12 /INPUT 2 "i_result_src_ID";
    .port_info 13 /INPUT 1 "i_mem_write_ID";
    .port_info 14 /INPUT 5 "i_alu_ctrl_ID";
    .port_info 15 /INPUT 1 "i_alu_src_ID";
    .port_info 16 /INPUT 1 "i_clear";
    .port_info 17 /OUTPUT 4 "o_rd_EX";
    .port_info 18 /OUTPUT 32 "o_rs1_EX";
    .port_info 19 /OUTPUT 32 "o_rs2_EX";
    .port_info 20 /OUTPUT 32 "o_imm_ex_EX";
    .port_info 21 /OUTPUT 4 "o_rs1Addr_EX";
    .port_info 22 /OUTPUT 4 "o_rs2Addr_EX";
    .port_info 23 /OUTPUT 32 "o_pc_EX";
    .port_info 24 /OUTPUT 32 "o_pc_plus4_EX";
    .port_info 25 /OUTPUT 1 "o_jump_EX";
    .port_info 26 /OUTPUT 1 "o_branch_EX";
    .port_info 27 /OUTPUT 1 "o_reg_write_EX";
    .port_info 28 /OUTPUT 2 "o_result_src_EX";
    .port_info 29 /OUTPUT 1 "o_mem_write_EX";
    .port_info 30 /OUTPUT 5 "o_alu_ctrl_EX";
    .port_info 31 /OUTPUT 1 "o_alu_src_EX";
P_0x571d3c14d0d0 .param/l "DATA_WIDTH" 0 11 21, +C4<00000000000000000000000000100000>;
P_0x571d3c14d110 .param/l "REG_WIDTH" 0 11 22, +C4<00000000000000000000000000000100>;
v0x571d3c19d540_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c19d610_0 .net "i_alu_ctrl_ID", 4 0, L_0x571d3c3c8110;  alias, 1 drivers
v0x571d3c197f60_0 .net "i_alu_src_ID", 0 0, L_0x571d3c3be950;  alias, 1 drivers
v0x571d3c1a32d0_0 .net "i_branch_ID", 0 0, L_0x571d3c3bb5f0;  alias, 1 drivers
v0x571d3c1a3370_0 .net "i_clear", 0 0, L_0x571d3c3e0840;  alias, 1 drivers
v0x571d3c1a3460_0 .net "i_imm_ex_ID", 31 0, v0x571d3c1f1240_0;  alias, 1 drivers
v0x571d3c1a3500_0 .net "i_jump_ID", 0 0, L_0x571d3c3bb320;  alias, 1 drivers
v0x571d3c1a35f0_0 .net "i_mem_write_ID", 0 0, L_0x571d3c3bd0e0;  alias, 1 drivers
v0x571d3c1a36e0_0 .net "i_pc_ID", 31 0, v0x571d3c1d3310_0;  alias, 1 drivers
v0x571d3c1a4fb0_0 .net "i_pc_plus4_ID", 31 0, v0x571d3c1d3400_0;  alias, 1 drivers
v0x571d3c1a5070_0 .net "i_rd_ID", 3 0, L_0x571d3c3c89a0;  alias, 1 drivers
v0x571d3c1a5150_0 .net "i_reg_write_ID", 0 0, L_0x571d3c3bc800;  alias, 1 drivers
v0x571d3c1a51f0_0 .net "i_result_src_ID", 1 0, L_0x571d3c3bd270;  alias, 1 drivers
v0x571d3c1a5300_0 .net "i_rs1Addr_ID", 3 0, L_0x571d3c3c8a40;  alias, 1 drivers
v0x571d3c1a53c0_0 .net "i_rs1_ID", 31 0, v0x571d3c37b2b0_0;  alias, 1 drivers
v0x571d3c1a7bc0_0 .net "i_rs2Addr_ID", 3 0, L_0x571d3c3c8b20;  alias, 1 drivers
v0x571d3c1a7c60_0 .net "i_rs2_ID", 31 0, v0x571d3c37b370_0;  alias, 1 drivers
v0x571d3c1a7e30_0 .var "o_alu_ctrl_EX", 4 0;
v0x571d3c1a7f10_0 .var "o_alu_src_EX", 0 0;
v0x571d3c1a7fd0_0 .var "o_branch_EX", 0 0;
v0x571d3c1ad290_0 .var "o_imm_ex_EX", 31 0;
v0x571d3c1ad350_0 .var "o_jump_EX", 0 0;
v0x571d3c1ad3f0_0 .var "o_mem_write_EX", 0 0;
v0x571d3c1ad490_0 .var "o_pc_EX", 31 0;
v0x571d3c1ad530_0 .var "o_pc_plus4_EX", 31 0;
v0x571d3c1ad620_0 .var "o_rd_EX", 3 0;
v0x571d3c1b6110_0 .var "o_reg_write_EX", 0 0;
v0x571d3c1b61b0_0 .var "o_result_src_EX", 1 0;
v0x571d3c1b62a0_0 .var "o_rs1Addr_EX", 3 0;
v0x571d3c1b6360_0 .var "o_rs1_EX", 31 0;
v0x571d3c1b6420_0 .var "o_rs2Addr_EX", 3 0;
v0x571d3c1b6510_0 .var "o_rs2_EX", 31 0;
S_0x571d3c1c60b0 .scope module, "U_IF_ID" "if_id" 8 154, 12 21 0, S_0x571d3c2d4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_flush_ID";
    .port_info 2 /INPUT 1 "i_stall_ID";
    .port_info 3 /INPUT 32 "i_pc_IF";
    .port_info 4 /OUTPUT 32 "o_pc_ID";
    .port_info 5 /INPUT 32 "i_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pcplus4_ID";
    .port_info 7 /INPUT 32 "i_instr_IF";
    .port_info 8 /OUTPUT 32 "o_instr_ID";
P_0x571d3c32f090 .param/l "DATA_WIDTH" 0 12 21, +C4<00000000000000000000000000100000>;
P_0x571d3c32f0d0 .param/l "REG_WIDTH" 0 12 22, +C4<00000000000000000000000000000100>;
v0x571d3c1c64c0_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c1cc8d0_0 .net "i_flush_ID", 0 0, L_0x571d3c3e07d0;  alias, 1 drivers
v0x571d3c1cc990_0 .net "i_instr_IF", 31 0, L_0x571d3c3e19e0;  alias, 1 drivers
v0x571d3c1cca60_0 .net "i_pc_IF", 31 0, v0x571d3c3a3830_0;  alias, 1 drivers
v0x571d3c1ccb20_0 .net "i_pcplus4_IF", 31 0, L_0x571d3c3c86b0;  alias, 1 drivers
v0x571d3c1ccc50_0 .net "i_stall_ID", 0 0, L_0x571d3c3e0760;  alias, 1 drivers
v0x571d3c1d3250_0 .var "o_instr_ID", 31 0;
v0x571d3c1d3310_0 .var "o_pc_ID", 31 0;
v0x571d3c1d3400_0 .var "o_pcplus4_ID", 31 0;
S_0x571d3c1d9860 .scope module, "U_MEM_WB" "mem_wb" 8 267, 13 21 0, S_0x571d3c2d4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_alu_result_M";
    .port_info 2 /INPUT 32 "i_read_data_M";
    .port_info 3 /INPUT 32 "i_pc_target_M";
    .port_info 4 /INPUT 32 "i_pc_plus4_M";
    .port_info 5 /INPUT 4 "i_rd_M";
    .port_info 6 /INPUT 1 "i_reg_write_M";
    .port_info 7 /INPUT 2 "i_result_src_M";
    .port_info 8 /OUTPUT 32 "o_alu_result_WB";
    .port_info 9 /OUTPUT 32 "o_read_data_WB";
    .port_info 10 /OUTPUT 32 "o_pc_target_WB";
    .port_info 11 /OUTPUT 32 "o_pc_plus4_WB";
    .port_info 12 /OUTPUT 4 "o_rd_WB";
    .port_info 13 /OUTPUT 1 "o_reg_write_WB";
    .port_info 14 /OUTPUT 2 "o_result_src_WB";
P_0x571d3c30c6b0 .param/l "DATA_WIDTH" 0 13 21, +C4<00000000000000000000000000100000>;
P_0x571d3c30c6f0 .param/l "REG_WIDTH" 0 13 22, +C4<00000000000000000000000000000100>;
v0x571d3c1d9c30_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c1d35d0_0 .net "i_alu_result_M", 31 0, v0x571d3c134890_0;  alias, 1 drivers
v0x571d3c1dbe60_0 .net "i_pc_plus4_M", 31 0, v0x571d3c134a30_0;  alias, 1 drivers
v0x571d3c1dbf60_0 .net "i_pc_target_M", 31 0, v0x571d3c159440_0;  alias, 1 drivers
v0x571d3c1dc030_0 .net "i_rd_M", 3 0, v0x571d3c159520_0;  alias, 1 drivers
v0x571d3c1dc170_0 .net "i_read_data_M", 31 0, L_0x571d3c3e3560;  alias, 1 drivers
v0x571d3c1dc230_0 .net "i_reg_write_M", 0 0, v0x571d3c159600_0;  alias, 1 drivers
v0x571d3c206850_0 .net "i_result_src_M", 1 0, v0x571d3c1596c0_0;  alias, 1 drivers
v0x571d3c206910_0 .var "o_alu_result_WB", 31 0;
v0x571d3c2069d0_0 .var "o_pc_plus4_WB", 31 0;
v0x571d3c206ab0_0 .var "o_pc_target_WB", 31 0;
v0x571d3c206b90_0 .var "o_rd_WB", 3 0;
v0x571d3c206c50_0 .var "o_read_data_WB", 31 0;
v0x571d3c1df800_0 .var "o_reg_write_WB", 0 0;
v0x571d3c1df8d0_0 .var "o_result_src_WB", 1 0;
S_0x571d3c1e9750 .scope module, "U_STAGE_DECODE" "stage_decode" 8 167, 14 24 0, S_0x571d3c2d4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 32 "i_instr_ID";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 1 "i_write_en_WB";
    .port_info 6 /INPUT 3 "i_imm_src_ID";
    .port_info 7 /OUTPUT 5 "o_op";
    .port_info 8 /OUTPUT 3 "o_funct3";
    .port_info 9 /OUTPUT 1 "o_funct_7_5";
    .port_info 10 /OUTPUT 4 "o_rd_ID";
    .port_info 11 /OUTPUT 32 "o_rs1_ID";
    .port_info 12 /OUTPUT 32 "o_rs2_ID";
    .port_info 13 /OUTPUT 4 "o_rs1Addr_ID";
    .port_info 14 /OUTPUT 4 "o_rs2Addr_ID";
    .port_info 15 /OUTPUT 32 "o_imm_ex_ID";
v0x571d3c37b640_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c37b700_0 .net "i_data_WB", 31 0, v0x571d3c3a4d30_0;  alias, 1 drivers
v0x571d3c37b7c0_0 .net "i_imm_src_ID", 2 0, L_0x571d3c3bfae0;  alias, 1 drivers
v0x571d3c37b860_0 .net "i_instr_ID", 31 0, v0x571d3c1d3250_0;  alias, 1 drivers
v0x571d3c37b920_0 .net "i_rd_WB", 3 0, v0x571d3c206b90_0;  alias, 1 drivers
v0x571d3c37ba30_0 .net "i_rst_ID", 0 0, o0x7a328eac14a8;  alias, 0 drivers
v0x571d3c37bad0_0 .net "i_write_en_WB", 0 0, v0x571d3c1df800_0;  alias, 1 drivers
v0x571d3c37bb70_0 .net "o_funct3", 2 0, L_0x571d3c3c8860;  alias, 1 drivers
v0x571d3c37bc10_0 .net "o_funct_7_5", 0 0, L_0x571d3c3c8900;  alias, 1 drivers
v0x571d3c37bd40_0 .net "o_imm_ex_ID", 31 0, v0x571d3c1f1240_0;  alias, 1 drivers
v0x571d3c37be00_0 .net "o_op", 4 0, L_0x571d3c3c87c0;  alias, 1 drivers
v0x571d3c37bf10_0 .net "o_rd_ID", 3 0, L_0x571d3c3c89a0;  alias, 1 drivers
v0x571d3c37bfd0_0 .net "o_rs1Addr_ID", 3 0, L_0x571d3c3c8a40;  alias, 1 drivers
v0x571d3c37c0c0_0 .net "o_rs1_ID", 31 0, v0x571d3c37b2b0_0;  alias, 1 drivers
v0x571d3c37c1d0_0 .net "o_rs2Addr_ID", 3 0, L_0x571d3c3c8b20;  alias, 1 drivers
v0x571d3c37c2e0_0 .net "o_rs2_ID", 31 0, v0x571d3c37b370_0;  alias, 1 drivers
L_0x571d3c3c8720 .part v0x571d3c1d3250_0, 7, 25;
L_0x571d3c3c87c0 .part v0x571d3c1d3250_0, 2, 5;
L_0x571d3c3c8860 .part v0x571d3c1d3250_0, 12, 3;
L_0x571d3c3c8900 .part v0x571d3c1d3250_0, 30, 1;
L_0x571d3c3c89a0 .part v0x571d3c1d3250_0, 7, 4;
L_0x571d3c3c8a40 .part v0x571d3c1d3250_0, 15, 4;
L_0x571d3c3c8b20 .part v0x571d3c1d3250_0, 20, 4;
S_0x571d3c1e9a70 .scope module, "U_EXTEND_UNIT" "extend_unit" 14 76, 15 24 0, S_0x571d3c1e9750;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "i_imm_ID";
    .port_info 1 /INPUT 3 "i_imm_src_ID";
    .port_info 2 /OUTPUT 32 "o_imm_ex_ID";
v0x571d3c1f1030_0 .net "i_imm_ID", 24 0, L_0x571d3c3c8720;  1 drivers
v0x571d3c1f1130_0 .net "i_imm_src_ID", 2 0, L_0x571d3c3bfae0;  alias, 1 drivers
v0x571d3c1f1240_0 .var "o_imm_ex_ID", 31 0;
E_0x571d3c17bbc0 .event edge, v0x571d3c1f1030_0, v0x571d3c317f70_0;
S_0x571d3c1f1340 .scope module, "U_REGISTER_FILE" "register_file" 14 86, 16 21 0, S_0x571d3c1e9750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i_rst_ID";
    .port_info 2 /INPUT 1 "i_write_en_WB";
    .port_info 3 /INPUT 32 "i_data_WB";
    .port_info 4 /INPUT 4 "i_rd_WB";
    .port_info 5 /INPUT 32 "i_instr_ID";
    .port_info 6 /OUTPUT 32 "o_rs1_ID";
    .port_info 7 /OUTPUT 32 "o_rs2_ID";
P_0x571d3c0f6d40 .param/l "DATA_WIDTH" 0 16 22, +C4<00000000000000000000000000100000>;
P_0x571d3c0f6d80 .param/l "INDEX_WIDTH" 0 16 24, +C4<00000000000000000000000000000100>;
P_0x571d3c0f6dc0 .param/l "NUM_REGS" 0 16 23, +C4<00000000000000000000000000010000>;
v0x571d3c37add0_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c37ae70_0 .net "i_data_WB", 31 0, v0x571d3c3a4d30_0;  alias, 1 drivers
v0x571d3c37af10_0 .net "i_instr_ID", 31 0, v0x571d3c1d3250_0;  alias, 1 drivers
v0x571d3c37b010_0 .net "i_rd_WB", 3 0, v0x571d3c206b90_0;  alias, 1 drivers
v0x571d3c37b0b0_0 .net "i_rst_ID", 0 0, o0x7a328eac14a8;  alias, 0 drivers
v0x571d3c37b1c0_0 .net "i_write_en_WB", 0 0, v0x571d3c1df800_0;  alias, 1 drivers
v0x571d3c37b2b0_0 .var "o_rs1_ID", 31 0;
v0x571d3c37b370_0 .var "o_rs2_ID", 31 0;
v0x571d3c37b410 .array "registers", 0 15, 31 0;
E_0x571d3c2a2290 .event negedge, v0x571d3c2f54e0_0;
S_0x571d3c37aba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 16 61, 16 61 0, S_0x571d3c1f1340;
 .timescale 0 0;
v0x571d3c37ad30_0 .var/i "i", 31 0;
S_0x571d3c37c680 .scope module, "U_STAGE_EXECUTE" "stage_execute" 8 223, 17 21 0, S_0x571d3c2d4600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_rd1_EX";
    .port_info 1 /INPUT 32 "i_rd2_EX";
    .port_info 2 /INPUT 32 "i_pc_EX";
    .port_info 3 /INPUT 32 "i_imm_ext_EX";
    .port_info 4 /INPUT 1 "i_alu_src_EX";
    .port_info 5 /INPUT 32 "i_result_WB";
    .port_info 6 /INPUT 32 "i_alu_result_M";
    .port_info 7 /INPUT 2 "i_forward_rs1_EX";
    .port_info 8 /INPUT 2 "i_forward_rs2_EX";
    .port_info 9 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 10 /OUTPUT 1 "o_equal_EX";
    .port_info 11 /OUTPUT 32 "o_alu_result_EX";
    .port_info 12 /OUTPUT 32 "o_write_data_EX";
    .port_info 13 /OUTPUT 32 "o_pc_target_EX";
P_0x571d3c326630 .param/l "DATA_WIDTH" 0 17 21, +C4<00000000000000000000000000100000>;
P_0x571d3c326670 .param/l "REG_WIDTH" 0 17 22, +C4<00000000000000000000000000000100>;
v0x571d3c3a1f40_0 .net "i_alu_ctrl_EX", 4 0, v0x571d3c1a7e30_0;  alias, 1 drivers
v0x571d3c3a2050_0 .net "i_alu_result_M", 31 0, v0x571d3c134890_0;  alias, 1 drivers
v0x571d3c3a2110_0 .net "i_alu_src_EX", 0 0, v0x571d3c1a7f10_0;  alias, 1 drivers
v0x571d3c3a21b0_0 .net "i_forward_rs1_EX", 1 0, v0x571d3c1862f0_0;  alias, 1 drivers
v0x571d3c3a22a0_0 .net "i_forward_rs2_EX", 1 0, v0x571d3c193300_0;  alias, 1 drivers
v0x571d3c3a2400_0 .net "i_imm_ext_EX", 31 0, v0x571d3c1ad290_0;  alias, 1 drivers
v0x571d3c3a24c0_0 .net "i_pc_EX", 31 0, v0x571d3c1ad490_0;  alias, 1 drivers
v0x571d3c3a25d0_0 .net "i_rd1_EX", 31 0, v0x571d3c1b6360_0;  alias, 1 drivers
v0x571d3c3a26e0_0 .net "i_rd2_EX", 31 0, v0x571d3c1b6510_0;  alias, 1 drivers
v0x571d3c3a2830_0 .net "i_result_WB", 31 0, v0x571d3c3a4d30_0;  alias, 1 drivers
v0x571d3c3a2980_0 .net "o_alu_result_EX", 31 0, v0x571d3c3a04f0_0;  alias, 1 drivers
v0x571d3c3a2a40_0 .net "o_equal_EX", 0 0, v0x571d3c3a05b0_0;  alias, 1 drivers
v0x571d3c3a2b30_0 .net "o_pc_target_EX", 31 0, L_0x571d3c3c8bc0;  alias, 1 drivers
v0x571d3c3a2c40_0 .net "o_write_data_EX", 31 0, v0x571d3c37d290_0;  alias, 1 drivers
v0x571d3c3a2d00_0 .net "srcA_EX", 31 0, v0x571d3c3a1710_0;  1 drivers
v0x571d3c3a2dc0_0 .net "srcB_EX", 31 0, L_0x571d3c3dfc50;  1 drivers
S_0x571d3c37caf0 .scope module, "U2_MUX_4X1" "mux_4x1" 17 96, 18 20 0, S_0x571d3c37c680;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x571d3c37cde0_0 .net "i_a", 31 0, v0x571d3c1b6510_0;  alias, 1 drivers
v0x571d3c37cec0_0 .net "i_b", 31 0, v0x571d3c3a4d30_0;  alias, 1 drivers
v0x571d3c37cfb0_0 .net "i_c", 31 0, v0x571d3c134890_0;  alias, 1 drivers
o0x7a328eac1958 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x571d3c37d0a0_0 .net "i_d", 31 0, o0x7a328eac1958;  0 drivers
v0x571d3c37d180_0 .net "i_sel", 1 0, v0x571d3c193300_0;  alias, 1 drivers
v0x571d3c37d290_0 .var "o_mux", 31 0;
E_0x571d3c379b40/0 .event edge, v0x571d3c193300_0, v0x571d3c1b6510_0, v0x571d3c37ae70_0, v0x571d3c134890_0;
E_0x571d3c379b40/1 .event edge, v0x571d3c37d0a0_0;
E_0x571d3c379b40 .event/or E_0x571d3c379b40/0, E_0x571d3c379b40/1;
S_0x571d3c37d410 .scope module, "U_ALU" "alu" 17 80, 19 20 0, S_0x571d3c37c680;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i_alu_ctrl_EX";
    .port_info 1 /INPUT 32 "i_rd1_EX";
    .port_info 2 /INPUT 32 "i_rd2_EX";
    .port_info 3 /OUTPUT 32 "o_alu_result_EX";
    .port_info 4 /OUTPUT 1 "o_equal_EX";
P_0x571d3c37d610 .param/l "ADD" 1 19 44, C4<00011>;
P_0x571d3c37d650 .param/l "AND" 1 19 41, C4<00000>;
P_0x571d3c37d690 .param/l "AUIPC" 1 19 58, C4<10001>;
P_0x571d3c37d6d0 .param/l "BEQ" 1 19 51, C4<01010>;
P_0x571d3c37d710 .param/l "BGE" 1 19 55, C4<01110>;
P_0x571d3c37d750 .param/l "BGEU" 1 19 56, C4<01111>;
P_0x571d3c37d790 .param/l "BLT" 1 19 53, C4<01100>;
P_0x571d3c37d7d0 .param/l "BLTU" 1 19 54, C4<01101>;
P_0x571d3c37d810 .param/l "BNE" 1 19 52, C4<01011>;
P_0x571d3c37d850 .param/l "EBREAK" 1 19 61, C4<10100>;
P_0x571d3c37d890 .param/l "ECALL" 1 19 60, C4<10011>;
P_0x571d3c37d8d0 .param/l "FENCE" 1 19 59, C4<10010>;
P_0x571d3c37d910 .param/l "LUI" 1 19 57, C4<10000>;
P_0x571d3c37d950 .param/l "OR" 1 19 42, C4<00001>;
P_0x571d3c37d990 .param/l "SLL" 1 19 46, C4<00101>;
P_0x571d3c37d9d0 .param/l "SLT" 1 19 48, C4<00111>;
P_0x571d3c37da10 .param/l "SLTU" 1 19 49, C4<01000>;
P_0x571d3c37da50 .param/l "SRA" 1 19 50, C4<01001>;
P_0x571d3c37da90 .param/l "SRL" 1 19 47, C4<00110>;
P_0x571d3c37dad0 .param/l "SUB" 1 19 45, C4<00100>;
P_0x571d3c37db10 .param/l "WIDTH" 0 19 21, +C4<00000000000000000000000000100000>;
P_0x571d3c37db50 .param/l "XOR" 1 19 43, C4<00010>;
L_0x571d3c3c8c60 .functor NOT 32, L_0x571d3c3dfc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x571d3c39ffb0_0 .net "adder_result", 31 0, L_0x571d3c3dfb40;  1 drivers
v0x571d3c3a0090_0 .var "cin", 0 0;
v0x571d3c3a0180_0 .net "i_alu_ctrl_EX", 4 0, v0x571d3c1a7e30_0;  alias, 1 drivers
v0x571d3c3a0250_0 .net "i_rd1_EX", 31 0, v0x571d3c3a1710_0;  alias, 1 drivers
v0x571d3c3a0320_0 .net "i_rd2_EX", 31 0, L_0x571d3c3dfc50;  alias, 1 drivers
v0x571d3c3a0410_0 .net "not_i_rd2_EX", 31 0, L_0x571d3c3c8c60;  1 drivers
v0x571d3c3a04f0_0 .var "o_alu_result_EX", 31 0;
v0x571d3c3a05b0_0 .var "o_equal_EX", 0 0;
v0x571d3c3a0680_0 .var "rd2_operand", 31 0;
E_0x571d3c378060/0 .event edge, v0x571d3c1a7e30_0, v0x571d3c39f9f0_0, v0x571d3c3a0320_0, v0x571d3c39fe20_0;
E_0x571d3c378060/1 .event edge, v0x571d3c3a0410_0;
E_0x571d3c378060 .event/or E_0x571d3c378060/0, E_0x571d3c378060/1;
S_0x571d3c37e5d0 .scope module, "U_ADDER" "adder" 19 80, 20 20 0, S_0x571d3c37d410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "sum";
P_0x571d3c37e7d0 .param/l "WIDTH" 0 20 21, +C4<00000000000000000000000000100000>;
L_0x571d3c3dfb40 .functor BUFZ 32, L_0x571d3c3de780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7a328eac72c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x571d3c39f8f0_0 name=_ivl_226
v0x571d3c39f9f0_0 .net "a", 31 0, v0x571d3c3a1710_0;  alias, 1 drivers
v0x571d3c39fad0_0 .net "b", 31 0, v0x571d3c3a0680_0;  1 drivers
v0x571d3c39fb90_0 .net "carry", 31 0, L_0x571d3c3f4a50;  1 drivers
v0x571d3c39fc70_0 .net "cin", 0 0, v0x571d3c3a0090_0;  1 drivers
v0x571d3c39fd60_0 .net "internal_sum", 31 0, L_0x571d3c3de780;  1 drivers
v0x571d3c39fe20_0 .net "sum", 31 0, L_0x571d3c3dfb40;  alias, 1 drivers
L_0x571d3c3c9100 .part v0x571d3c3a1710_0, 0, 1;
L_0x571d3c3c92c0 .part v0x571d3c3a0680_0, 0, 1;
L_0x571d3c3c9920 .part v0x571d3c3a1710_0, 1, 1;
L_0x571d3c3c9a50 .part v0x571d3c3a0680_0, 1, 1;
L_0x571d3c3c9b80 .part L_0x571d3c3f4a50, 0, 1;
L_0x571d3c3ca190 .part v0x571d3c3a1710_0, 2, 1;
L_0x571d3c3ca300 .part v0x571d3c3a0680_0, 2, 1;
L_0x571d3c3ca4c0 .part L_0x571d3c3f4a50, 1, 1;
L_0x571d3c3cab20 .part v0x571d3c3a1710_0, 3, 1;
L_0x571d3c3cac50 .part v0x571d3c3a0680_0, 3, 1;
L_0x571d3c3cade0 .part L_0x571d3c3f4a50, 2, 1;
L_0x571d3c3cb3a0 .part v0x571d3c3a1710_0, 4, 1;
L_0x571d3c3cb540 .part v0x571d3c3a0680_0, 4, 1;
L_0x571d3c3cb5e0 .part L_0x571d3c3f4a50, 3, 1;
L_0x571d3c3cbc40 .part v0x571d3c3a1710_0, 5, 1;
L_0x571d3c3cbd70 .part v0x571d3c3a0680_0, 5, 1;
L_0x571d3c3cbf30 .part L_0x571d3c3f4a50, 4, 1;
L_0x571d3c3cc540 .part v0x571d3c3a1710_0, 6, 1;
L_0x571d3c3cc710 .part v0x571d3c3a0680_0, 6, 1;
L_0x571d3c3cc7b0 .part L_0x571d3c3f4a50, 5, 1;
L_0x571d3c3cc670 .part v0x571d3c3a1710_0, 7, 1;
L_0x571d3c3cce70 .part v0x571d3c3a0680_0, 7, 1;
L_0x571d3c3cd060 .part L_0x571d3c3f4a50, 6, 1;
L_0x571d3c3cd670 .part v0x571d3c3a1710_0, 8, 1;
L_0x571d3c3cd870 .part v0x571d3c3a0680_0, 8, 1;
L_0x571d3c3cd9a0 .part L_0x571d3c3f4a50, 7, 1;
L_0x571d3c3ce1a0 .part v0x571d3c3a1710_0, 9, 1;
L_0x571d3c3ce240 .part v0x571d3c3a0680_0, 9, 1;
L_0x571d3c3ce460 .part L_0x571d3c3f4a50, 8, 1;
L_0x571d3c3cea70 .part v0x571d3c3a1710_0, 10, 1;
L_0x571d3c3ceca0 .part v0x571d3c3a0680_0, 10, 1;
L_0x571d3c3cedd0 .part L_0x571d3c3f4a50, 9, 1;
L_0x571d3c3cf4f0 .part v0x571d3c3a1710_0, 11, 1;
L_0x571d3c3cf620 .part v0x571d3c3a0680_0, 11, 1;
L_0x571d3c3cf870 .part L_0x571d3c3f4a50, 10, 1;
L_0x571d3c3cfe80 .part v0x571d3c3a1710_0, 12, 1;
L_0x571d3c3cf750 .part v0x571d3c3a0680_0, 12, 1;
L_0x571d3c3d0380 .part L_0x571d3c3f4a50, 11, 1;
L_0x571d3c3d0a90 .part v0x571d3c3a1710_0, 13, 1;
L_0x571d3c3d0bc0 .part v0x571d3c3a0680_0, 13, 1;
L_0x571d3c3d0e40 .part L_0x571d3c3f4a50, 12, 1;
L_0x571d3c3d14b0 .part v0x571d3c3a1710_0, 14, 1;
L_0x571d3c3d1740 .part v0x571d3c3a0680_0, 14, 1;
L_0x571d3c3d1a80 .part L_0x571d3c3f4a50, 13, 1;
L_0x571d3c3d2260 .part v0x571d3c3a1710_0, 15, 1;
L_0x571d3c3d2390 .part v0x571d3c3a0680_0, 15, 1;
L_0x571d3c3d2640 .part L_0x571d3c3f4a50, 14, 1;
L_0x571d3c3d2cb0 .part v0x571d3c3a1710_0, 16, 1;
L_0x571d3c3d2f70 .part v0x571d3c3a0680_0, 16, 1;
L_0x571d3c3d30a0 .part L_0x571d3c3f4a50, 15, 1;
L_0x571d3c3d3ac0 .part v0x571d3c3a1710_0, 17, 1;
L_0x571d3c3d3bf0 .part v0x571d3c3a0680_0, 17, 1;
L_0x571d3c3d3ed0 .part L_0x571d3c3f4a50, 16, 1;
L_0x571d3c3d4540 .part v0x571d3c3a1710_0, 18, 1;
L_0x571d3c3d4830 .part v0x571d3c3a0680_0, 18, 1;
L_0x571d3c3d4960 .part L_0x571d3c3f4a50, 17, 1;
L_0x571d3c3d51a0 .part v0x571d3c3a1710_0, 19, 1;
L_0x571d3c3d52d0 .part v0x571d3c3a0680_0, 19, 1;
L_0x571d3c3d55e0 .part L_0x571d3c3f4a50, 18, 1;
L_0x571d3c3d5c50 .part v0x571d3c3a1710_0, 20, 1;
L_0x571d3c3d5f70 .part v0x571d3c3a0680_0, 20, 1;
L_0x571d3c3d60a0 .part L_0x571d3c3f4a50, 19, 1;
L_0x571d3c3d6910 .part v0x571d3c3a1710_0, 21, 1;
L_0x571d3c3d6a40 .part v0x571d3c3a0680_0, 21, 1;
L_0x571d3c3d6d80 .part L_0x571d3c3f4a50, 20, 1;
L_0x571d3c3d73f0 .part v0x571d3c3a1710_0, 22, 1;
L_0x571d3c3d7740 .part v0x571d3c3a0680_0, 22, 1;
L_0x571d3c3d7870 .part L_0x571d3c3f4a50, 21, 1;
L_0x571d3c3d8110 .part v0x571d3c3a1710_0, 23, 1;
L_0x571d3c3d8240 .part v0x571d3c3a0680_0, 23, 1;
L_0x571d3c3d85b0 .part L_0x571d3c3f4a50, 22, 1;
L_0x571d3c3d8c20 .part v0x571d3c3a1710_0, 24, 1;
L_0x571d3c3d8fa0 .part v0x571d3c3a0680_0, 24, 1;
L_0x571d3c3d90d0 .part L_0x571d3c3f4a50, 23, 1;
L_0x571d3c3d99a0 .part v0x571d3c3a1710_0, 25, 1;
L_0x571d3c3d9ad0 .part v0x571d3c3a0680_0, 25, 1;
L_0x571d3c3d9e70 .part L_0x571d3c3f4a50, 24, 1;
L_0x571d3c3da4e0 .part v0x571d3c3a1710_0, 26, 1;
L_0x571d3c3da890 .part v0x571d3c3a0680_0, 26, 1;
L_0x571d3c3da9c0 .part L_0x571d3c3f4a50, 25, 1;
L_0x571d3c3db2c0 .part v0x571d3c3a1710_0, 27, 1;
L_0x571d3c3db3f0 .part v0x571d3c3a0680_0, 27, 1;
L_0x571d3c3db7c0 .part L_0x571d3c3f4a50, 26, 1;
L_0x571d3c3dbe30 .part v0x571d3c3a1710_0, 28, 1;
L_0x571d3c3dc620 .part v0x571d3c3a0680_0, 28, 1;
L_0x571d3c3dc750 .part L_0x571d3c3f4a50, 27, 1;
L_0x571d3c3dce30 .part v0x571d3c3a1710_0, 29, 1;
L_0x571d3c3dcf60 .part v0x571d3c3a0680_0, 29, 1;
L_0x571d3c3dd360 .part L_0x571d3c3f4a50, 28, 1;
L_0x571d3c3dda10 .part v0x571d3c3a1710_0, 30, 1;
L_0x571d3c3dde20 .part v0x571d3c3a0680_0, 30, 1;
L_0x571d3c3de360 .part L_0x571d3c3f4a50, 29, 1;
LS_0x571d3c3de780_0_0 .concat8 [ 1 1 1 1], L_0x571d3c3c8d40, L_0x571d3c3c9460, L_0x571d3c3c9d20, L_0x571d3c3ca6b0;
LS_0x571d3c3de780_0_4 .concat8 [ 1 1 1 1], L_0x571d3c3caf80, L_0x571d3c3cb820, L_0x571d3c3cc0d0, L_0x571d3c3cc970;
LS_0x571d3c3de780_0_8 .concat8 [ 1 1 1 1], L_0x571d3c3cd200, L_0x571d3c3cdd30, L_0x571d3c3ce600, L_0x571d3c3cf080;
LS_0x571d3c3de780_0_12 .concat8 [ 1 1 1 1], L_0x571d3c3cfa10, L_0x571d3c3d05f0, L_0x571d3c3d0fe0, L_0x571d3c3d1d90;
LS_0x571d3c3de780_0_16 .concat8 [ 1 1 1 1], L_0x571d3c3d27e0, L_0x571d3c3d35f0, L_0x571d3c3d4070, L_0x571d3c3d4cd0;
LS_0x571d3c3de780_0_20 .concat8 [ 1 1 1 1], L_0x571d3c3d5780, L_0x571d3c3d6440, L_0x571d3c3d6f20, L_0x571d3c3d7c40;
LS_0x571d3c3de780_0_24 .concat8 [ 1 1 1 1], L_0x571d3c3d8750, L_0x571d3c3d94d0, L_0x571d3c3da010, L_0x571d3c3dadf0;
LS_0x571d3c3de780_0_28 .concat8 [ 1 1 1 1], L_0x571d3c3db960, L_0x571d3c3dcb40, L_0x571d3c3dd500, L_0x571d3c3df9e0;
LS_0x571d3c3de780_1_0 .concat8 [ 4 4 4 4], LS_0x571d3c3de780_0_0, LS_0x571d3c3de780_0_4, LS_0x571d3c3de780_0_8, LS_0x571d3c3de780_0_12;
LS_0x571d3c3de780_1_4 .concat8 [ 4 4 4 4], LS_0x571d3c3de780_0_16, LS_0x571d3c3de780_0_20, LS_0x571d3c3de780_0_24, LS_0x571d3c3de780_0_28;
L_0x571d3c3de780 .concat8 [ 16 16 0 0], LS_0x571d3c3de780_1_0, LS_0x571d3c3de780_1_4;
L_0x571d3c3df0e0 .part v0x571d3c3a1710_0, 31, 1;
L_0x571d3c3df480 .part v0x571d3c3a0680_0, 31, 1;
L_0x571d3c3df630 .part L_0x571d3c3f4a50, 30, 1;
LS_0x571d3c3f4a50_0_0 .concat [ 1 1 1 1], L_0x571d3c3c9040, L_0x571d3c3c9810, L_0x571d3c3ca080, L_0x571d3c3caa10;
LS_0x571d3c3f4a50_0_4 .concat [ 1 1 1 1], L_0x571d3c3cb290, L_0x571d3c3cbb30, L_0x571d3c3cc430, L_0x571d3c3cccd0;
LS_0x571d3c3f4a50_0_8 .concat [ 1 1 1 1], L_0x571d3c3cd560, L_0x571d3c3ce090, L_0x571d3c3ce960, L_0x571d3c3cf3e0;
LS_0x571d3c3f4a50_0_12 .concat [ 1 1 1 1], L_0x571d3c3cfd70, L_0x571d3c3d0980, L_0x571d3c3d13a0, L_0x571d3c3d2150;
LS_0x571d3c3f4a50_0_16 .concat [ 1 1 1 1], L_0x571d3c3d2ba0, L_0x571d3c3d39b0, L_0x571d3c3d4430, L_0x571d3c3d5090;
LS_0x571d3c3f4a50_0_20 .concat [ 1 1 1 1], L_0x571d3c3d5b40, L_0x571d3c3d6800, L_0x571d3c3d72e0, L_0x571d3c3d8000;
LS_0x571d3c3f4a50_0_24 .concat [ 1 1 1 1], L_0x571d3c3d8b10, L_0x571d3c3d9890, L_0x571d3c3da3d0, L_0x571d3c3db1b0;
LS_0x571d3c3f4a50_0_28 .concat [ 1 1 1 1], L_0x571d3c3dbd20, L_0x571d3c3dcd70, L_0x571d3c3dd900, o0x7a328eac72c8;
LS_0x571d3c3f4a50_1_0 .concat [ 4 4 4 4], LS_0x571d3c3f4a50_0_0, LS_0x571d3c3f4a50_0_4, LS_0x571d3c3f4a50_0_8, LS_0x571d3c3f4a50_0_12;
LS_0x571d3c3f4a50_1_4 .concat [ 4 4 4 4], LS_0x571d3c3f4a50_0_16, LS_0x571d3c3f4a50_0_20, LS_0x571d3c3f4a50_0_24, LS_0x571d3c3f4a50_0_28;
L_0x571d3c3f4a50 .concat [ 16 16 0 0], LS_0x571d3c3f4a50_1_0, LS_0x571d3c3f4a50_1_4;
S_0x571d3c37e8a0 .scope generate, "genblk1[0]" "genblk1[0]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c37eac0 .param/l "i" 0 20 34, +C4<00>;
S_0x571d3c37eba0 .scope generate, "genblk2" "genblk2" 20 35, 20 35 0, S_0x571d3c37e8a0;
 .timescale 0 0;
S_0x571d3c37ed80 .scope module, "FA0" "full_adder" 20 36, 21 20 0, S_0x571d3c37eba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3c8cd0 .functor XOR 1, L_0x571d3c3c9100, L_0x571d3c3c92c0, C4<0>, C4<0>;
L_0x571d3c3c8d40 .functor XOR 1, L_0x571d3c3c8cd0, v0x571d3c3a0090_0, C4<0>, C4<0>;
L_0x571d3c3c8db0 .functor AND 1, L_0x571d3c3c9100, L_0x571d3c3c92c0, C4<1>, C4<1>;
L_0x571d3c3c8e20 .functor AND 1, L_0x571d3c3c92c0, v0x571d3c3a0090_0, C4<1>, C4<1>;
L_0x571d3c3c8f20 .functor OR 1, L_0x571d3c3c8db0, L_0x571d3c3c8e20, C4<0>, C4<0>;
L_0x571d3c3c8f90 .functor AND 1, L_0x571d3c3c9100, v0x571d3c3a0090_0, C4<1>, C4<1>;
L_0x571d3c3c9040 .functor OR 1, L_0x571d3c3c8f20, L_0x571d3c3c8f90, C4<0>, C4<0>;
v0x571d3c37f030_0 .net *"_ivl_0", 0 0, L_0x571d3c3c8cd0;  1 drivers
v0x571d3c37f130_0 .net *"_ivl_10", 0 0, L_0x571d3c3c8f90;  1 drivers
v0x571d3c37f210_0 .net *"_ivl_4", 0 0, L_0x571d3c3c8db0;  1 drivers
v0x571d3c37f300_0 .net *"_ivl_6", 0 0, L_0x571d3c3c8e20;  1 drivers
v0x571d3c37f3e0_0 .net *"_ivl_8", 0 0, L_0x571d3c3c8f20;  1 drivers
v0x571d3c37f510_0 .net "a", 0 0, L_0x571d3c3c9100;  1 drivers
v0x571d3c37f5d0_0 .net "b", 0 0, L_0x571d3c3c92c0;  1 drivers
v0x571d3c37f690_0 .net "cin", 0 0, v0x571d3c3a0090_0;  alias, 1 drivers
v0x571d3c37f750_0 .net "cout", 0 0, L_0x571d3c3c9040;  1 drivers
v0x571d3c37f810_0 .net "sum", 0 0, L_0x571d3c3c8d40;  1 drivers
S_0x571d3c37f970 .scope generate, "genblk1[1]" "genblk1[1]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c37fb40 .param/l "i" 0 20 34, +C4<01>;
S_0x571d3c37fc00 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c37f970;
 .timescale 0 0;
S_0x571d3c37fde0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c37fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3c93f0 .functor XOR 1, L_0x571d3c3c9920, L_0x571d3c3c9a50, C4<0>, C4<0>;
L_0x571d3c3c9460 .functor XOR 1, L_0x571d3c3c93f0, L_0x571d3c3c9b80, C4<0>, C4<0>;
L_0x571d3c3c94d0 .functor AND 1, L_0x571d3c3c9920, L_0x571d3c3c9a50, C4<1>, C4<1>;
L_0x571d3c3c9590 .functor AND 1, L_0x571d3c3c9a50, L_0x571d3c3c9b80, C4<1>, C4<1>;
L_0x571d3c3c9650 .functor OR 1, L_0x571d3c3c94d0, L_0x571d3c3c9590, C4<0>, C4<0>;
L_0x571d3c3c9760 .functor AND 1, L_0x571d3c3c9920, L_0x571d3c3c9b80, C4<1>, C4<1>;
L_0x571d3c3c9810 .functor OR 1, L_0x571d3c3c9650, L_0x571d3c3c9760, C4<0>, C4<0>;
v0x571d3c380060_0 .net *"_ivl_0", 0 0, L_0x571d3c3c93f0;  1 drivers
v0x571d3c380160_0 .net *"_ivl_10", 0 0, L_0x571d3c3c9760;  1 drivers
v0x571d3c380240_0 .net *"_ivl_4", 0 0, L_0x571d3c3c94d0;  1 drivers
v0x571d3c380330_0 .net *"_ivl_6", 0 0, L_0x571d3c3c9590;  1 drivers
v0x571d3c380410_0 .net *"_ivl_8", 0 0, L_0x571d3c3c9650;  1 drivers
v0x571d3c380540_0 .net "a", 0 0, L_0x571d3c3c9920;  1 drivers
v0x571d3c380600_0 .net "b", 0 0, L_0x571d3c3c9a50;  1 drivers
v0x571d3c3806c0_0 .net "cin", 0 0, L_0x571d3c3c9b80;  1 drivers
v0x571d3c380780_0 .net "cout", 0 0, L_0x571d3c3c9810;  1 drivers
v0x571d3c3808d0_0 .net "sum", 0 0, L_0x571d3c3c9460;  1 drivers
S_0x571d3c380a30 .scope generate, "genblk1[2]" "genblk1[2]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c380be0 .param/l "i" 0 20 34, +C4<010>;
S_0x571d3c380ca0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c380a30;
 .timescale 0 0;
S_0x571d3c380e80 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c380ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3c9cb0 .functor XOR 1, L_0x571d3c3ca190, L_0x571d3c3ca300, C4<0>, C4<0>;
L_0x571d3c3c9d20 .functor XOR 1, L_0x571d3c3c9cb0, L_0x571d3c3ca4c0, C4<0>, C4<0>;
L_0x571d3c3c9d90 .functor AND 1, L_0x571d3c3ca190, L_0x571d3c3ca300, C4<1>, C4<1>;
L_0x571d3c3c9e00 .functor AND 1, L_0x571d3c3ca300, L_0x571d3c3ca4c0, C4<1>, C4<1>;
L_0x571d3c3c9ec0 .functor OR 1, L_0x571d3c3c9d90, L_0x571d3c3c9e00, C4<0>, C4<0>;
L_0x571d3c3c9fd0 .functor AND 1, L_0x571d3c3ca190, L_0x571d3c3ca4c0, C4<1>, C4<1>;
L_0x571d3c3ca080 .functor OR 1, L_0x571d3c3c9ec0, L_0x571d3c3c9fd0, C4<0>, C4<0>;
v0x571d3c381130_0 .net *"_ivl_0", 0 0, L_0x571d3c3c9cb0;  1 drivers
v0x571d3c381230_0 .net *"_ivl_10", 0 0, L_0x571d3c3c9fd0;  1 drivers
v0x571d3c381310_0 .net *"_ivl_4", 0 0, L_0x571d3c3c9d90;  1 drivers
v0x571d3c381400_0 .net *"_ivl_6", 0 0, L_0x571d3c3c9e00;  1 drivers
v0x571d3c3814e0_0 .net *"_ivl_8", 0 0, L_0x571d3c3c9ec0;  1 drivers
v0x571d3c381610_0 .net "a", 0 0, L_0x571d3c3ca190;  1 drivers
v0x571d3c3816d0_0 .net "b", 0 0, L_0x571d3c3ca300;  1 drivers
v0x571d3c381790_0 .net "cin", 0 0, L_0x571d3c3ca4c0;  1 drivers
v0x571d3c381850_0 .net "cout", 0 0, L_0x571d3c3ca080;  1 drivers
v0x571d3c3819a0_0 .net "sum", 0 0, L_0x571d3c3c9d20;  1 drivers
S_0x571d3c381b00 .scope generate, "genblk1[3]" "genblk1[3]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c381cb0 .param/l "i" 0 20 34, +C4<011>;
S_0x571d3c381d90 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c381b00;
 .timescale 0 0;
S_0x571d3c381f70 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c381d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3ca640 .functor XOR 1, L_0x571d3c3cab20, L_0x571d3c3cac50, C4<0>, C4<0>;
L_0x571d3c3ca6b0 .functor XOR 1, L_0x571d3c3ca640, L_0x571d3c3cade0, C4<0>, C4<0>;
L_0x571d3c3ca720 .functor AND 1, L_0x571d3c3cab20, L_0x571d3c3cac50, C4<1>, C4<1>;
L_0x571d3c3ca790 .functor AND 1, L_0x571d3c3cac50, L_0x571d3c3cade0, C4<1>, C4<1>;
L_0x571d3c3ca850 .functor OR 1, L_0x571d3c3ca720, L_0x571d3c3ca790, C4<0>, C4<0>;
L_0x571d3c3ca960 .functor AND 1, L_0x571d3c3cab20, L_0x571d3c3cade0, C4<1>, C4<1>;
L_0x571d3c3caa10 .functor OR 1, L_0x571d3c3ca850, L_0x571d3c3ca960, C4<0>, C4<0>;
v0x571d3c3821f0_0 .net *"_ivl_0", 0 0, L_0x571d3c3ca640;  1 drivers
v0x571d3c3822f0_0 .net *"_ivl_10", 0 0, L_0x571d3c3ca960;  1 drivers
v0x571d3c3823d0_0 .net *"_ivl_4", 0 0, L_0x571d3c3ca720;  1 drivers
v0x571d3c3824c0_0 .net *"_ivl_6", 0 0, L_0x571d3c3ca790;  1 drivers
v0x571d3c3825a0_0 .net *"_ivl_8", 0 0, L_0x571d3c3ca850;  1 drivers
v0x571d3c3826d0_0 .net "a", 0 0, L_0x571d3c3cab20;  1 drivers
v0x571d3c382790_0 .net "b", 0 0, L_0x571d3c3cac50;  1 drivers
v0x571d3c382850_0 .net "cin", 0 0, L_0x571d3c3cade0;  1 drivers
v0x571d3c382910_0 .net "cout", 0 0, L_0x571d3c3caa10;  1 drivers
v0x571d3c382a60_0 .net "sum", 0 0, L_0x571d3c3ca6b0;  1 drivers
S_0x571d3c382bc0 .scope generate, "genblk1[4]" "genblk1[4]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c382dc0 .param/l "i" 0 20 34, +C4<0100>;
S_0x571d3c382ea0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c382bc0;
 .timescale 0 0;
S_0x571d3c383080 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c382ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3caf10 .functor XOR 1, L_0x571d3c3cb3a0, L_0x571d3c3cb540, C4<0>, C4<0>;
L_0x571d3c3caf80 .functor XOR 1, L_0x571d3c3caf10, L_0x571d3c3cb5e0, C4<0>, C4<0>;
L_0x571d3c3caff0 .functor AND 1, L_0x571d3c3cb3a0, L_0x571d3c3cb540, C4<1>, C4<1>;
L_0x571d3c3cb060 .functor AND 1, L_0x571d3c3cb540, L_0x571d3c3cb5e0, C4<1>, C4<1>;
L_0x571d3c3cb0d0 .functor OR 1, L_0x571d3c3caff0, L_0x571d3c3cb060, C4<0>, C4<0>;
L_0x571d3c3cb1e0 .functor AND 1, L_0x571d3c3cb3a0, L_0x571d3c3cb5e0, C4<1>, C4<1>;
L_0x571d3c3cb290 .functor OR 1, L_0x571d3c3cb0d0, L_0x571d3c3cb1e0, C4<0>, C4<0>;
v0x571d3c383300_0 .net *"_ivl_0", 0 0, L_0x571d3c3caf10;  1 drivers
v0x571d3c383400_0 .net *"_ivl_10", 0 0, L_0x571d3c3cb1e0;  1 drivers
v0x571d3c3834e0_0 .net *"_ivl_4", 0 0, L_0x571d3c3caff0;  1 drivers
v0x571d3c3835a0_0 .net *"_ivl_6", 0 0, L_0x571d3c3cb060;  1 drivers
v0x571d3c383680_0 .net *"_ivl_8", 0 0, L_0x571d3c3cb0d0;  1 drivers
v0x571d3c3837b0_0 .net "a", 0 0, L_0x571d3c3cb3a0;  1 drivers
v0x571d3c383870_0 .net "b", 0 0, L_0x571d3c3cb540;  1 drivers
v0x571d3c383930_0 .net "cin", 0 0, L_0x571d3c3cb5e0;  1 drivers
v0x571d3c3839f0_0 .net "cout", 0 0, L_0x571d3c3cb290;  1 drivers
v0x571d3c383b40_0 .net "sum", 0 0, L_0x571d3c3caf80;  1 drivers
S_0x571d3c383ca0 .scope generate, "genblk1[5]" "genblk1[5]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c383e50 .param/l "i" 0 20 34, +C4<0101>;
S_0x571d3c383f30 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c383ca0;
 .timescale 0 0;
S_0x571d3c384110 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c383f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3cb4d0 .functor XOR 1, L_0x571d3c3cbc40, L_0x571d3c3cbd70, C4<0>, C4<0>;
L_0x571d3c3cb820 .functor XOR 1, L_0x571d3c3cb4d0, L_0x571d3c3cbf30, C4<0>, C4<0>;
L_0x571d3c3cb890 .functor AND 1, L_0x571d3c3cbc40, L_0x571d3c3cbd70, C4<1>, C4<1>;
L_0x571d3c3cb900 .functor AND 1, L_0x571d3c3cbd70, L_0x571d3c3cbf30, C4<1>, C4<1>;
L_0x571d3c3cb970 .functor OR 1, L_0x571d3c3cb890, L_0x571d3c3cb900, C4<0>, C4<0>;
L_0x571d3c3cba80 .functor AND 1, L_0x571d3c3cbc40, L_0x571d3c3cbf30, C4<1>, C4<1>;
L_0x571d3c3cbb30 .functor OR 1, L_0x571d3c3cb970, L_0x571d3c3cba80, C4<0>, C4<0>;
v0x571d3c384390_0 .net *"_ivl_0", 0 0, L_0x571d3c3cb4d0;  1 drivers
v0x571d3c384490_0 .net *"_ivl_10", 0 0, L_0x571d3c3cba80;  1 drivers
v0x571d3c384570_0 .net *"_ivl_4", 0 0, L_0x571d3c3cb890;  1 drivers
v0x571d3c384660_0 .net *"_ivl_6", 0 0, L_0x571d3c3cb900;  1 drivers
v0x571d3c384740_0 .net *"_ivl_8", 0 0, L_0x571d3c3cb970;  1 drivers
v0x571d3c384870_0 .net "a", 0 0, L_0x571d3c3cbc40;  1 drivers
v0x571d3c384930_0 .net "b", 0 0, L_0x571d3c3cbd70;  1 drivers
v0x571d3c3849f0_0 .net "cin", 0 0, L_0x571d3c3cbf30;  1 drivers
v0x571d3c384ab0_0 .net "cout", 0 0, L_0x571d3c3cbb30;  1 drivers
v0x571d3c384c00_0 .net "sum", 0 0, L_0x571d3c3cb820;  1 drivers
S_0x571d3c384d60 .scope generate, "genblk1[6]" "genblk1[6]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c384f10 .param/l "i" 0 20 34, +C4<0110>;
S_0x571d3c384ff0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c384d60;
 .timescale 0 0;
S_0x571d3c3851d0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c384ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3cc060 .functor XOR 1, L_0x571d3c3cc540, L_0x571d3c3cc710, C4<0>, C4<0>;
L_0x571d3c3cc0d0 .functor XOR 1, L_0x571d3c3cc060, L_0x571d3c3cc7b0, C4<0>, C4<0>;
L_0x571d3c3cc140 .functor AND 1, L_0x571d3c3cc540, L_0x571d3c3cc710, C4<1>, C4<1>;
L_0x571d3c3cc1b0 .functor AND 1, L_0x571d3c3cc710, L_0x571d3c3cc7b0, C4<1>, C4<1>;
L_0x571d3c3cc270 .functor OR 1, L_0x571d3c3cc140, L_0x571d3c3cc1b0, C4<0>, C4<0>;
L_0x571d3c3cc380 .functor AND 1, L_0x571d3c3cc540, L_0x571d3c3cc7b0, C4<1>, C4<1>;
L_0x571d3c3cc430 .functor OR 1, L_0x571d3c3cc270, L_0x571d3c3cc380, C4<0>, C4<0>;
v0x571d3c385450_0 .net *"_ivl_0", 0 0, L_0x571d3c3cc060;  1 drivers
v0x571d3c385550_0 .net *"_ivl_10", 0 0, L_0x571d3c3cc380;  1 drivers
v0x571d3c385630_0 .net *"_ivl_4", 0 0, L_0x571d3c3cc140;  1 drivers
v0x571d3c385720_0 .net *"_ivl_6", 0 0, L_0x571d3c3cc1b0;  1 drivers
v0x571d3c385800_0 .net *"_ivl_8", 0 0, L_0x571d3c3cc270;  1 drivers
v0x571d3c385930_0 .net "a", 0 0, L_0x571d3c3cc540;  1 drivers
v0x571d3c3859f0_0 .net "b", 0 0, L_0x571d3c3cc710;  1 drivers
v0x571d3c385ab0_0 .net "cin", 0 0, L_0x571d3c3cc7b0;  1 drivers
v0x571d3c385b70_0 .net "cout", 0 0, L_0x571d3c3cc430;  1 drivers
v0x571d3c385cc0_0 .net "sum", 0 0, L_0x571d3c3cc0d0;  1 drivers
S_0x571d3c385e20 .scope generate, "genblk1[7]" "genblk1[7]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c385fd0 .param/l "i" 0 20 34, +C4<0111>;
S_0x571d3c3860b0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c385e20;
 .timescale 0 0;
S_0x571d3c386290 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c3860b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3cc900 .functor XOR 1, L_0x571d3c3cc670, L_0x571d3c3cce70, C4<0>, C4<0>;
L_0x571d3c3cc970 .functor XOR 1, L_0x571d3c3cc900, L_0x571d3c3cd060, C4<0>, C4<0>;
L_0x571d3c3cc9e0 .functor AND 1, L_0x571d3c3cc670, L_0x571d3c3cce70, C4<1>, C4<1>;
L_0x571d3c3cca50 .functor AND 1, L_0x571d3c3cce70, L_0x571d3c3cd060, C4<1>, C4<1>;
L_0x571d3c3ccb10 .functor OR 1, L_0x571d3c3cc9e0, L_0x571d3c3cca50, C4<0>, C4<0>;
L_0x571d3c3ccc20 .functor AND 1, L_0x571d3c3cc670, L_0x571d3c3cd060, C4<1>, C4<1>;
L_0x571d3c3cccd0 .functor OR 1, L_0x571d3c3ccb10, L_0x571d3c3ccc20, C4<0>, C4<0>;
v0x571d3c386510_0 .net *"_ivl_0", 0 0, L_0x571d3c3cc900;  1 drivers
v0x571d3c386610_0 .net *"_ivl_10", 0 0, L_0x571d3c3ccc20;  1 drivers
v0x571d3c3866f0_0 .net *"_ivl_4", 0 0, L_0x571d3c3cc9e0;  1 drivers
v0x571d3c3867e0_0 .net *"_ivl_6", 0 0, L_0x571d3c3cca50;  1 drivers
v0x571d3c3868c0_0 .net *"_ivl_8", 0 0, L_0x571d3c3ccb10;  1 drivers
v0x571d3c3869f0_0 .net "a", 0 0, L_0x571d3c3cc670;  1 drivers
v0x571d3c386ab0_0 .net "b", 0 0, L_0x571d3c3cce70;  1 drivers
v0x571d3c386b70_0 .net "cin", 0 0, L_0x571d3c3cd060;  1 drivers
v0x571d3c386c30_0 .net "cout", 0 0, L_0x571d3c3cccd0;  1 drivers
v0x571d3c386d80_0 .net "sum", 0 0, L_0x571d3c3cc970;  1 drivers
S_0x571d3c386ee0 .scope generate, "genblk1[8]" "genblk1[8]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c382d70 .param/l "i" 0 20 34, +C4<01000>;
S_0x571d3c3871b0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c386ee0;
 .timescale 0 0;
S_0x571d3c387390 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c3871b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3cd190 .functor XOR 1, L_0x571d3c3cd670, L_0x571d3c3cd870, C4<0>, C4<0>;
L_0x571d3c3cd200 .functor XOR 1, L_0x571d3c3cd190, L_0x571d3c3cd9a0, C4<0>, C4<0>;
L_0x571d3c3cd270 .functor AND 1, L_0x571d3c3cd670, L_0x571d3c3cd870, C4<1>, C4<1>;
L_0x571d3c3cd2e0 .functor AND 1, L_0x571d3c3cd870, L_0x571d3c3cd9a0, C4<1>, C4<1>;
L_0x571d3c3cd3a0 .functor OR 1, L_0x571d3c3cd270, L_0x571d3c3cd2e0, C4<0>, C4<0>;
L_0x571d3c3cd4b0 .functor AND 1, L_0x571d3c3cd670, L_0x571d3c3cd9a0, C4<1>, C4<1>;
L_0x571d3c3cd560 .functor OR 1, L_0x571d3c3cd3a0, L_0x571d3c3cd4b0, C4<0>, C4<0>;
v0x571d3c387610_0 .net *"_ivl_0", 0 0, L_0x571d3c3cd190;  1 drivers
v0x571d3c387710_0 .net *"_ivl_10", 0 0, L_0x571d3c3cd4b0;  1 drivers
v0x571d3c3877f0_0 .net *"_ivl_4", 0 0, L_0x571d3c3cd270;  1 drivers
v0x571d3c3878e0_0 .net *"_ivl_6", 0 0, L_0x571d3c3cd2e0;  1 drivers
v0x571d3c3879c0_0 .net *"_ivl_8", 0 0, L_0x571d3c3cd3a0;  1 drivers
v0x571d3c387af0_0 .net "a", 0 0, L_0x571d3c3cd670;  1 drivers
v0x571d3c387bb0_0 .net "b", 0 0, L_0x571d3c3cd870;  1 drivers
v0x571d3c387c70_0 .net "cin", 0 0, L_0x571d3c3cd9a0;  1 drivers
v0x571d3c387d30_0 .net "cout", 0 0, L_0x571d3c3cd560;  1 drivers
v0x571d3c387e80_0 .net "sum", 0 0, L_0x571d3c3cd200;  1 drivers
S_0x571d3c387fe0 .scope generate, "genblk1[9]" "genblk1[9]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c388190 .param/l "i" 0 20 34, +C4<01001>;
S_0x571d3c388270 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c387fe0;
 .timescale 0 0;
S_0x571d3c388450 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c388270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3cdcc0 .functor XOR 1, L_0x571d3c3ce1a0, L_0x571d3c3ce240, C4<0>, C4<0>;
L_0x571d3c3cdd30 .functor XOR 1, L_0x571d3c3cdcc0, L_0x571d3c3ce460, C4<0>, C4<0>;
L_0x571d3c3cdda0 .functor AND 1, L_0x571d3c3ce1a0, L_0x571d3c3ce240, C4<1>, C4<1>;
L_0x571d3c3cde10 .functor AND 1, L_0x571d3c3ce240, L_0x571d3c3ce460, C4<1>, C4<1>;
L_0x571d3c3cded0 .functor OR 1, L_0x571d3c3cdda0, L_0x571d3c3cde10, C4<0>, C4<0>;
L_0x571d3c3cdfe0 .functor AND 1, L_0x571d3c3ce1a0, L_0x571d3c3ce460, C4<1>, C4<1>;
L_0x571d3c3ce090 .functor OR 1, L_0x571d3c3cded0, L_0x571d3c3cdfe0, C4<0>, C4<0>;
v0x571d3c3886d0_0 .net *"_ivl_0", 0 0, L_0x571d3c3cdcc0;  1 drivers
v0x571d3c3887d0_0 .net *"_ivl_10", 0 0, L_0x571d3c3cdfe0;  1 drivers
v0x571d3c3888b0_0 .net *"_ivl_4", 0 0, L_0x571d3c3cdda0;  1 drivers
v0x571d3c3889a0_0 .net *"_ivl_6", 0 0, L_0x571d3c3cde10;  1 drivers
v0x571d3c388a80_0 .net *"_ivl_8", 0 0, L_0x571d3c3cded0;  1 drivers
v0x571d3c388bb0_0 .net "a", 0 0, L_0x571d3c3ce1a0;  1 drivers
v0x571d3c388c70_0 .net "b", 0 0, L_0x571d3c3ce240;  1 drivers
v0x571d3c388d30_0 .net "cin", 0 0, L_0x571d3c3ce460;  1 drivers
v0x571d3c388df0_0 .net "cout", 0 0, L_0x571d3c3ce090;  1 drivers
v0x571d3c388f40_0 .net "sum", 0 0, L_0x571d3c3cdd30;  1 drivers
S_0x571d3c3890a0 .scope generate, "genblk1[10]" "genblk1[10]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c389250 .param/l "i" 0 20 34, +C4<01010>;
S_0x571d3c389330 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c3890a0;
 .timescale 0 0;
S_0x571d3c389510 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c389330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3ce590 .functor XOR 1, L_0x571d3c3cea70, L_0x571d3c3ceca0, C4<0>, C4<0>;
L_0x571d3c3ce600 .functor XOR 1, L_0x571d3c3ce590, L_0x571d3c3cedd0, C4<0>, C4<0>;
L_0x571d3c3ce670 .functor AND 1, L_0x571d3c3cea70, L_0x571d3c3ceca0, C4<1>, C4<1>;
L_0x571d3c3ce6e0 .functor AND 1, L_0x571d3c3ceca0, L_0x571d3c3cedd0, C4<1>, C4<1>;
L_0x571d3c3ce7a0 .functor OR 1, L_0x571d3c3ce670, L_0x571d3c3ce6e0, C4<0>, C4<0>;
L_0x571d3c3ce8b0 .functor AND 1, L_0x571d3c3cea70, L_0x571d3c3cedd0, C4<1>, C4<1>;
L_0x571d3c3ce960 .functor OR 1, L_0x571d3c3ce7a0, L_0x571d3c3ce8b0, C4<0>, C4<0>;
v0x571d3c389790_0 .net *"_ivl_0", 0 0, L_0x571d3c3ce590;  1 drivers
v0x571d3c389890_0 .net *"_ivl_10", 0 0, L_0x571d3c3ce8b0;  1 drivers
v0x571d3c389970_0 .net *"_ivl_4", 0 0, L_0x571d3c3ce670;  1 drivers
v0x571d3c389a60_0 .net *"_ivl_6", 0 0, L_0x571d3c3ce6e0;  1 drivers
v0x571d3c389b40_0 .net *"_ivl_8", 0 0, L_0x571d3c3ce7a0;  1 drivers
v0x571d3c389c70_0 .net "a", 0 0, L_0x571d3c3cea70;  1 drivers
v0x571d3c389d30_0 .net "b", 0 0, L_0x571d3c3ceca0;  1 drivers
v0x571d3c389df0_0 .net "cin", 0 0, L_0x571d3c3cedd0;  1 drivers
v0x571d3c389eb0_0 .net "cout", 0 0, L_0x571d3c3ce960;  1 drivers
v0x571d3c38a000_0 .net "sum", 0 0, L_0x571d3c3ce600;  1 drivers
S_0x571d3c38a160 .scope generate, "genblk1[11]" "genblk1[11]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c38a310 .param/l "i" 0 20 34, +C4<01011>;
S_0x571d3c38a3f0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c38a160;
 .timescale 0 0;
S_0x571d3c38a5d0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c38a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3cf010 .functor XOR 1, L_0x571d3c3cf4f0, L_0x571d3c3cf620, C4<0>, C4<0>;
L_0x571d3c3cf080 .functor XOR 1, L_0x571d3c3cf010, L_0x571d3c3cf870, C4<0>, C4<0>;
L_0x571d3c3cf0f0 .functor AND 1, L_0x571d3c3cf4f0, L_0x571d3c3cf620, C4<1>, C4<1>;
L_0x571d3c3cf160 .functor AND 1, L_0x571d3c3cf620, L_0x571d3c3cf870, C4<1>, C4<1>;
L_0x571d3c3cf220 .functor OR 1, L_0x571d3c3cf0f0, L_0x571d3c3cf160, C4<0>, C4<0>;
L_0x571d3c3cf330 .functor AND 1, L_0x571d3c3cf4f0, L_0x571d3c3cf870, C4<1>, C4<1>;
L_0x571d3c3cf3e0 .functor OR 1, L_0x571d3c3cf220, L_0x571d3c3cf330, C4<0>, C4<0>;
v0x571d3c38a850_0 .net *"_ivl_0", 0 0, L_0x571d3c3cf010;  1 drivers
v0x571d3c38a950_0 .net *"_ivl_10", 0 0, L_0x571d3c3cf330;  1 drivers
v0x571d3c38aa30_0 .net *"_ivl_4", 0 0, L_0x571d3c3cf0f0;  1 drivers
v0x571d3c38ab20_0 .net *"_ivl_6", 0 0, L_0x571d3c3cf160;  1 drivers
v0x571d3c38ac00_0 .net *"_ivl_8", 0 0, L_0x571d3c3cf220;  1 drivers
v0x571d3c38ad30_0 .net "a", 0 0, L_0x571d3c3cf4f0;  1 drivers
v0x571d3c38adf0_0 .net "b", 0 0, L_0x571d3c3cf620;  1 drivers
v0x571d3c38aeb0_0 .net "cin", 0 0, L_0x571d3c3cf870;  1 drivers
v0x571d3c38af70_0 .net "cout", 0 0, L_0x571d3c3cf3e0;  1 drivers
v0x571d3c38b0c0_0 .net "sum", 0 0, L_0x571d3c3cf080;  1 drivers
S_0x571d3c38b220 .scope generate, "genblk1[12]" "genblk1[12]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c38b3d0 .param/l "i" 0 20 34, +C4<01100>;
S_0x571d3c38b4b0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c38b220;
 .timescale 0 0;
S_0x571d3c38b690 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c38b4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3cf9a0 .functor XOR 1, L_0x571d3c3cfe80, L_0x571d3c3cf750, C4<0>, C4<0>;
L_0x571d3c3cfa10 .functor XOR 1, L_0x571d3c3cf9a0, L_0x571d3c3d0380, C4<0>, C4<0>;
L_0x571d3c3cfa80 .functor AND 1, L_0x571d3c3cfe80, L_0x571d3c3cf750, C4<1>, C4<1>;
L_0x571d3c3cfaf0 .functor AND 1, L_0x571d3c3cf750, L_0x571d3c3d0380, C4<1>, C4<1>;
L_0x571d3c3cfbb0 .functor OR 1, L_0x571d3c3cfa80, L_0x571d3c3cfaf0, C4<0>, C4<0>;
L_0x571d3c3cfcc0 .functor AND 1, L_0x571d3c3cfe80, L_0x571d3c3d0380, C4<1>, C4<1>;
L_0x571d3c3cfd70 .functor OR 1, L_0x571d3c3cfbb0, L_0x571d3c3cfcc0, C4<0>, C4<0>;
v0x571d3c38b910_0 .net *"_ivl_0", 0 0, L_0x571d3c3cf9a0;  1 drivers
v0x571d3c38ba10_0 .net *"_ivl_10", 0 0, L_0x571d3c3cfcc0;  1 drivers
v0x571d3c38baf0_0 .net *"_ivl_4", 0 0, L_0x571d3c3cfa80;  1 drivers
v0x571d3c38bbe0_0 .net *"_ivl_6", 0 0, L_0x571d3c3cfaf0;  1 drivers
v0x571d3c38bcc0_0 .net *"_ivl_8", 0 0, L_0x571d3c3cfbb0;  1 drivers
v0x571d3c38bdf0_0 .net "a", 0 0, L_0x571d3c3cfe80;  1 drivers
v0x571d3c38beb0_0 .net "b", 0 0, L_0x571d3c3cf750;  1 drivers
v0x571d3c38bf70_0 .net "cin", 0 0, L_0x571d3c3d0380;  1 drivers
v0x571d3c38c030_0 .net "cout", 0 0, L_0x571d3c3cfd70;  1 drivers
v0x571d3c38c180_0 .net "sum", 0 0, L_0x571d3c3cfa10;  1 drivers
S_0x571d3c38c2e0 .scope generate, "genblk1[13]" "genblk1[13]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c38c490 .param/l "i" 0 20 34, +C4<01101>;
S_0x571d3c38c570 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c38c2e0;
 .timescale 0 0;
S_0x571d3c38c750 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c38c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3cf7f0 .functor XOR 1, L_0x571d3c3d0a90, L_0x571d3c3d0bc0, C4<0>, C4<0>;
L_0x571d3c3d05f0 .functor XOR 1, L_0x571d3c3cf7f0, L_0x571d3c3d0e40, C4<0>, C4<0>;
L_0x571d3c3d0660 .functor AND 1, L_0x571d3c3d0a90, L_0x571d3c3d0bc0, C4<1>, C4<1>;
L_0x571d3c3d06d0 .functor AND 1, L_0x571d3c3d0bc0, L_0x571d3c3d0e40, C4<1>, C4<1>;
L_0x571d3c3d07c0 .functor OR 1, L_0x571d3c3d0660, L_0x571d3c3d06d0, C4<0>, C4<0>;
L_0x571d3c3d08d0 .functor AND 1, L_0x571d3c3d0a90, L_0x571d3c3d0e40, C4<1>, C4<1>;
L_0x571d3c3d0980 .functor OR 1, L_0x571d3c3d07c0, L_0x571d3c3d08d0, C4<0>, C4<0>;
v0x571d3c38c9d0_0 .net *"_ivl_0", 0 0, L_0x571d3c3cf7f0;  1 drivers
v0x571d3c38cad0_0 .net *"_ivl_10", 0 0, L_0x571d3c3d08d0;  1 drivers
v0x571d3c38cbb0_0 .net *"_ivl_4", 0 0, L_0x571d3c3d0660;  1 drivers
v0x571d3c38cca0_0 .net *"_ivl_6", 0 0, L_0x571d3c3d06d0;  1 drivers
v0x571d3c38cd80_0 .net *"_ivl_8", 0 0, L_0x571d3c3d07c0;  1 drivers
v0x571d3c38ceb0_0 .net "a", 0 0, L_0x571d3c3d0a90;  1 drivers
v0x571d3c38cf70_0 .net "b", 0 0, L_0x571d3c3d0bc0;  1 drivers
v0x571d3c38d030_0 .net "cin", 0 0, L_0x571d3c3d0e40;  1 drivers
v0x571d3c38d0f0_0 .net "cout", 0 0, L_0x571d3c3d0980;  1 drivers
v0x571d3c38d240_0 .net "sum", 0 0, L_0x571d3c3d05f0;  1 drivers
S_0x571d3c38d3a0 .scope generate, "genblk1[14]" "genblk1[14]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c38d550 .param/l "i" 0 20 34, +C4<01110>;
S_0x571d3c38d630 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c38d3a0;
 .timescale 0 0;
S_0x571d3c38d810 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c38d630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d0f70 .functor XOR 1, L_0x571d3c3d14b0, L_0x571d3c3d1740, C4<0>, C4<0>;
L_0x571d3c3d0fe0 .functor XOR 1, L_0x571d3c3d0f70, L_0x571d3c3d1a80, C4<0>, C4<0>;
L_0x571d3c3d1050 .functor AND 1, L_0x571d3c3d14b0, L_0x571d3c3d1740, C4<1>, C4<1>;
L_0x571d3c3d10f0 .functor AND 1, L_0x571d3c3d1740, L_0x571d3c3d1a80, C4<1>, C4<1>;
L_0x571d3c3d11e0 .functor OR 1, L_0x571d3c3d1050, L_0x571d3c3d10f0, C4<0>, C4<0>;
L_0x571d3c3d12f0 .functor AND 1, L_0x571d3c3d14b0, L_0x571d3c3d1a80, C4<1>, C4<1>;
L_0x571d3c3d13a0 .functor OR 1, L_0x571d3c3d11e0, L_0x571d3c3d12f0, C4<0>, C4<0>;
v0x571d3c38da90_0 .net *"_ivl_0", 0 0, L_0x571d3c3d0f70;  1 drivers
v0x571d3c38db90_0 .net *"_ivl_10", 0 0, L_0x571d3c3d12f0;  1 drivers
v0x571d3c38dc70_0 .net *"_ivl_4", 0 0, L_0x571d3c3d1050;  1 drivers
v0x571d3c38dd60_0 .net *"_ivl_6", 0 0, L_0x571d3c3d10f0;  1 drivers
v0x571d3c38de40_0 .net *"_ivl_8", 0 0, L_0x571d3c3d11e0;  1 drivers
v0x571d3c38df70_0 .net "a", 0 0, L_0x571d3c3d14b0;  1 drivers
v0x571d3c38e030_0 .net "b", 0 0, L_0x571d3c3d1740;  1 drivers
v0x571d3c38e0f0_0 .net "cin", 0 0, L_0x571d3c3d1a80;  1 drivers
v0x571d3c38e1b0_0 .net "cout", 0 0, L_0x571d3c3d13a0;  1 drivers
v0x571d3c38e300_0 .net "sum", 0 0, L_0x571d3c3d0fe0;  1 drivers
S_0x571d3c38e460 .scope generate, "genblk1[15]" "genblk1[15]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c38e610 .param/l "i" 0 20 34, +C4<01111>;
S_0x571d3c38e6f0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c38e460;
 .timescale 0 0;
S_0x571d3c38e8d0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c38e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d1d20 .functor XOR 1, L_0x571d3c3d2260, L_0x571d3c3d2390, C4<0>, C4<0>;
L_0x571d3c3d1d90 .functor XOR 1, L_0x571d3c3d1d20, L_0x571d3c3d2640, C4<0>, C4<0>;
L_0x571d3c3d1e00 .functor AND 1, L_0x571d3c3d2260, L_0x571d3c3d2390, C4<1>, C4<1>;
L_0x571d3c3d1ea0 .functor AND 1, L_0x571d3c3d2390, L_0x571d3c3d2640, C4<1>, C4<1>;
L_0x571d3c3d1f90 .functor OR 1, L_0x571d3c3d1e00, L_0x571d3c3d1ea0, C4<0>, C4<0>;
L_0x571d3c3d20a0 .functor AND 1, L_0x571d3c3d2260, L_0x571d3c3d2640, C4<1>, C4<1>;
L_0x571d3c3d2150 .functor OR 1, L_0x571d3c3d1f90, L_0x571d3c3d20a0, C4<0>, C4<0>;
v0x571d3c38eb50_0 .net *"_ivl_0", 0 0, L_0x571d3c3d1d20;  1 drivers
v0x571d3c38ec50_0 .net *"_ivl_10", 0 0, L_0x571d3c3d20a0;  1 drivers
v0x571d3c38ed30_0 .net *"_ivl_4", 0 0, L_0x571d3c3d1e00;  1 drivers
v0x571d3c38ee20_0 .net *"_ivl_6", 0 0, L_0x571d3c3d1ea0;  1 drivers
v0x571d3c38ef00_0 .net *"_ivl_8", 0 0, L_0x571d3c3d1f90;  1 drivers
v0x571d3c38f030_0 .net "a", 0 0, L_0x571d3c3d2260;  1 drivers
v0x571d3c38f0f0_0 .net "b", 0 0, L_0x571d3c3d2390;  1 drivers
v0x571d3c38f1b0_0 .net "cin", 0 0, L_0x571d3c3d2640;  1 drivers
v0x571d3c38f270_0 .net "cout", 0 0, L_0x571d3c3d2150;  1 drivers
v0x571d3c38f3c0_0 .net "sum", 0 0, L_0x571d3c3d1d90;  1 drivers
S_0x571d3c38f520 .scope generate, "genblk1[16]" "genblk1[16]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c38f6d0 .param/l "i" 0 20 34, +C4<010000>;
S_0x571d3c38f7b0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c38f520;
 .timescale 0 0;
S_0x571d3c38f990 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c38f7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d2770 .functor XOR 1, L_0x571d3c3d2cb0, L_0x571d3c3d2f70, C4<0>, C4<0>;
L_0x571d3c3d27e0 .functor XOR 1, L_0x571d3c3d2770, L_0x571d3c3d30a0, C4<0>, C4<0>;
L_0x571d3c3d2850 .functor AND 1, L_0x571d3c3d2cb0, L_0x571d3c3d2f70, C4<1>, C4<1>;
L_0x571d3c3d28f0 .functor AND 1, L_0x571d3c3d2f70, L_0x571d3c3d30a0, C4<1>, C4<1>;
L_0x571d3c3d29e0 .functor OR 1, L_0x571d3c3d2850, L_0x571d3c3d28f0, C4<0>, C4<0>;
L_0x571d3c3d2af0 .functor AND 1, L_0x571d3c3d2cb0, L_0x571d3c3d30a0, C4<1>, C4<1>;
L_0x571d3c3d2ba0 .functor OR 1, L_0x571d3c3d29e0, L_0x571d3c3d2af0, C4<0>, C4<0>;
v0x571d3c38fc10_0 .net *"_ivl_0", 0 0, L_0x571d3c3d2770;  1 drivers
v0x571d3c38fd10_0 .net *"_ivl_10", 0 0, L_0x571d3c3d2af0;  1 drivers
v0x571d3c38fdf0_0 .net *"_ivl_4", 0 0, L_0x571d3c3d2850;  1 drivers
v0x571d3c38fee0_0 .net *"_ivl_6", 0 0, L_0x571d3c3d28f0;  1 drivers
v0x571d3c38ffc0_0 .net *"_ivl_8", 0 0, L_0x571d3c3d29e0;  1 drivers
v0x571d3c3900f0_0 .net "a", 0 0, L_0x571d3c3d2cb0;  1 drivers
v0x571d3c3901b0_0 .net "b", 0 0, L_0x571d3c3d2f70;  1 drivers
v0x571d3c390270_0 .net "cin", 0 0, L_0x571d3c3d30a0;  1 drivers
v0x571d3c390330_0 .net "cout", 0 0, L_0x571d3c3d2ba0;  1 drivers
v0x571d3c3903f0_0 .net "sum", 0 0, L_0x571d3c3d27e0;  1 drivers
S_0x571d3c390550 .scope generate, "genblk1[17]" "genblk1[17]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c390700 .param/l "i" 0 20 34, +C4<010001>;
S_0x571d3c3907e0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c390550;
 .timescale 0 0;
S_0x571d3c3909c0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c3907e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d3580 .functor XOR 1, L_0x571d3c3d3ac0, L_0x571d3c3d3bf0, C4<0>, C4<0>;
L_0x571d3c3d35f0 .functor XOR 1, L_0x571d3c3d3580, L_0x571d3c3d3ed0, C4<0>, C4<0>;
L_0x571d3c3d3660 .functor AND 1, L_0x571d3c3d3ac0, L_0x571d3c3d3bf0, C4<1>, C4<1>;
L_0x571d3c3d3700 .functor AND 1, L_0x571d3c3d3bf0, L_0x571d3c3d3ed0, C4<1>, C4<1>;
L_0x571d3c3d37f0 .functor OR 1, L_0x571d3c3d3660, L_0x571d3c3d3700, C4<0>, C4<0>;
L_0x571d3c3d3900 .functor AND 1, L_0x571d3c3d3ac0, L_0x571d3c3d3ed0, C4<1>, C4<1>;
L_0x571d3c3d39b0 .functor OR 1, L_0x571d3c3d37f0, L_0x571d3c3d3900, C4<0>, C4<0>;
v0x571d3c390c40_0 .net *"_ivl_0", 0 0, L_0x571d3c3d3580;  1 drivers
v0x571d3c390d40_0 .net *"_ivl_10", 0 0, L_0x571d3c3d3900;  1 drivers
v0x571d3c390e20_0 .net *"_ivl_4", 0 0, L_0x571d3c3d3660;  1 drivers
v0x571d3c390f10_0 .net *"_ivl_6", 0 0, L_0x571d3c3d3700;  1 drivers
v0x571d3c390ff0_0 .net *"_ivl_8", 0 0, L_0x571d3c3d37f0;  1 drivers
v0x571d3c391120_0 .net "a", 0 0, L_0x571d3c3d3ac0;  1 drivers
v0x571d3c3911e0_0 .net "b", 0 0, L_0x571d3c3d3bf0;  1 drivers
v0x571d3c3912a0_0 .net "cin", 0 0, L_0x571d3c3d3ed0;  1 drivers
v0x571d3c391360_0 .net "cout", 0 0, L_0x571d3c3d39b0;  1 drivers
v0x571d3c3914b0_0 .net "sum", 0 0, L_0x571d3c3d35f0;  1 drivers
S_0x571d3c391610 .scope generate, "genblk1[18]" "genblk1[18]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c3917c0 .param/l "i" 0 20 34, +C4<010010>;
S_0x571d3c3918a0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c391610;
 .timescale 0 0;
S_0x571d3c391a80 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c3918a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d4000 .functor XOR 1, L_0x571d3c3d4540, L_0x571d3c3d4830, C4<0>, C4<0>;
L_0x571d3c3d4070 .functor XOR 1, L_0x571d3c3d4000, L_0x571d3c3d4960, C4<0>, C4<0>;
L_0x571d3c3d40e0 .functor AND 1, L_0x571d3c3d4540, L_0x571d3c3d4830, C4<1>, C4<1>;
L_0x571d3c3d4180 .functor AND 1, L_0x571d3c3d4830, L_0x571d3c3d4960, C4<1>, C4<1>;
L_0x571d3c3d4270 .functor OR 1, L_0x571d3c3d40e0, L_0x571d3c3d4180, C4<0>, C4<0>;
L_0x571d3c3d4380 .functor AND 1, L_0x571d3c3d4540, L_0x571d3c3d4960, C4<1>, C4<1>;
L_0x571d3c3d4430 .functor OR 1, L_0x571d3c3d4270, L_0x571d3c3d4380, C4<0>, C4<0>;
v0x571d3c391d00_0 .net *"_ivl_0", 0 0, L_0x571d3c3d4000;  1 drivers
v0x571d3c391e00_0 .net *"_ivl_10", 0 0, L_0x571d3c3d4380;  1 drivers
v0x571d3c391ee0_0 .net *"_ivl_4", 0 0, L_0x571d3c3d40e0;  1 drivers
v0x571d3c391fd0_0 .net *"_ivl_6", 0 0, L_0x571d3c3d4180;  1 drivers
v0x571d3c3920b0_0 .net *"_ivl_8", 0 0, L_0x571d3c3d4270;  1 drivers
v0x571d3c3921e0_0 .net "a", 0 0, L_0x571d3c3d4540;  1 drivers
v0x571d3c3922a0_0 .net "b", 0 0, L_0x571d3c3d4830;  1 drivers
v0x571d3c392360_0 .net "cin", 0 0, L_0x571d3c3d4960;  1 drivers
v0x571d3c392420_0 .net "cout", 0 0, L_0x571d3c3d4430;  1 drivers
v0x571d3c392570_0 .net "sum", 0 0, L_0x571d3c3d4070;  1 drivers
S_0x571d3c3926d0 .scope generate, "genblk1[19]" "genblk1[19]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c392880 .param/l "i" 0 20 34, +C4<010011>;
S_0x571d3c392960 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c3926d0;
 .timescale 0 0;
S_0x571d3c392b40 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c392960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d4c60 .functor XOR 1, L_0x571d3c3d51a0, L_0x571d3c3d52d0, C4<0>, C4<0>;
L_0x571d3c3d4cd0 .functor XOR 1, L_0x571d3c3d4c60, L_0x571d3c3d55e0, C4<0>, C4<0>;
L_0x571d3c3d4d40 .functor AND 1, L_0x571d3c3d51a0, L_0x571d3c3d52d0, C4<1>, C4<1>;
L_0x571d3c3d4de0 .functor AND 1, L_0x571d3c3d52d0, L_0x571d3c3d55e0, C4<1>, C4<1>;
L_0x571d3c3d4ed0 .functor OR 1, L_0x571d3c3d4d40, L_0x571d3c3d4de0, C4<0>, C4<0>;
L_0x571d3c3d4fe0 .functor AND 1, L_0x571d3c3d51a0, L_0x571d3c3d55e0, C4<1>, C4<1>;
L_0x571d3c3d5090 .functor OR 1, L_0x571d3c3d4ed0, L_0x571d3c3d4fe0, C4<0>, C4<0>;
v0x571d3c392dc0_0 .net *"_ivl_0", 0 0, L_0x571d3c3d4c60;  1 drivers
v0x571d3c392ec0_0 .net *"_ivl_10", 0 0, L_0x571d3c3d4fe0;  1 drivers
v0x571d3c392fa0_0 .net *"_ivl_4", 0 0, L_0x571d3c3d4d40;  1 drivers
v0x571d3c393090_0 .net *"_ivl_6", 0 0, L_0x571d3c3d4de0;  1 drivers
v0x571d3c393170_0 .net *"_ivl_8", 0 0, L_0x571d3c3d4ed0;  1 drivers
v0x571d3c3932a0_0 .net "a", 0 0, L_0x571d3c3d51a0;  1 drivers
v0x571d3c393360_0 .net "b", 0 0, L_0x571d3c3d52d0;  1 drivers
v0x571d3c393420_0 .net "cin", 0 0, L_0x571d3c3d55e0;  1 drivers
v0x571d3c3934e0_0 .net "cout", 0 0, L_0x571d3c3d5090;  1 drivers
v0x571d3c393630_0 .net "sum", 0 0, L_0x571d3c3d4cd0;  1 drivers
S_0x571d3c393790 .scope generate, "genblk1[20]" "genblk1[20]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c393940 .param/l "i" 0 20 34, +C4<010100>;
S_0x571d3c393a20 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c393790;
 .timescale 0 0;
S_0x571d3c393c00 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c393a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d5710 .functor XOR 1, L_0x571d3c3d5c50, L_0x571d3c3d5f70, C4<0>, C4<0>;
L_0x571d3c3d5780 .functor XOR 1, L_0x571d3c3d5710, L_0x571d3c3d60a0, C4<0>, C4<0>;
L_0x571d3c3d57f0 .functor AND 1, L_0x571d3c3d5c50, L_0x571d3c3d5f70, C4<1>, C4<1>;
L_0x571d3c3d5890 .functor AND 1, L_0x571d3c3d5f70, L_0x571d3c3d60a0, C4<1>, C4<1>;
L_0x571d3c3d5980 .functor OR 1, L_0x571d3c3d57f0, L_0x571d3c3d5890, C4<0>, C4<0>;
L_0x571d3c3d5a90 .functor AND 1, L_0x571d3c3d5c50, L_0x571d3c3d60a0, C4<1>, C4<1>;
L_0x571d3c3d5b40 .functor OR 1, L_0x571d3c3d5980, L_0x571d3c3d5a90, C4<0>, C4<0>;
v0x571d3c393e80_0 .net *"_ivl_0", 0 0, L_0x571d3c3d5710;  1 drivers
v0x571d3c393f80_0 .net *"_ivl_10", 0 0, L_0x571d3c3d5a90;  1 drivers
v0x571d3c394060_0 .net *"_ivl_4", 0 0, L_0x571d3c3d57f0;  1 drivers
v0x571d3c394150_0 .net *"_ivl_6", 0 0, L_0x571d3c3d5890;  1 drivers
v0x571d3c394230_0 .net *"_ivl_8", 0 0, L_0x571d3c3d5980;  1 drivers
v0x571d3c394360_0 .net "a", 0 0, L_0x571d3c3d5c50;  1 drivers
v0x571d3c394420_0 .net "b", 0 0, L_0x571d3c3d5f70;  1 drivers
v0x571d3c3944e0_0 .net "cin", 0 0, L_0x571d3c3d60a0;  1 drivers
v0x571d3c3945a0_0 .net "cout", 0 0, L_0x571d3c3d5b40;  1 drivers
v0x571d3c3946f0_0 .net "sum", 0 0, L_0x571d3c3d5780;  1 drivers
S_0x571d3c394850 .scope generate, "genblk1[21]" "genblk1[21]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c394a00 .param/l "i" 0 20 34, +C4<010101>;
S_0x571d3c394ae0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c394850;
 .timescale 0 0;
S_0x571d3c394cc0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c394ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d63d0 .functor XOR 1, L_0x571d3c3d6910, L_0x571d3c3d6a40, C4<0>, C4<0>;
L_0x571d3c3d6440 .functor XOR 1, L_0x571d3c3d63d0, L_0x571d3c3d6d80, C4<0>, C4<0>;
L_0x571d3c3d64b0 .functor AND 1, L_0x571d3c3d6910, L_0x571d3c3d6a40, C4<1>, C4<1>;
L_0x571d3c3d6550 .functor AND 1, L_0x571d3c3d6a40, L_0x571d3c3d6d80, C4<1>, C4<1>;
L_0x571d3c3d6640 .functor OR 1, L_0x571d3c3d64b0, L_0x571d3c3d6550, C4<0>, C4<0>;
L_0x571d3c3d6750 .functor AND 1, L_0x571d3c3d6910, L_0x571d3c3d6d80, C4<1>, C4<1>;
L_0x571d3c3d6800 .functor OR 1, L_0x571d3c3d6640, L_0x571d3c3d6750, C4<0>, C4<0>;
v0x571d3c394f40_0 .net *"_ivl_0", 0 0, L_0x571d3c3d63d0;  1 drivers
v0x571d3c395040_0 .net *"_ivl_10", 0 0, L_0x571d3c3d6750;  1 drivers
v0x571d3c395120_0 .net *"_ivl_4", 0 0, L_0x571d3c3d64b0;  1 drivers
v0x571d3c395210_0 .net *"_ivl_6", 0 0, L_0x571d3c3d6550;  1 drivers
v0x571d3c3952f0_0 .net *"_ivl_8", 0 0, L_0x571d3c3d6640;  1 drivers
v0x571d3c395420_0 .net "a", 0 0, L_0x571d3c3d6910;  1 drivers
v0x571d3c3954e0_0 .net "b", 0 0, L_0x571d3c3d6a40;  1 drivers
v0x571d3c3955a0_0 .net "cin", 0 0, L_0x571d3c3d6d80;  1 drivers
v0x571d3c395660_0 .net "cout", 0 0, L_0x571d3c3d6800;  1 drivers
v0x571d3c3957b0_0 .net "sum", 0 0, L_0x571d3c3d6440;  1 drivers
S_0x571d3c395910 .scope generate, "genblk1[22]" "genblk1[22]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c395ac0 .param/l "i" 0 20 34, +C4<010110>;
S_0x571d3c395ba0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c395910;
 .timescale 0 0;
S_0x571d3c395d80 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c395ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d6eb0 .functor XOR 1, L_0x571d3c3d73f0, L_0x571d3c3d7740, C4<0>, C4<0>;
L_0x571d3c3d6f20 .functor XOR 1, L_0x571d3c3d6eb0, L_0x571d3c3d7870, C4<0>, C4<0>;
L_0x571d3c3d6f90 .functor AND 1, L_0x571d3c3d73f0, L_0x571d3c3d7740, C4<1>, C4<1>;
L_0x571d3c3d7030 .functor AND 1, L_0x571d3c3d7740, L_0x571d3c3d7870, C4<1>, C4<1>;
L_0x571d3c3d7120 .functor OR 1, L_0x571d3c3d6f90, L_0x571d3c3d7030, C4<0>, C4<0>;
L_0x571d3c3d7230 .functor AND 1, L_0x571d3c3d73f0, L_0x571d3c3d7870, C4<1>, C4<1>;
L_0x571d3c3d72e0 .functor OR 1, L_0x571d3c3d7120, L_0x571d3c3d7230, C4<0>, C4<0>;
v0x571d3c396000_0 .net *"_ivl_0", 0 0, L_0x571d3c3d6eb0;  1 drivers
v0x571d3c396100_0 .net *"_ivl_10", 0 0, L_0x571d3c3d7230;  1 drivers
v0x571d3c3961e0_0 .net *"_ivl_4", 0 0, L_0x571d3c3d6f90;  1 drivers
v0x571d3c3962d0_0 .net *"_ivl_6", 0 0, L_0x571d3c3d7030;  1 drivers
v0x571d3c3963b0_0 .net *"_ivl_8", 0 0, L_0x571d3c3d7120;  1 drivers
v0x571d3c3964e0_0 .net "a", 0 0, L_0x571d3c3d73f0;  1 drivers
v0x571d3c3965a0_0 .net "b", 0 0, L_0x571d3c3d7740;  1 drivers
v0x571d3c396660_0 .net "cin", 0 0, L_0x571d3c3d7870;  1 drivers
v0x571d3c396720_0 .net "cout", 0 0, L_0x571d3c3d72e0;  1 drivers
v0x571d3c396870_0 .net "sum", 0 0, L_0x571d3c3d6f20;  1 drivers
S_0x571d3c3969d0 .scope generate, "genblk1[23]" "genblk1[23]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c396b80 .param/l "i" 0 20 34, +C4<010111>;
S_0x571d3c396c60 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c3969d0;
 .timescale 0 0;
S_0x571d3c396e40 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c396c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d7bd0 .functor XOR 1, L_0x571d3c3d8110, L_0x571d3c3d8240, C4<0>, C4<0>;
L_0x571d3c3d7c40 .functor XOR 1, L_0x571d3c3d7bd0, L_0x571d3c3d85b0, C4<0>, C4<0>;
L_0x571d3c3d7cb0 .functor AND 1, L_0x571d3c3d8110, L_0x571d3c3d8240, C4<1>, C4<1>;
L_0x571d3c3d7d50 .functor AND 1, L_0x571d3c3d8240, L_0x571d3c3d85b0, C4<1>, C4<1>;
L_0x571d3c3d7e40 .functor OR 1, L_0x571d3c3d7cb0, L_0x571d3c3d7d50, C4<0>, C4<0>;
L_0x571d3c3d7f50 .functor AND 1, L_0x571d3c3d8110, L_0x571d3c3d85b0, C4<1>, C4<1>;
L_0x571d3c3d8000 .functor OR 1, L_0x571d3c3d7e40, L_0x571d3c3d7f50, C4<0>, C4<0>;
v0x571d3c3970c0_0 .net *"_ivl_0", 0 0, L_0x571d3c3d7bd0;  1 drivers
v0x571d3c3971c0_0 .net *"_ivl_10", 0 0, L_0x571d3c3d7f50;  1 drivers
v0x571d3c3972a0_0 .net *"_ivl_4", 0 0, L_0x571d3c3d7cb0;  1 drivers
v0x571d3c397390_0 .net *"_ivl_6", 0 0, L_0x571d3c3d7d50;  1 drivers
v0x571d3c397470_0 .net *"_ivl_8", 0 0, L_0x571d3c3d7e40;  1 drivers
v0x571d3c3975a0_0 .net "a", 0 0, L_0x571d3c3d8110;  1 drivers
v0x571d3c397660_0 .net "b", 0 0, L_0x571d3c3d8240;  1 drivers
v0x571d3c397720_0 .net "cin", 0 0, L_0x571d3c3d85b0;  1 drivers
v0x571d3c3977e0_0 .net "cout", 0 0, L_0x571d3c3d8000;  1 drivers
v0x571d3c397930_0 .net "sum", 0 0, L_0x571d3c3d7c40;  1 drivers
S_0x571d3c397a90 .scope generate, "genblk1[24]" "genblk1[24]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c397c40 .param/l "i" 0 20 34, +C4<011000>;
S_0x571d3c397d20 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c397a90;
 .timescale 0 0;
S_0x571d3c397f00 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c397d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d86e0 .functor XOR 1, L_0x571d3c3d8c20, L_0x571d3c3d8fa0, C4<0>, C4<0>;
L_0x571d3c3d8750 .functor XOR 1, L_0x571d3c3d86e0, L_0x571d3c3d90d0, C4<0>, C4<0>;
L_0x571d3c3d87c0 .functor AND 1, L_0x571d3c3d8c20, L_0x571d3c3d8fa0, C4<1>, C4<1>;
L_0x571d3c3d8860 .functor AND 1, L_0x571d3c3d8fa0, L_0x571d3c3d90d0, C4<1>, C4<1>;
L_0x571d3c3d8950 .functor OR 1, L_0x571d3c3d87c0, L_0x571d3c3d8860, C4<0>, C4<0>;
L_0x571d3c3d8a60 .functor AND 1, L_0x571d3c3d8c20, L_0x571d3c3d90d0, C4<1>, C4<1>;
L_0x571d3c3d8b10 .functor OR 1, L_0x571d3c3d8950, L_0x571d3c3d8a60, C4<0>, C4<0>;
v0x571d3c398180_0 .net *"_ivl_0", 0 0, L_0x571d3c3d86e0;  1 drivers
v0x571d3c398280_0 .net *"_ivl_10", 0 0, L_0x571d3c3d8a60;  1 drivers
v0x571d3c398360_0 .net *"_ivl_4", 0 0, L_0x571d3c3d87c0;  1 drivers
v0x571d3c398450_0 .net *"_ivl_6", 0 0, L_0x571d3c3d8860;  1 drivers
v0x571d3c398530_0 .net *"_ivl_8", 0 0, L_0x571d3c3d8950;  1 drivers
v0x571d3c398660_0 .net "a", 0 0, L_0x571d3c3d8c20;  1 drivers
v0x571d3c398720_0 .net "b", 0 0, L_0x571d3c3d8fa0;  1 drivers
v0x571d3c3987e0_0 .net "cin", 0 0, L_0x571d3c3d90d0;  1 drivers
v0x571d3c3988a0_0 .net "cout", 0 0, L_0x571d3c3d8b10;  1 drivers
v0x571d3c3989f0_0 .net "sum", 0 0, L_0x571d3c3d8750;  1 drivers
S_0x571d3c398b50 .scope generate, "genblk1[25]" "genblk1[25]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c398d00 .param/l "i" 0 20 34, +C4<011001>;
S_0x571d3c398de0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c398b50;
 .timescale 0 0;
S_0x571d3c398fc0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c398de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d9460 .functor XOR 1, L_0x571d3c3d99a0, L_0x571d3c3d9ad0, C4<0>, C4<0>;
L_0x571d3c3d94d0 .functor XOR 1, L_0x571d3c3d9460, L_0x571d3c3d9e70, C4<0>, C4<0>;
L_0x571d3c3d9540 .functor AND 1, L_0x571d3c3d99a0, L_0x571d3c3d9ad0, C4<1>, C4<1>;
L_0x571d3c3d95e0 .functor AND 1, L_0x571d3c3d9ad0, L_0x571d3c3d9e70, C4<1>, C4<1>;
L_0x571d3c3d96d0 .functor OR 1, L_0x571d3c3d9540, L_0x571d3c3d95e0, C4<0>, C4<0>;
L_0x571d3c3d97e0 .functor AND 1, L_0x571d3c3d99a0, L_0x571d3c3d9e70, C4<1>, C4<1>;
L_0x571d3c3d9890 .functor OR 1, L_0x571d3c3d96d0, L_0x571d3c3d97e0, C4<0>, C4<0>;
v0x571d3c399240_0 .net *"_ivl_0", 0 0, L_0x571d3c3d9460;  1 drivers
v0x571d3c399340_0 .net *"_ivl_10", 0 0, L_0x571d3c3d97e0;  1 drivers
v0x571d3c399420_0 .net *"_ivl_4", 0 0, L_0x571d3c3d9540;  1 drivers
v0x571d3c399510_0 .net *"_ivl_6", 0 0, L_0x571d3c3d95e0;  1 drivers
v0x571d3c3995f0_0 .net *"_ivl_8", 0 0, L_0x571d3c3d96d0;  1 drivers
v0x571d3c399720_0 .net "a", 0 0, L_0x571d3c3d99a0;  1 drivers
v0x571d3c3997e0_0 .net "b", 0 0, L_0x571d3c3d9ad0;  1 drivers
v0x571d3c3998a0_0 .net "cin", 0 0, L_0x571d3c3d9e70;  1 drivers
v0x571d3c399960_0 .net "cout", 0 0, L_0x571d3c3d9890;  1 drivers
v0x571d3c399ab0_0 .net "sum", 0 0, L_0x571d3c3d94d0;  1 drivers
S_0x571d3c399c10 .scope generate, "genblk1[26]" "genblk1[26]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c399dc0 .param/l "i" 0 20 34, +C4<011010>;
S_0x571d3c399ea0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c399c10;
 .timescale 0 0;
S_0x571d3c39a080 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c399ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3d9fa0 .functor XOR 1, L_0x571d3c3da4e0, L_0x571d3c3da890, C4<0>, C4<0>;
L_0x571d3c3da010 .functor XOR 1, L_0x571d3c3d9fa0, L_0x571d3c3da9c0, C4<0>, C4<0>;
L_0x571d3c3da080 .functor AND 1, L_0x571d3c3da4e0, L_0x571d3c3da890, C4<1>, C4<1>;
L_0x571d3c3da120 .functor AND 1, L_0x571d3c3da890, L_0x571d3c3da9c0, C4<1>, C4<1>;
L_0x571d3c3da210 .functor OR 1, L_0x571d3c3da080, L_0x571d3c3da120, C4<0>, C4<0>;
L_0x571d3c3da320 .functor AND 1, L_0x571d3c3da4e0, L_0x571d3c3da9c0, C4<1>, C4<1>;
L_0x571d3c3da3d0 .functor OR 1, L_0x571d3c3da210, L_0x571d3c3da320, C4<0>, C4<0>;
v0x571d3c39a300_0 .net *"_ivl_0", 0 0, L_0x571d3c3d9fa0;  1 drivers
v0x571d3c39a400_0 .net *"_ivl_10", 0 0, L_0x571d3c3da320;  1 drivers
v0x571d3c39a4e0_0 .net *"_ivl_4", 0 0, L_0x571d3c3da080;  1 drivers
v0x571d3c39a5d0_0 .net *"_ivl_6", 0 0, L_0x571d3c3da120;  1 drivers
v0x571d3c39a6b0_0 .net *"_ivl_8", 0 0, L_0x571d3c3da210;  1 drivers
v0x571d3c39a7e0_0 .net "a", 0 0, L_0x571d3c3da4e0;  1 drivers
v0x571d3c39a8a0_0 .net "b", 0 0, L_0x571d3c3da890;  1 drivers
v0x571d3c39a960_0 .net "cin", 0 0, L_0x571d3c3da9c0;  1 drivers
v0x571d3c39aa20_0 .net "cout", 0 0, L_0x571d3c3da3d0;  1 drivers
v0x571d3c39ab70_0 .net "sum", 0 0, L_0x571d3c3da010;  1 drivers
S_0x571d3c39acd0 .scope generate, "genblk1[27]" "genblk1[27]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c39ae80 .param/l "i" 0 20 34, +C4<011011>;
S_0x571d3c39af60 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c39acd0;
 .timescale 0 0;
S_0x571d3c39b140 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c39af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3dad80 .functor XOR 1, L_0x571d3c3db2c0, L_0x571d3c3db3f0, C4<0>, C4<0>;
L_0x571d3c3dadf0 .functor XOR 1, L_0x571d3c3dad80, L_0x571d3c3db7c0, C4<0>, C4<0>;
L_0x571d3c3dae60 .functor AND 1, L_0x571d3c3db2c0, L_0x571d3c3db3f0, C4<1>, C4<1>;
L_0x571d3c3daf00 .functor AND 1, L_0x571d3c3db3f0, L_0x571d3c3db7c0, C4<1>, C4<1>;
L_0x571d3c3daff0 .functor OR 1, L_0x571d3c3dae60, L_0x571d3c3daf00, C4<0>, C4<0>;
L_0x571d3c3db100 .functor AND 1, L_0x571d3c3db2c0, L_0x571d3c3db7c0, C4<1>, C4<1>;
L_0x571d3c3db1b0 .functor OR 1, L_0x571d3c3daff0, L_0x571d3c3db100, C4<0>, C4<0>;
v0x571d3c39b3c0_0 .net *"_ivl_0", 0 0, L_0x571d3c3dad80;  1 drivers
v0x571d3c39b4c0_0 .net *"_ivl_10", 0 0, L_0x571d3c3db100;  1 drivers
v0x571d3c39b5a0_0 .net *"_ivl_4", 0 0, L_0x571d3c3dae60;  1 drivers
v0x571d3c39b690_0 .net *"_ivl_6", 0 0, L_0x571d3c3daf00;  1 drivers
v0x571d3c39b770_0 .net *"_ivl_8", 0 0, L_0x571d3c3daff0;  1 drivers
v0x571d3c39b8a0_0 .net "a", 0 0, L_0x571d3c3db2c0;  1 drivers
v0x571d3c39b960_0 .net "b", 0 0, L_0x571d3c3db3f0;  1 drivers
v0x571d3c39ba20_0 .net "cin", 0 0, L_0x571d3c3db7c0;  1 drivers
v0x571d3c39bae0_0 .net "cout", 0 0, L_0x571d3c3db1b0;  1 drivers
v0x571d3c39bc30_0 .net "sum", 0 0, L_0x571d3c3dadf0;  1 drivers
S_0x571d3c39bd90 .scope generate, "genblk1[28]" "genblk1[28]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c39bf40 .param/l "i" 0 20 34, +C4<011100>;
S_0x571d3c39c020 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c39bd90;
 .timescale 0 0;
S_0x571d3c39c200 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c39c020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3db8f0 .functor XOR 1, L_0x571d3c3dbe30, L_0x571d3c3dc620, C4<0>, C4<0>;
L_0x571d3c3db960 .functor XOR 1, L_0x571d3c3db8f0, L_0x571d3c3dc750, C4<0>, C4<0>;
L_0x571d3c3db9d0 .functor AND 1, L_0x571d3c3dbe30, L_0x571d3c3dc620, C4<1>, C4<1>;
L_0x571d3c3dba70 .functor AND 1, L_0x571d3c3dc620, L_0x571d3c3dc750, C4<1>, C4<1>;
L_0x571d3c3dbb60 .functor OR 1, L_0x571d3c3db9d0, L_0x571d3c3dba70, C4<0>, C4<0>;
L_0x571d3c3dbc70 .functor AND 1, L_0x571d3c3dbe30, L_0x571d3c3dc750, C4<1>, C4<1>;
L_0x571d3c3dbd20 .functor OR 1, L_0x571d3c3dbb60, L_0x571d3c3dbc70, C4<0>, C4<0>;
v0x571d3c39c480_0 .net *"_ivl_0", 0 0, L_0x571d3c3db8f0;  1 drivers
v0x571d3c39c580_0 .net *"_ivl_10", 0 0, L_0x571d3c3dbc70;  1 drivers
v0x571d3c39c660_0 .net *"_ivl_4", 0 0, L_0x571d3c3db9d0;  1 drivers
v0x571d3c39c750_0 .net *"_ivl_6", 0 0, L_0x571d3c3dba70;  1 drivers
v0x571d3c39c830_0 .net *"_ivl_8", 0 0, L_0x571d3c3dbb60;  1 drivers
v0x571d3c39c960_0 .net "a", 0 0, L_0x571d3c3dbe30;  1 drivers
v0x571d3c39ca20_0 .net "b", 0 0, L_0x571d3c3dc620;  1 drivers
v0x571d3c39cae0_0 .net "cin", 0 0, L_0x571d3c3dc750;  1 drivers
v0x571d3c39cba0_0 .net "cout", 0 0, L_0x571d3c3dbd20;  1 drivers
v0x571d3c39ccf0_0 .net "sum", 0 0, L_0x571d3c3db960;  1 drivers
S_0x571d3c39ce50 .scope generate, "genblk1[29]" "genblk1[29]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c39d000 .param/l "i" 0 20 34, +C4<011101>;
S_0x571d3c39d0e0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c39ce50;
 .timescale 0 0;
S_0x571d3c39d2c0 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c39d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c2e4710 .functor XOR 1, L_0x571d3c3dce30, L_0x571d3c3dcf60, C4<0>, C4<0>;
L_0x571d3c3dcb40 .functor XOR 1, L_0x571d3c2e4710, L_0x571d3c3dd360, C4<0>, C4<0>;
L_0x571d3c3dcbb0 .functor AND 1, L_0x571d3c3dce30, L_0x571d3c3dcf60, C4<1>, C4<1>;
L_0x571d3c3dcc20 .functor AND 1, L_0x571d3c3dcf60, L_0x571d3c3dd360, C4<1>, C4<1>;
L_0x571d3c3dcc90 .functor OR 1, L_0x571d3c3dcbb0, L_0x571d3c3dcc20, C4<0>, C4<0>;
L_0x571d3c3dcd00 .functor AND 1, L_0x571d3c3dce30, L_0x571d3c3dd360, C4<1>, C4<1>;
L_0x571d3c3dcd70 .functor OR 1, L_0x571d3c3dcc90, L_0x571d3c3dcd00, C4<0>, C4<0>;
v0x571d3c39d540_0 .net *"_ivl_0", 0 0, L_0x571d3c2e4710;  1 drivers
v0x571d3c39d640_0 .net *"_ivl_10", 0 0, L_0x571d3c3dcd00;  1 drivers
v0x571d3c39d720_0 .net *"_ivl_4", 0 0, L_0x571d3c3dcbb0;  1 drivers
v0x571d3c39d810_0 .net *"_ivl_6", 0 0, L_0x571d3c3dcc20;  1 drivers
v0x571d3c39d8f0_0 .net *"_ivl_8", 0 0, L_0x571d3c3dcc90;  1 drivers
v0x571d3c39da20_0 .net "a", 0 0, L_0x571d3c3dce30;  1 drivers
v0x571d3c39dae0_0 .net "b", 0 0, L_0x571d3c3dcf60;  1 drivers
v0x571d3c39dba0_0 .net "cin", 0 0, L_0x571d3c3dd360;  1 drivers
v0x571d3c39dc60_0 .net "cout", 0 0, L_0x571d3c3dcd70;  1 drivers
v0x571d3c39ddb0_0 .net "sum", 0 0, L_0x571d3c3dcb40;  1 drivers
S_0x571d3c39df10 .scope generate, "genblk1[30]" "genblk1[30]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c39e0c0 .param/l "i" 0 20 34, +C4<011110>;
S_0x571d3c39e1a0 .scope generate, "genblk5" "genblk5" 20 45, 20 45 0, S_0x571d3c39df10;
 .timescale 0 0;
S_0x571d3c39e380 .scope module, "FAs_middle" "full_adder" 20 56, 21 20 0, S_0x571d3c39e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x571d3c3dd490 .functor XOR 1, L_0x571d3c3dda10, L_0x571d3c3dde20, C4<0>, C4<0>;
L_0x571d3c3dd500 .functor XOR 1, L_0x571d3c3dd490, L_0x571d3c3de360, C4<0>, C4<0>;
L_0x571d3c3dd5a0 .functor AND 1, L_0x571d3c3dda10, L_0x571d3c3dde20, C4<1>, C4<1>;
L_0x571d3c3dd690 .functor AND 1, L_0x571d3c3dde20, L_0x571d3c3de360, C4<1>, C4<1>;
L_0x571d3c3dd780 .functor OR 1, L_0x571d3c3dd5a0, L_0x571d3c3dd690, C4<0>, C4<0>;
L_0x571d3c3dd890 .functor AND 1, L_0x571d3c3dda10, L_0x571d3c3de360, C4<1>, C4<1>;
L_0x571d3c3dd900 .functor OR 1, L_0x571d3c3dd780, L_0x571d3c3dd890, C4<0>, C4<0>;
v0x571d3c39e600_0 .net *"_ivl_0", 0 0, L_0x571d3c3dd490;  1 drivers
v0x571d3c39e700_0 .net *"_ivl_10", 0 0, L_0x571d3c3dd890;  1 drivers
v0x571d3c39e7e0_0 .net *"_ivl_4", 0 0, L_0x571d3c3dd5a0;  1 drivers
v0x571d3c39e8d0_0 .net *"_ivl_6", 0 0, L_0x571d3c3dd690;  1 drivers
v0x571d3c39e9b0_0 .net *"_ivl_8", 0 0, L_0x571d3c3dd780;  1 drivers
v0x571d3c39eae0_0 .net "a", 0 0, L_0x571d3c3dda10;  1 drivers
v0x571d3c39eba0_0 .net "b", 0 0, L_0x571d3c3dde20;  1 drivers
v0x571d3c39ec60_0 .net "cin", 0 0, L_0x571d3c3de360;  1 drivers
v0x571d3c39ed20_0 .net "cout", 0 0, L_0x571d3c3dd900;  1 drivers
v0x571d3c39ee70_0 .net "sum", 0 0, L_0x571d3c3dd500;  1 drivers
S_0x571d3c39efd0 .scope generate, "genblk1[31]" "genblk1[31]" 20 34, 20 34 0, S_0x571d3c37e5d0;
 .timescale 0 0;
P_0x571d3c39f180 .param/l "i" 0 20 34, +C4<011111>;
S_0x571d3c39f260 .scope generate, "genblk4" "genblk4" 20 45, 20 45 0, S_0x571d3c39efd0;
 .timescale 0 0;
L_0x571d3c3df520 .functor XOR 1, L_0x571d3c3df0e0, L_0x571d3c3df480, C4<0>, C4<0>;
L_0x571d3c3df9e0 .functor XOR 1, L_0x571d3c3df520, L_0x571d3c3df630, C4<0>, C4<0>;
v0x571d3c39f440_0 .net *"_ivl_0", 0 0, L_0x571d3c3df0e0;  1 drivers
v0x571d3c39f540_0 .net *"_ivl_1", 0 0, L_0x571d3c3df480;  1 drivers
v0x571d3c39f620_0 .net *"_ivl_2", 0 0, L_0x571d3c3df520;  1 drivers
v0x571d3c39f6e0_0 .net *"_ivl_4", 0 0, L_0x571d3c3df630;  1 drivers
v0x571d3c39f7c0_0 .net *"_ivl_5", 0 0, L_0x571d3c3df9e0;  1 drivers
S_0x571d3c3a0870 .scope module, "U_MUX_2X1" "mux_2x1" 17 104, 22 1 0, S_0x571d3c37c680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /OUTPUT 32 "o_mux";
P_0x571d3c3a0a00 .param/l "DATA_WIDTH" 0 22 1, +C4<00000000000000000000000000100000>;
v0x571d3c3a0b90_0 .net "i_a", 31 0, v0x571d3c37d290_0;  alias, 1 drivers
v0x571d3c3a0ca0_0 .net "i_b", 31 0, v0x571d3c1ad290_0;  alias, 1 drivers
v0x571d3c3a0d60_0 .net "i_sel", 0 0, v0x571d3c1a7f10_0;  alias, 1 drivers
v0x571d3c3a0e60_0 .net "o_mux", 31 0, L_0x571d3c3dfc50;  alias, 1 drivers
L_0x571d3c3dfc50 .functor MUXZ 32, v0x571d3c37d290_0, v0x571d3c1ad290_0, v0x571d3c1a7f10_0, C4<>;
S_0x571d3c3a0f80 .scope module, "U_MUX_4X1" "mux_4x1" 17 88, 18 20 0, S_0x571d3c37c680;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_sel";
    .port_info 1 /INPUT 32 "i_a";
    .port_info 2 /INPUT 32 "i_b";
    .port_info 3 /INPUT 32 "i_c";
    .port_info 4 /INPUT 32 "i_d";
    .port_info 5 /OUTPUT 32 "o_mux";
v0x571d3c3a12d0_0 .net "i_a", 31 0, v0x571d3c1b6360_0;  alias, 1 drivers
v0x571d3c3a13b0_0 .net "i_b", 31 0, v0x571d3c3a4d30_0;  alias, 1 drivers
v0x571d3c3a1450_0 .net "i_c", 31 0, v0x571d3c134890_0;  alias, 1 drivers
o0x7a328eac76b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x571d3c3a1520_0 .net "i_d", 31 0, o0x7a328eac76b8;  0 drivers
v0x571d3c3a1600_0 .net "i_sel", 1 0, v0x571d3c1862f0_0;  alias, 1 drivers
v0x571d3c3a1710_0 .var "o_mux", 31 0;
E_0x571d3c3a1240/0 .event edge, v0x571d3c1862f0_0, v0x571d3c1b6360_0, v0x571d3c37ae70_0, v0x571d3c134890_0;
E_0x571d3c3a1240/1 .event edge, v0x571d3c3a1520_0;
E_0x571d3c3a1240 .event/or E_0x571d3c3a1240/0, E_0x571d3c3a1240/1;
S_0x571d3c3a1900 .scope module, "U_PC_TARGET" "pc_target" 17 72, 23 21 0, S_0x571d3c37c680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_pc_EX";
    .port_info 1 /INPUT 32 "i_imm_ext_EX";
    .port_info 2 /OUTPUT 32 "o_pc_target_EX";
P_0x571d3c3a1b30 .param/l "WIDTH" 0 23 22, +C4<00000000000000000000000000100000>;
v0x571d3c3a1c40_0 .net "i_imm_ext_EX", 31 0, v0x571d3c1ad290_0;  alias, 1 drivers
v0x571d3c3a1d70_0 .net "i_pc_EX", 31 0, v0x571d3c1ad490_0;  alias, 1 drivers
v0x571d3c3a1e30_0 .net "o_pc_target_EX", 31 0, L_0x571d3c3c8bc0;  alias, 1 drivers
L_0x571d3c3c8bc0 .arith/sum 32, v0x571d3c1ad490_0, v0x571d3c1ad290_0;
S_0x571d3c3a3110 .scope module, "U_STAGE_FETCH" "stage_fetch" 8 143, 24 23 0, S_0x571d3c2d4600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
v0x571d3c3a4110_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c3a41d0_0 .net "i_en_IF", 0 0, L_0x571d3c3e0660;  alias, 1 drivers
v0x571d3c3a4290_0 .net "i_pc_src_EX", 0 0, L_0x571d3c3c8500;  alias, 1 drivers
v0x571d3c3a4330_0 .net "i_pc_target_EX", 31 0, L_0x571d3c3c8bc0;  alias, 1 drivers
v0x571d3c3a4460_0 .net "i_rst_IF", 0 0, o0x7a328eac14a8;  alias, 0 drivers
v0x571d3c3a4500_0 .net "o_pc_IF", 31 0, v0x571d3c3a3830_0;  alias, 1 drivers
v0x571d3c3a45f0_0 .net "o_pcplus4_IF", 31 0, L_0x571d3c3c86b0;  alias, 1 drivers
S_0x571d3c3a33a0 .scope module, "U_NEXT_PC" "next_pc" 24 56, 25 21 0, S_0x571d3c3a3110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_pc_target_EX";
    .port_info 2 /INPUT 1 "i_pc_src_EX";
    .port_info 3 /INPUT 1 "i_rst_IF";
    .port_info 4 /INPUT 1 "i_en_IF";
    .port_info 5 /OUTPUT 32 "o_pcplus4_IF";
    .port_info 6 /OUTPUT 32 "o_pc_IF";
L_0x571d3c3c86b0 .functor BUFZ 32, v0x571d3c3a3f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x571d3c3a3770_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c3a3830_0 .var "current_pc", 31 0;
v0x571d3c3a3910_0 .net "i_en_IF", 0 0, L_0x571d3c3e0660;  alias, 1 drivers
v0x571d3c3a39b0_0 .net "i_pc_src_EX", 0 0, L_0x571d3c3c8500;  alias, 1 drivers
v0x571d3c3a3aa0_0 .net "i_pc_target_EX", 31 0, L_0x571d3c3c8bc0;  alias, 1 drivers
v0x571d3c3a3b90_0 .net "i_rst_IF", 0 0, o0x7a328eac14a8;  alias, 0 drivers
v0x571d3c3a3c80_0 .var "muxed_input", 31 0;
v0x571d3c3a3d40_0 .net "o_pc_IF", 31 0, v0x571d3c3a3830_0;  alias, 1 drivers
v0x571d3c3a3e00_0 .net "o_pcplus4_IF", 31 0, L_0x571d3c3c86b0;  alias, 1 drivers
v0x571d3c3a3f30_0 .var "pc_plus_4", 31 0;
E_0x571d3c3a3690 .event posedge, v0x571d3c37b0b0_0, v0x571d3c2f54e0_0;
E_0x571d3c3a3710 .event edge, v0x571d3c303c30_0, v0x571d3c3a3f30_0, v0x571d3c2ef7d0_0;
S_0x571d3c3a47e0 .scope module, "U_STAGE_WRITE_BACK" "stage_write_back" 8 286, 26 20 0, S_0x571d3c2d4600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_result_src_WB";
    .port_info 1 /INPUT 32 "i_alu_result_WB";
    .port_info 2 /INPUT 32 "i_result_data_WB";
    .port_info 3 /INPUT 32 "i_pcplus4_WB";
    .port_info 4 /OUTPUT 32 "o_result_WB";
v0x571d3c3a4a70_0 .net "i_alu_result_WB", 31 0, v0x571d3c206910_0;  alias, 1 drivers
v0x571d3c3a4b50_0 .net "i_pcplus4_WB", 31 0, v0x571d3c2069d0_0;  alias, 1 drivers
v0x571d3c3a4bf0_0 .net "i_result_data_WB", 31 0, v0x571d3c206c50_0;  alias, 1 drivers
v0x571d3c3a4c90_0 .net "i_result_src_WB", 1 0, v0x571d3c1df8d0_0;  alias, 1 drivers
v0x571d3c3a4d30_0 .var "o_result_WB", 31 0;
E_0x571d3c3a1160 .event edge, v0x571d3c2069d0_0, v0x571d3c206c50_0, v0x571d3c206910_0, v0x571d3c1df8d0_0;
S_0x571d3c3aa860 .scope module, "U_DATA_MEM" "mem" 3 157, 27 20 0, S_0x571d3c343880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x571d3c2f5410 .param/l "ADDR_WIDTH" 0 27 20, +C4<00000000000000000000000000001010>;
P_0x571d3c2f5450 .param/l "DATA_WIDTH" 0 27 20, +C4<00000000000000000000000000100000>;
P_0x571d3c2f5490 .param/l "MEM_SIZE" 0 27 20, +C4<00000000000000000000000000000100>;
L_0x571d3c3f3e40 .functor AND 1, L_0x571d3c3e2830, L_0x571d3c3e30e0, C4<1>, C4<1>;
L_0x571d3c3f3f50 .functor AND 1, L_0x571d3c3f3e40, L_0x571d3c3f3eb0, C4<1>, C4<1>;
v0x571d3c3aab80_0 .net *"_ivl_1", 0 0, L_0x571d3c3f3e40;  1 drivers
L_0x7a328ea755c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571d3c3aac40_0 .net *"_ivl_11", 1 0, L_0x7a328ea755c8;  1 drivers
L_0x7a328ea75610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x571d3c3aad20_0 .net/2u *"_ivl_12", 31 0, L_0x7a328ea75610;  1 drivers
v0x571d3c3aade0_0 .net *"_ivl_3", 0 0, L_0x571d3c3f3eb0;  1 drivers
v0x571d3c3aaea0_0 .net *"_ivl_5", 0 0, L_0x571d3c3f3f50;  1 drivers
v0x571d3c3aaf60_0 .net *"_ivl_6", 31 0, L_0x571d3c3f4060;  1 drivers
v0x571d3c3ab040_0 .net *"_ivl_8", 11 0, L_0x571d3c3f4100;  1 drivers
v0x571d3c3ab120_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c3ab1c0 .array "mem", 1023 0, 31 0;
v0x571d3c3ab280_0 .net "rst", 0 0, o0x7a328eac14a8;  alias, 0 drivers
v0x571d3c3ab320_0 .var "wb_ack_o", 0 0;
v0x571d3c3ab3e0_0 .net "wb_adr_i", 9 0, L_0x571d3c3e1f00;  alias, 1 drivers
v0x571d3c3ab4c0_0 .net "wb_cyc_i", 0 0, L_0x571d3c3e2830;  alias, 1 drivers
v0x571d3c3ab580_0 .net "wb_dat_i", 31 0, L_0x571d3c3e2290;  alias, 1 drivers
v0x571d3c3ab660_0 .net "wb_dat_o", 31 0, L_0x571d3c3f4240;  alias, 1 drivers
v0x571d3c3ab740_0 .net "wb_stb_i", 0 0, L_0x571d3c3e30e0;  alias, 1 drivers
v0x571d3c3ab800_0 .net "wb_we_i", 0 0, L_0x571d3c3e25c0;  alias, 1 drivers
L_0x571d3c3f3eb0 .reduce/nor L_0x571d3c3e25c0;
L_0x571d3c3f4060 .array/port v0x571d3c3ab1c0, L_0x571d3c3f4100;
L_0x571d3c3f4100 .concat [ 10 2 0 0], L_0x571d3c3e1f00, L_0x7a328ea755c8;
L_0x571d3c3f4240 .functor MUXZ 32, L_0x7a328ea75610, L_0x571d3c3f4060, L_0x571d3c3f3f50, C4<>;
S_0x571d3c3abaf0 .scope module, "U_INST_MEM" "mem" 3 138, 27 20 0, S_0x571d3c343880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /INPUT 1 "wb_we_i";
    .port_info 5 /INPUT 1 "wb_stb_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_0x571d3c3abc80 .param/l "ADDR_WIDTH" 0 27 20, +C4<00000000000000000000000000001010>;
P_0x571d3c3abcc0 .param/l "DATA_WIDTH" 0 27 20, +C4<00000000000000000000000000100000>;
P_0x571d3c3abd00 .param/l "MEM_SIZE" 0 27 20, +C4<00000000000000000000000000000100>;
L_0x571d3c3e3180 .functor AND 1, L_0x571d3c3e1850, L_0x571d3c3e14b0, C4<1>, C4<1>;
L_0x571d3c3e3a00 .functor AND 1, L_0x571d3c3e3180, L_0x571d3c3e3960, C4<1>, C4<1>;
v0x571d3c3abf20_0 .net *"_ivl_1", 0 0, L_0x571d3c3e3180;  1 drivers
L_0x7a328ea75538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x571d3c3abfe0_0 .net *"_ivl_11", 1 0, L_0x7a328ea75538;  1 drivers
L_0x7a328ea75580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x571d3c3ac0c0_0 .net/2u *"_ivl_12", 31 0, L_0x7a328ea75580;  1 drivers
v0x571d3c3ac180_0 .net *"_ivl_3", 0 0, L_0x571d3c3e3960;  1 drivers
v0x571d3c3ac240_0 .net *"_ivl_5", 0 0, L_0x571d3c3e3a00;  1 drivers
v0x571d3c3ac300_0 .net *"_ivl_6", 31 0, L_0x571d3c3e3b10;  1 drivers
v0x571d3c3ac3e0_0 .net *"_ivl_8", 11 0, L_0x571d3c3e3bb0;  1 drivers
v0x571d3c3ac4c0_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c3ac560 .array "mem", 1023 0, 31 0;
v0x571d3c3ac620_0 .net "rst", 0 0, o0x7a328eac14a8;  alias, 0 drivers
v0x571d3c3ac6c0_0 .var "wb_ack_o", 0 0;
v0x571d3c3ac780_0 .net "wb_adr_i", 9 0, L_0x571d3c3e0c50;  alias, 1 drivers
v0x571d3c3ac860_0 .net "wb_cyc_i", 0 0, L_0x571d3c3e1850;  alias, 1 drivers
v0x571d3c3ac920_0 .net "wb_dat_i", 31 0, L_0x571d3c3e0e30;  alias, 1 drivers
v0x571d3c3aca00_0 .net "wb_dat_o", 31 0, L_0x571d3c3f3d00;  alias, 1 drivers
v0x571d3c3acae0_0 .net "wb_stb_i", 0 0, L_0x571d3c3e14b0;  alias, 1 drivers
v0x571d3c3acba0_0 .net "wb_we_i", 0 0, L_0x571d3c3e1110;  alias, 1 drivers
L_0x571d3c3e3960 .reduce/nor L_0x571d3c3e1110;
L_0x571d3c3e3b10 .array/port v0x571d3c3ac560, L_0x571d3c3e3bb0;
L_0x571d3c3e3bb0 .concat [ 10 2 0 0], L_0x571d3c3e0c50, L_0x7a328ea75538;
L_0x571d3c3f3d00 .functor MUXZ 32, L_0x7a328ea75580, L_0x571d3c3e3b10, L_0x571d3c3e3a00, C4<>;
S_0x571d3c3ace90 .scope module, "U_UART_WB_BRIDGE" "uart_wbs_bridge" 3 45, 28 1 0, S_0x571d3c343880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /OUTPUT 1 "uart_tx";
    .port_info 4 /INPUT 1 "start_rx";
    .port_info 5 /OUTPUT 1 "wb_cyc_o";
    .port_info 6 /OUTPUT 1 "wb_stb_o";
    .port_info 7 /OUTPUT 1 "wb_we_o";
    .port_info 8 /OUTPUT 32 "wb_adr_o";
    .port_info 9 /OUTPUT 32 "wb_dat_o";
    .port_info 10 /INPUT 32 "wb_dat_i";
    .port_info 11 /INPUT 1 "wb_ack_i";
P_0x571d3c3ad020 .param/l "ADDR_WIDTH" 0 28 3, +C4<00000000000000000000000000100000>;
P_0x571d3c3ad060 .param/l "BAUD_RATE" 0 28 4, +C4<00000000000000000010010110000000>;
P_0x571d3c3ad0a0 .param/l "CLOCK_FREQ" 0 28 5, +C4<00000010111110101111000010000000>;
P_0x571d3c3ad0e0 .param/l "CMD_READ" 0 28 6, C4<00000001>;
P_0x571d3c3ad120 .param/l "CMD_WRITE" 0 28 7, C4<10101010>;
P_0x571d3c3ad160 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x571d3c3ad1a0 .param/l "IDLE" 1 28 88, C4<000>;
P_0x571d3c3ad1e0 .param/l "READ_ADDR" 1 28 89, C4<010>;
P_0x571d3c3ad220 .param/l "READ_DATA" 1 28 90, C4<011>;
P_0x571d3c3ad260 .param/l "SEND_DATA" 1 28 93, C4<110>;
P_0x571d3c3ad2a0 .param/l "WB_READ" 1 28 92, C4<101>;
P_0x571d3c3ad2e0 .param/l "WB_WRITE" 1 28 91, C4<100>;
v0x571d3c3af600_0 .var "addr_reg", 31 0;
v0x571d3c3af700_0 .var "byte_count", 3 0;
v0x571d3c3af7e0_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c3af880_0 .var "cmd_reg", 7 0;
v0x571d3c3af940_0 .var "data_reg", 31 0;
v0x571d3c3afa20_0 .net "rst", 0 0, o0x7a328eac14a8;  alias, 0 drivers
v0x571d3c3afac0_0 .net "start_rx", 0 0, o0x7a328eac9068;  alias, 0 drivers
v0x571d3c3afb60_0 .var "state", 2 0;
v0x571d3c3afc20_0 .net "uart_rx", 0 0, o0x7a328eac8fa8;  alias, 0 drivers
v0x571d3c3afd50_0 .net "uart_rx_data", 7 0, v0x571d3c3ae060_0;  1 drivers
v0x571d3c3afdf0_0 .net "uart_rx_valid", 0 0, v0x571d3c3ae140_0;  1 drivers
v0x571d3c3afe90_0 .net "uart_tx", 0 0, v0x571d3c3af440_0;  alias, 1 drivers
v0x571d3c3aff30_0 .var "uart_tx_data", 7 0;
v0x571d3c3b0000_0 .net "uart_tx_ready", 0 0, v0x571d3c3af140_0;  1 drivers
v0x571d3c3b00d0_0 .var "uart_tx_valid", 0 0;
v0x571d3c3b01a0_0 .net "wb_ack_i", 0 0, L_0x571d3c3e3750;  alias, 1 drivers
v0x571d3c3b0240_0 .var "wb_adr_o", 31 0;
v0x571d3c3b03f0_0 .var "wb_cyc_o", 0 0;
v0x571d3c3b0490_0 .net "wb_dat_i", 31 0, L_0x571d3c3f47f0;  alias, 1 drivers
v0x571d3c3b0550_0 .var "wb_dat_o", 31 0;
v0x571d3c3b0630_0 .var "wb_stb_o", 0 0;
v0x571d3c3b06f0_0 .var "wb_we_o", 0 0;
S_0x571d3c3ad940 .scope module, "uart_rx_inst" "uart_receiver" 28 38, 29 1 0, S_0x571d3c3ace90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "start_rx";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "data_valid";
P_0x571d3c3adad0 .param/l "BAUD_RATE" 0 29 2, +C4<00000000000000000010010110000000>;
P_0x571d3c3adb10 .param/l "BIT_TIME" 1 29 16, +C4<00000000000000000001010001011000>;
P_0x571d3c3adb50 .param/l "CLOCK_FREQ" 0 29 3, +C4<00000010111110101111000010000000>;
P_0x571d3c3adb90 .param/l "HALF_BIT_TIME" 1 29 17, +C4<00000000000000000000101000101100>;
v0x571d3c3ade00_0 .var "bit_index", 3 0;
v0x571d3c3adf00_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c3adfc0_0 .var "clock_count", 15 0;
v0x571d3c3ae060_0 .var "data_out", 7 0;
v0x571d3c3ae140_0 .var "data_valid", 0 0;
v0x571d3c3ae200_0 .var "receiving", 0 0;
v0x571d3c3ae2c0_0 .net "rst", 0 0, o0x7a328eac14a8;  alias, 0 drivers
v0x571d3c3ae470_0 .net "rx", 0 0, o0x7a328eac8fa8;  alias, 0 drivers
v0x571d3c3ae530_0 .var "rx_sync_1", 0 0;
v0x571d3c3ae5f0_0 .var "rx_sync_2", 0 0;
v0x571d3c3ae6b0_0 .var "shift_reg", 7 0;
v0x571d3c3ae790_0 .net "start_rx", 0 0, o0x7a328eac9068;  alias, 0 drivers
S_0x571d3c3ae950 .scope module, "uart_tx_inst" "uart_transmitter" 28 51, 30 1 0, S_0x571d3c3ace90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "data_valid";
    .port_info 5 /OUTPUT 1 "ready";
P_0x571d3c3aeb00 .param/l "BAUD_RATE" 0 30 2, +C4<00000000000000000010010110000000>;
P_0x571d3c3aeb40 .param/l "BIT_TIME" 1 30 13, +C4<00000000000000000001010001011000>;
P_0x571d3c3aeb80 .param/l "CLOCK_FREQ" 0 30 3, +C4<00000010111110101111000010000000>;
v0x571d3c3aed60_0 .var "bit_index", 3 0;
v0x571d3c3aee40_0 .net "clk", 0 0, o0x7a328eabf768;  alias, 0 drivers
v0x571d3c3aef00_0 .var "clock_count", 15 0;
v0x571d3c3aefa0_0 .net "data_in", 7 0, v0x571d3c3aff30_0;  1 drivers
v0x571d3c3af080_0 .net "data_valid", 0 0, v0x571d3c3b00d0_0;  1 drivers
v0x571d3c3af140_0 .var "ready", 0 0;
v0x571d3c3af200_0 .net "rst", 0 0, o0x7a328eac14a8;  alias, 0 drivers
v0x571d3c3af2a0_0 .var "shift_reg", 9 0;
v0x571d3c3af380_0 .var "transmitting", 0 0;
v0x571d3c3af440_0 .var "tx", 0 0;
S_0x571d3c334330 .scope module, "tb_uart_wbs_bridge" "tb_uart_wbs_bridge" 31 3;
 .timescale -9 -12;
P_0x571d3c0f8c40 .param/l "ADDR_WIDTH" 0 31 7, +C4<00000000000000000000000000010000>;
P_0x571d3c0f8c80 .param/real "BAUD_RATE" 0 31 8, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x571d3c0f8cc0 .param/real "CLK_PERIOD" 0 31 11, Cr<m6666666666666800gfbe>; value=0.100000
P_0x571d3c0f8d00 .param/real "CLOCK_FREQ" 0 31 9, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x571d3c0f8d40 .param/l "CMD_READ" 1 31 13, C4<00000001>;
P_0x571d3c0f8d80 .param/l "CMD_WRITE" 1 31 14, C4<11111111>;
P_0x571d3c0f8dc0 .param/l "DATA_WIDTH" 0 31 6, +C4<00000000000000000000000000100000>;
v0x571d3c3ba240_0 .var/real "BIT_PERIOD", 0 0;
v0x571d3c3ba320_0 .var "clk", 0 0;
v0x571d3c3ba3e0 .array "memory", 65535 0, 31 0;
v0x571d3c3ba4b0_0 .var "rst", 0 0;
v0x571d3c3ba550_0 .var "start_rx", 0 0;
v0x571d3c3ba640_0 .var "test_passed", 0 0;
v0x571d3c3ba6e0_0 .var "uart_rx", 0 0;
v0x571d3c3ba7d0_0 .var/i "uart_rx_ptr", 31 0;
v0x571d3c3ba8b0_0 .net "uart_tx", 0 0, v0x571d3c3b8c20_0;  1 drivers
v0x571d3c3ba950_0 .var/i "uart_tx_ptr", 31 0;
v0x571d3c3baa30_0 .var "wb_ack_i", 0 0;
v0x571d3c3baad0_0 .net "wb_adr_o", 15 0, v0x571d3c3b9b50_0;  1 drivers
v0x571d3c3bab70_0 .net "wb_cyc_o", 0 0, v0x571d3c3b9d00_0;  1 drivers
v0x571d3c3bac10_0 .var "wb_dat_i", 31 0;
v0x571d3c3bacb0_0 .net "wb_dat_o", 31 0, v0x571d3c3b9e60_0;  1 drivers
v0x571d3c3bad80_0 .net "wb_stb_o", 0 0, v0x571d3c3b9f40_0;  1 drivers
v0x571d3c3bae50_0 .net "wb_we_o", 0 0, v0x571d3c3ba000_0;  1 drivers
v0x571d3c3bb030_0 .var "write_address", 15 0;
v0x571d3c3bb0d0_0 .var "write_data", 31 0;
S_0x571d3c3b4bd0 .scope task, "test_read_from_memory" "test_read_from_memory" 31 174, 31 174 0, S_0x571d3c334330;
 .timescale -9 -12;
v0x571d3c3b4dd0_0 .var "address", 15 0;
v0x571d3c3b4e70_0 .var "received_data", 31 0;
E_0x571d3c1306c0 .event edge, v0x571d3c3b9410_0;
TD_tb_uart_wbs_bridge.test_read_from_memory ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x571d3c3b5f40_0, 0, 8;
    %fork TD_tb_uart_wbs_bridge.uart_send_byte, S_0x571d3c3b5c10;
    %join;
    %vpi_call/w 31 180 "$display", "Sent CMD_READ Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x571d3c3b4dd0_0;
    %pad/u 32;
    %store/vec4 v0x571d3c3b63e0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x571d3c3b64a0_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.uart_send_word, S_0x571d3c3b6020;
    %join;
    %vpi_call/w 31 186 "$display", "Sent Address: 0x%0h", v0x571d3c3b4dd0_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x571d3c3b9410_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x571d3c1306c0;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x571d3c3b4dd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x571d3c3ba3e0, 4;
    %store/vec4 v0x571d3c3bac10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x571d3c3baa30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571d3c3baa30_0, 0, 1;
    %alloc S_0x571d3c3b5760;
    %fork TD_tb_uart_wbs_bridge.uart_receive_word, S_0x571d3c3b5760;
    %join;
    %load/vec4 v0x571d3c3b5a40_0;
    %store/vec4 v0x571d3c3b4e70_0, 0, 32;
    %free S_0x571d3c3b5760;
    %vpi_call/w 31 201 "$display", "Received Data: 0x%0h", v0x571d3c3b4e70_0 {0 0 0};
    %load/vec4 v0x571d3c3b4e70_0;
    %load/vec4 v0x571d3c3b4dd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x571d3c3ba3e0, 4;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %load/vec4 v0x571d3c3b4dd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x571d3c3ba3e0, 4;
    %vpi_call/w 31 206 "$display", "ERROR: Data mismatch! Expected 0x%08X, Got 0x%08X", S<0,vec4,u32>, v0x571d3c3b4e70_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571d3c3ba640_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 31 210 "$display", "Data read matches memory content." {0 0 0};
T_0.3 ;
    %end;
S_0x571d3c3b4f50 .scope task, "test_write_to_memory" "test_write_to_memory" 31 145, 31 145 0, S_0x571d3c334330;
 .timescale -9 -12;
v0x571d3c3b5150_0 .var "address", 15 0;
v0x571d3c3b5230_0 .var "data", 31 0;
TD_tb_uart_wbs_bridge.test_write_to_memory ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x571d3c3b5f40_0, 0, 8;
    %fork TD_tb_uart_wbs_bridge.uart_send_byte, S_0x571d3c3b5c10;
    %join;
    %vpi_call/w 31 149 "$display", "Sent CMD_WRITE Command." {0 0 0};
    %delay 50000, 0;
    %load/vec4 v0x571d3c3b5150_0;
    %pad/u 32;
    %store/vec4 v0x571d3c3b63e0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x571d3c3b64a0_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.uart_send_word, S_0x571d3c3b6020;
    %join;
    %vpi_call/w 31 154 "$display", "Sent Address: 0x%0h", v0x571d3c3b5150_0 {0 0 0};
    %load/vec4 v0x571d3c3b5230_0;
    %store/vec4 v0x571d3c3b63e0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x571d3c3b64a0_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.uart_send_word, S_0x571d3c3b6020;
    %join;
    %vpi_call/w 31 158 "$display", "Sent Data: 0x%0h", v0x571d3c3b5230_0 {0 0 0};
    %vpi_call/w 31 161 "$display", "uut.state=%b", v0x571d3c3b9410_0 {0 0 0};
T_1.4 ;
    %load/vec4 v0x571d3c3b9410_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.5, 6;
    %wait E_0x571d3c1306c0;
    %jmp T_1.4;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x571d3c3baa30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571d3c3baa30_0, 0, 1;
    %load/vec4 v0x571d3c3b5230_0;
    %load/vec4 v0x571d3c3b5150_0;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x571d3c3ba3e0, 4, 0;
    %vpi_call/w 31 169 "$display", "Memory at Address 0x%0h updated with Data 0x%0h", v0x571d3c3b5150_0, v0x571d3c3b5230_0 {0 0 0};
    %end;
S_0x571d3c3b5310 .scope task, "uart_capture_byte" "uart_capture_byte" 31 288, 31 288 0, S_0x571d3c334330;
 .timescale -9 -12;
v0x571d3c3b5580_0 .var/i "bit_idx", 31 0;
v0x571d3c3b5680_0 .var "data", 7 0;
E_0x571d3c3b5520 .event edge, v0x571d3c3b8c20_0;
TD_tb_uart_wbs_bridge.uart_capture_byte ;
T_2.6 ;
    %load/vec4 v0x571d3c3ba8b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_0x571d3c3b5520;
    %jmp T_2.6;
T_2.7 ;
    %load/real v0x571d3c3ba240_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571d3c3b5580_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x571d3c3b5580_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.9, 5;
    %load/real v0x571d3c3ba240_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x571d3c3ba8b0_0;
    %ix/getv/s 4, v0x571d3c3b5580_0;
    %store/vec4 v0x571d3c3b5680_0, 4, 1;
    %load/vec4 v0x571d3c3b5580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571d3c3b5580_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %load/real v0x571d3c3ba240_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
S_0x571d3c3b5760 .scope autotask, "uart_receive_word" "uart_receive_word" 31 254, 31 254 0, S_0x571d3c334330;
 .timescale -9 -12;
v0x571d3c3b5940_0 .var/i "byte_count", 31 0;
v0x571d3c3b5a40_0 .var "data", 31 0;
v0x571d3c3b5b20_0 .var "received_byte", 7 0;
TD_tb_uart_wbs_bridge.uart_receive_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571d3c3b5a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571d3c3b5940_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x571d3c3b5940_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.11, 5;
    %fork TD_tb_uart_wbs_bridge.uart_capture_byte, S_0x571d3c3b5310;
    %join;
    %load/vec4 v0x571d3c3b5680_0;
    %store/vec4 v0x571d3c3b5b20_0, 0, 8;
    %load/vec4 v0x571d3c3b5a40_0;
    %load/vec4 v0x571d3c3b5b20_0;
    %pad/u 32;
    %load/vec4 v0x571d3c3b5940_0;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x571d3c3b5a40_0, 0, 32;
    %load/vec4 v0x571d3c3b5940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571d3c3b5940_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %end;
S_0x571d3c3b5c10 .scope task, "uart_send_byte" "uart_send_byte" 31 216, 31 216 0, S_0x571d3c334330;
 .timescale -9 -12;
v0x571d3c3b5e40_0 .var/i "bit_idx", 31 0;
v0x571d3c3b5f40_0 .var "data", 7 0;
TD_tb_uart_wbs_bridge.uart_send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571d3c3ba6e0_0, 0, 1;
    %load/real v0x571d3c3ba240_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571d3c3b5e40_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x571d3c3b5e40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.13, 5;
    %load/vec4 v0x571d3c3b5f40_0;
    %load/vec4 v0x571d3c3b5e40_0;
    %part/s 1;
    %store/vec4 v0x571d3c3ba6e0_0, 0, 1;
    %load/real v0x571d3c3ba240_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x571d3c3b5e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571d3c3b5e40_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x571d3c3ba6e0_0, 0, 1;
    %load/real v0x571d3c3ba240_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/real v0x571d3c3ba240_0;
    %pushi/vec4 10, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
S_0x571d3c3b6020 .scope task, "uart_send_word" "uart_send_word" 31 242, 31 242 0, S_0x571d3c334330;
 .timescale -9 -12;
v0x571d3c3b6200_0 .var/i "byte_count", 31 0;
v0x571d3c3b6300_0 .var "byte_data", 7 0;
v0x571d3c3b63e0_0 .var "data", 31 0;
v0x571d3c3b64a0_0 .var/i "width", 31 0;
TD_tb_uart_wbs_bridge.uart_send_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571d3c3b6200_0, 0, 32;
T_5.14 ;
    %load/vec4 v0x571d3c3b6200_0;
    %load/vec4 v0x571d3c3b64a0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_5.15, 5;
    %load/vec4 v0x571d3c3b63e0_0;
    %load/vec4 v0x571d3c3b6200_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x571d3c3b6300_0, 0, 8;
    %load/vec4 v0x571d3c3b6300_0;
    %store/vec4 v0x571d3c3b5f40_0, 0, 8;
    %fork TD_tb_uart_wbs_bridge.uart_send_byte, S_0x571d3c3b5c10;
    %join;
    %load/vec4 v0x571d3c3b6200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571d3c3b6200_0, 0, 32;
    %jmp T_5.14;
T_5.15 ;
    %end;
S_0x571d3c3b6580 .scope module, "uut" "uart_wbs_bridge" 31 48, 28 1 0, S_0x571d3c334330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /OUTPUT 1 "uart_tx";
    .port_info 4 /INPUT 1 "start_rx";
    .port_info 5 /OUTPUT 1 "wb_cyc_o";
    .port_info 6 /OUTPUT 1 "wb_stb_o";
    .port_info 7 /OUTPUT 1 "wb_we_o";
    .port_info 8 /OUTPUT 16 "wb_adr_o";
    .port_info 9 /OUTPUT 32 "wb_dat_o";
    .port_info 10 /INPUT 32 "wb_dat_i";
    .port_info 11 /INPUT 1 "wb_ack_i";
P_0x571d3c3b6760 .param/l "ADDR_WIDTH" 0 28 3, +C4<00000000000000000000000000010000>;
P_0x571d3c3b67a0 .param/real "BAUD_RATE" 0 28 4, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x571d3c3b67e0 .param/real "CLOCK_FREQ" 0 28 5, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x571d3c3b6820 .param/l "CMD_READ" 0 28 6, C4<00000001>;
P_0x571d3c3b6860 .param/l "CMD_WRITE" 0 28 7, C4<11111111>;
P_0x571d3c3b68a0 .param/l "DATA_WIDTH" 0 28 2, +C4<00000000000000000000000000100000>;
P_0x571d3c3b68e0 .param/l "IDLE" 1 28 88, C4<000>;
P_0x571d3c3b6920 .param/l "READ_ADDR" 1 28 89, C4<010>;
P_0x571d3c3b6960 .param/l "READ_DATA" 1 28 90, C4<011>;
P_0x571d3c3b69a0 .param/l "SEND_DATA" 1 28 93, C4<110>;
P_0x571d3c3b69e0 .param/l "WB_READ" 1 28 92, C4<101>;
P_0x571d3c3b6a20 .param/l "WB_WRITE" 1 28 91, C4<100>;
v0x571d3c3b8de0_0 .var "addr_reg", 15 0;
v0x571d3c3b8ee0_0 .var "byte_count", 3 0;
v0x571d3c3b8fc0_0 .net "clk", 0 0, v0x571d3c3ba320_0;  1 drivers
v0x571d3c3b9090_0 .var "cmd_reg", 7 0;
v0x571d3c3b9150_0 .var "data_reg", 31 0;
v0x571d3c3b9280_0 .net "rst", 0 0, v0x571d3c3ba4b0_0;  1 drivers
v0x571d3c3b9370_0 .net "start_rx", 0 0, v0x571d3c3ba550_0;  1 drivers
v0x571d3c3b9410_0 .var "state", 2 0;
v0x571d3c3b94d0_0 .net "uart_rx", 0 0, v0x571d3c3ba6e0_0;  1 drivers
v0x571d3c3b9600_0 .net "uart_rx_data", 7 0, v0x571d3c3b7810_0;  1 drivers
v0x571d3c3b96a0_0 .net "uart_rx_valid", 0 0, v0x571d3c3b78f0_0;  1 drivers
v0x571d3c3b9770_0 .net "uart_tx", 0 0, v0x571d3c3b8c20_0;  alias, 1 drivers
v0x571d3c3b9840_0 .var "uart_tx_data", 7 0;
v0x571d3c3b9910_0 .net "uart_tx_ready", 0 0, v0x571d3c3b88b0_0;  1 drivers
v0x571d3c3b99e0_0 .var "uart_tx_valid", 0 0;
v0x571d3c3b9ab0_0 .net "wb_ack_i", 0 0, v0x571d3c3baa30_0;  1 drivers
v0x571d3c3b9b50_0 .var "wb_adr_o", 15 0;
v0x571d3c3b9d00_0 .var "wb_cyc_o", 0 0;
v0x571d3c3b9da0_0 .net "wb_dat_i", 31 0, v0x571d3c3bac10_0;  1 drivers
v0x571d3c3b9e60_0 .var "wb_dat_o", 31 0;
v0x571d3c3b9f40_0 .var "wb_stb_o", 0 0;
v0x571d3c3ba000_0 .var "wb_we_o", 0 0;
S_0x571d3c3b70e0 .scope module, "uart_rx_inst" "uart_receiver" 28 38, 29 1 0, S_0x571d3c3b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "start_rx";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "data_valid";
P_0x571d3c3b1720 .param/real "BAUD_RATE" 0 29 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x571d3c3b1760 .param/real "BIT_TIME" 1 29 16, Cr<m5000000000000000gfc5>; value=10.0000
P_0x571d3c3b17a0 .param/real "CLOCK_FREQ" 0 29 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
P_0x571d3c3b17e0 .param/real "HALF_BIT_TIME" 1 29 17, Cr<m5000000000000000gfc4>; value=5.00000
v0x571d3c3b7560_0 .var "bit_index", 3 0;
v0x571d3c3b7660_0 .net "clk", 0 0, v0x571d3c3ba320_0;  alias, 1 drivers
v0x571d3c3b7720_0 .var "clock_count", 15 0;
v0x571d3c3b7810_0 .var "data_out", 7 0;
v0x571d3c3b78f0_0 .var "data_valid", 0 0;
v0x571d3c3b7a00_0 .var "receiving", 0 0;
v0x571d3c3b7ac0_0 .net "rst", 0 0, v0x571d3c3ba4b0_0;  alias, 1 drivers
v0x571d3c3b7b80_0 .net "rx", 0 0, v0x571d3c3ba6e0_0;  alias, 1 drivers
v0x571d3c3b7c40_0 .var "rx_sync_1", 0 0;
v0x571d3c3b7d00_0 .var "rx_sync_2", 0 0;
v0x571d3c3b7dc0_0 .var "shift_reg", 7 0;
v0x571d3c3b7ea0_0 .net "start_rx", 0 0, v0x571d3c3ba550_0;  alias, 1 drivers
E_0x571d3c3b74e0 .event posedge, v0x571d3c3b7ac0_0, v0x571d3c3b7660_0;
S_0x571d3c3b8060 .scope module, "uart_tx_inst" "uart_transmitter" 28 51, 30 1 0, S_0x571d3c3b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "data_valid";
    .port_info 5 /OUTPUT 1 "ready";
P_0x571d3c3b8210 .param/real "BAUD_RATE" 0 30 2, Cr<m7735940000000000gfdf>; value=1.00000e+09
P_0x571d3c3b8250 .param/real "BIT_TIME" 1 30 13, Cr<m5000000000000000gfc5>; value=10.0000
P_0x571d3c3b8290 .param/real "CLOCK_FREQ" 0 30 3, Cr<m4a817c8000000000gfe3>; value=1.00000e+10
v0x571d3c3b8470_0 .var "bit_index", 3 0;
v0x571d3c3b8550_0 .net "clk", 0 0, v0x571d3c3ba320_0;  alias, 1 drivers
v0x571d3c3b8610_0 .var "clock_count", 15 0;
v0x571d3c3b86e0_0 .net "data_in", 7 0, v0x571d3c3b9840_0;  1 drivers
v0x571d3c3b87a0_0 .net "data_valid", 0 0, v0x571d3c3b99e0_0;  1 drivers
v0x571d3c3b88b0_0 .var "ready", 0 0;
v0x571d3c3b8970_0 .net "rst", 0 0, v0x571d3c3ba4b0_0;  alias, 1 drivers
v0x571d3c3b8a10_0 .var "shift_reg", 9 0;
v0x571d3c3b8ad0_0 .var "transmitting", 0 0;
v0x571d3c3b8c20_0 .var "tx", 0 0;
    .scope S_0x571d3c3ad940;
T_6 ;
    %wait E_0x571d3c3a3690;
    %load/vec4 v0x571d3c3ae2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3ae530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3ae5f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x571d3c3ae470_0;
    %assign/vec4 v0x571d3c3ae530_0, 0;
    %load/vec4 v0x571d3c3ae530_0;
    %assign/vec4 v0x571d3c3ae5f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x571d3c3ad940;
T_7 ;
    %wait E_0x571d3c3a3690;
    %load/vec4 v0x571d3c3ae2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3ade00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3adfc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x571d3c3ae6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ae200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ae140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x571d3c3ae060_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ae140_0, 0;
    %load/vec4 v0x571d3c3ae200_0;
    %nor/r;
    %load/vec4 v0x571d3c3ae790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3ade00_0, 0;
    %pushi/vec4 2604, 0, 16;
    %assign/vec4 v0x571d3c3adfc0_0, 0;
    %load/vec4 v0x571d3c3ae5f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3ae200_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ae200_0, 0;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x571d3c3ae200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x571d3c3adfc0_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3adfc0_0, 0;
    %load/vec4 v0x571d3c3ade00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x571d3c3ade00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3ade00_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x571d3c3ade00_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_7.12, 5;
    %load/vec4 v0x571d3c3ae5f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x571d3c3ade00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x571d3c3ae6b0_0, 4, 5;
    %load/vec4 v0x571d3c3ade00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3ade00_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ae200_0, 0;
    %load/vec4 v0x571d3c3ae6b0_0;
    %assign/vec4 v0x571d3c3ae060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3ae140_0, 0;
T_7.13 ;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x571d3c3adfc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x571d3c3adfc0_0, 0;
T_7.9 ;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x571d3c3ae950;
T_8 ;
    %wait E_0x571d3c3a3690;
    %load/vec4 v0x571d3c3af200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3af440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3aed60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3aef00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3af380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3af140_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x571d3c3af2a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x571d3c3af380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x571d3c3aef00_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3aef00_0, 0;
    %load/vec4 v0x571d3c3aed60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3aed60_0, 0;
    %load/vec4 v0x571d3c3aed60_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_8.6, 5;
    %load/vec4 v0x571d3c3af2a0_0;
    %load/vec4 v0x571d3c3aed60_0;
    %part/u 1;
    %assign/vec4 v0x571d3c3af440_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3af380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3af140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3af440_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x571d3c3aef00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x571d3c3aef00_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x571d3c3af080_0;
    %load/vec4 v0x571d3c3af140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x571d3c3aefa0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3af2a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x571d3c3aed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3af380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3af140_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3aef00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3af440_0, 0;
T_8.8 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x571d3c3ace90;
T_9 ;
    %wait E_0x571d3c3a3690;
    %load/vec4 v0x571d3c3afa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b03f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b0630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b06f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x571d3c3b0240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x571d3c3b0550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x571d3c3af880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x571d3c3af600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x571d3c3af940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3af700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b00d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x571d3c3aff30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x571d3c3afb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b03f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b0630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b06f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b00d0_0, 0;
    %load/vec4 v0x571d3c3afdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x571d3c3afd50_0;
    %assign/vec4 v0x571d3c3af880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3af700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x571d3c3af600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x571d3c3af940_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x571d3c3aff30_0, 0;
    %load/vec4 v0x571d3c3afd50_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x571d3c3afd50_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
T_9.15 ;
T_9.13 ;
T_9.10 ;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x571d3c3afdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v0x571d3c3af600_0;
    %load/vec4 v0x571d3c3afd50_0;
    %pad/u 32;
    %load/vec4 v0x571d3c3af700_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x571d3c3af600_0, 0;
    %load/vec4 v0x571d3c3af700_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3af700_0, 0;
    %load/vec4 v0x571d3c3af880_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_9.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v0x571d3c3af880_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_9.22, 4;
    %load/vec4 v0x571d3c3af600_0;
    %assign/vec4 v0x571d3c3b0240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b06f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b0630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b03f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
T_9.23 ;
T_9.21 ;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x571d3c3af700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3af700_0, 0;
T_9.19 ;
T_9.16 ;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x571d3c3afdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %load/vec4 v0x571d3c3af940_0;
    %load/vec4 v0x571d3c3afd50_0;
    %pad/u 32;
    %load/vec4 v0x571d3c3af700_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x571d3c3af940_0, 0;
    %load/vec4 v0x571d3c3af700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3af700_0, 0;
    %load/vec4 v0x571d3c3af700_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %load/vec4 v0x571d3c3af600_0;
    %assign/vec4 v0x571d3c3b0240_0, 0;
    %load/vec4 v0x571d3c3afd50_0;
    %load/vec4 v0x571d3c3af940_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571d3c3b0550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b06f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b0630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b03f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
T_9.26 ;
T_9.24 ;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x571d3c3b01a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b0630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b03f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b06f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
T_9.28 ;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x571d3c3b01a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b0630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b03f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b06f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3af700_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
T_9.30 ;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x571d3c3b0000_0;
    %load/vec4 v0x571d3c3b00d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %load/vec4 v0x571d3c3b0490_0;
    %load/vec4 v0x571d3c3af700_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x571d3c3aff30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b00d0_0, 0;
    %load/vec4 v0x571d3c3af700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3af700_0, 0;
    %load/vec4 v0x571d3c3af700_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b00d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3afb60_0, 0;
T_9.34 ;
    %jmp T_9.33;
T_9.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b00d0_0, 0;
T_9.33 ;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x571d3c3a33a0;
T_10 ;
    %wait E_0x571d3c3a3710;
    %load/vec4 v0x571d3c3a39b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x571d3c3a3f30_0;
    %store/vec4 v0x571d3c3a3c80_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x571d3c3a3aa0_0;
    %store/vec4 v0x571d3c3a3c80_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x571d3c3a33a0;
T_11 ;
    %wait E_0x571d3c3a3690;
    %load/vec4 v0x571d3c3a3b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x571d3c3a3830_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x571d3c3a3f30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x571d3c3a3910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x571d3c3a3c80_0;
    %assign/vec4 v0x571d3c3a3830_0, 0;
    %load/vec4 v0x571d3c3a3c80_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x571d3c3a3f30_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x571d3c1c60b0;
T_12 ;
    %wait E_0x571d3c130d70;
    %load/vec4 v0x571d3c1cc8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x571d3c1d3400_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x571d3c1d3310_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x571d3c1d3250_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x571d3c1ccc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x571d3c1ccb20_0;
    %assign/vec4 v0x571d3c1d3400_0, 0;
    %load/vec4 v0x571d3c1cca60_0;
    %assign/vec4 v0x571d3c1d3310_0, 0;
    %load/vec4 v0x571d3c1cc990_0;
    %assign/vec4 v0x571d3c1d3250_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x571d3c1e9a70;
T_13 ;
    %wait E_0x571d3c17bbc0;
    %load/vec4 v0x571d3c1f1130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571d3c1f1240_0, 0, 32;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x571d3c1f1240_0, 0, 32;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x571d3c1f1240_0, 0, 32;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x571d3c1f1240_0, 0, 32;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x571d3c1f1240_0, 0, 32;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x571d3c1f1030_0;
    %parti/s 20, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x571d3c1f1240_0, 0, 32;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x571d3c1f1340;
T_14 ;
    %wait E_0x571d3c130d70;
    %load/vec4 v0x571d3c37b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %fork t_1, S_0x571d3c37aba0;
    %jmp t_0;
    .scope S_0x571d3c37aba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571d3c37ad30_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x571d3c37ad30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x571d3c37ad30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571d3c37b410, 0, 4;
    %load/vec4 v0x571d3c37ad30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x571d3c37ad30_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x571d3c1f1340;
t_0 %join;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x571d3c37b1c0_0;
    %load/vec4 v0x571d3c37b010_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x571d3c37ae70_0;
    %load/vec4 v0x571d3c37b010_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571d3c37b410, 0, 4;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x571d3c1f1340;
T_15 ;
    %wait E_0x571d3c2a2290;
    %load/vec4 v0x571d3c37af10_0;
    %parti/s 4, 15, 5;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x571d3c37b410, 4;
    %assign/vec4 v0x571d3c37b2b0_0, 0;
    %load/vec4 v0x571d3c37af10_0;
    %parti/s 4, 20, 6;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x571d3c37b410, 4;
    %assign/vec4 v0x571d3c37b370_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x571d3c197be0;
T_16 ;
    %wait E_0x571d3c130d70;
    %load/vec4 v0x571d3c1a3370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x571d3c1ad620_0, 0;
    %pushi/vec4 31, 31, 32;
    %assign/vec4 v0x571d3c1b6360_0, 0;
    %pushi/vec4 31, 31, 32;
    %assign/vec4 v0x571d3c1b6510_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x571d3c1ad290_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x571d3c1b62a0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x571d3c1b6420_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x571d3c1ad490_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x571d3c1ad530_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x571d3c1ad350_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x571d3c1a7fd0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x571d3c1b6110_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x571d3c1b61b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x571d3c1ad3f0_0, 0;
    %pushi/vec4 31, 31, 5;
    %assign/vec4 v0x571d3c1a7e30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x571d3c1a7f10_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x571d3c1a5070_0;
    %assign/vec4 v0x571d3c1ad620_0, 0;
    %load/vec4 v0x571d3c1a53c0_0;
    %assign/vec4 v0x571d3c1b6360_0, 0;
    %load/vec4 v0x571d3c1a7c60_0;
    %assign/vec4 v0x571d3c1b6510_0, 0;
    %load/vec4 v0x571d3c1a3460_0;
    %assign/vec4 v0x571d3c1ad290_0, 0;
    %load/vec4 v0x571d3c1a5300_0;
    %assign/vec4 v0x571d3c1b62a0_0, 0;
    %load/vec4 v0x571d3c1a7bc0_0;
    %assign/vec4 v0x571d3c1b6420_0, 0;
    %load/vec4 v0x571d3c1a36e0_0;
    %assign/vec4 v0x571d3c1ad490_0, 0;
    %load/vec4 v0x571d3c1a4fb0_0;
    %assign/vec4 v0x571d3c1ad530_0, 0;
    %load/vec4 v0x571d3c1a3500_0;
    %assign/vec4 v0x571d3c1ad350_0, 0;
    %load/vec4 v0x571d3c1a32d0_0;
    %assign/vec4 v0x571d3c1a7fd0_0, 0;
    %load/vec4 v0x571d3c1a5150_0;
    %assign/vec4 v0x571d3c1b6110_0, 0;
    %load/vec4 v0x571d3c1a51f0_0;
    %assign/vec4 v0x571d3c1b61b0_0, 0;
    %load/vec4 v0x571d3c1a35f0_0;
    %assign/vec4 v0x571d3c1ad3f0_0, 0;
    %load/vec4 v0x571d3c19d610_0;
    %assign/vec4 v0x571d3c1a7e30_0, 0;
    %load/vec4 v0x571d3c197f60_0;
    %assign/vec4 v0x571d3c1a7f10_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x571d3c37d410;
T_17 ;
    %wait E_0x571d3c378060;
    %load/vec4 v0x571d3c3a0180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %load/vec4 v0x571d3c3a0320_0;
    %assign/vec4 v0x571d3c3a0680_0, 0;
    %jmp T_17.22;
T_17.0 ;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %and;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.1 ;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %or;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.2 ;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %xor;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571d3c3a0090_0, 0, 1;
    %load/vec4 v0x571d3c3a0320_0;
    %assign/vec4 v0x571d3c3a0680_0, 0;
    %load/vec4 v0x571d3c39ffb0_0;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x571d3c3a0090_0, 0, 1;
    %load/vec4 v0x571d3c3a0410_0;
    %assign/vec4 v0x571d3c3a0680_0, 0;
    %load/vec4 v0x571d3c39ffb0_0;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.5 ;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.6 ;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.7 ;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.8 ;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.9 ;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.10 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.11 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.12 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.13 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %load/vec4 v0x571d3c3a0250_0;
    %load/vec4 v0x571d3c3a0320_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.14 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %load/vec4 v0x571d3c3a0320_0;
    %load/vec4 v0x571d3c3a0250_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.15 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %load/vec4 v0x571d3c3a0320_0;
    %load/vec4 v0x571d3c3a0250_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.16 ;
    %load/vec4 v0x571d3c3a0320_0;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.17 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.18 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.19 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.20 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x571d3c3a04f0_0, 0, 32;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x571d3c3a05b0_0, 0, 1;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x571d3c3a0f80;
T_18 ;
    %wait E_0x571d3c3a1240;
    %load/vec4 v0x571d3c3a1600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x571d3c3a12d0_0;
    %assign/vec4 v0x571d3c3a1710_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x571d3c3a13b0_0;
    %assign/vec4 v0x571d3c3a1710_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x571d3c3a1450_0;
    %assign/vec4 v0x571d3c3a1710_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0x571d3c3a1520_0;
    %assign/vec4 v0x571d3c3a1710_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x571d3c37caf0;
T_19 ;
    %wait E_0x571d3c379b40;
    %load/vec4 v0x571d3c37d180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x571d3c37cde0_0;
    %assign/vec4 v0x571d3c37d290_0, 0;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x571d3c37cec0_0;
    %assign/vec4 v0x571d3c37d290_0, 0;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x571d3c37cfb0_0;
    %assign/vec4 v0x571d3c37d290_0, 0;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x571d3c37d0a0_0;
    %assign/vec4 v0x571d3c37d290_0, 0;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x571d3c2d49a0;
T_20 ;
    %wait E_0x571d3c130d70;
    %load/vec4 v0x571d3c2f5580_0;
    %assign/vec4 v0x571d3c134890_0, 0;
    %load/vec4 v0x571d3c1347b0_0;
    %assign/vec4 v0x571d3c1597a0_0, 0;
    %load/vec4 v0x571d3c2f26c0_0;
    %assign/vec4 v0x571d3c134a30_0, 0;
    %load/vec4 v0x571d3c2ef8b0_0;
    %assign/vec4 v0x571d3c159520_0, 0;
    %load/vec4 v0x571d3c2ec9b0_0;
    %assign/vec4 v0x571d3c159600_0, 0;
    %load/vec4 v0x571d3c2eca70_0;
    %assign/vec4 v0x571d3c1596c0_0, 0;
    %load/vec4 v0x571d3c2f25f0_0;
    %assign/vec4 v0x571d3c134970_0, 0;
    %load/vec4 v0x571d3c2ef7d0_0;
    %assign/vec4 v0x571d3c159440_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x571d3c1d9860;
T_21 ;
    %wait E_0x571d3c130d70;
    %load/vec4 v0x571d3c1d35d0_0;
    %assign/vec4 v0x571d3c206910_0, 0;
    %load/vec4 v0x571d3c1dc170_0;
    %assign/vec4 v0x571d3c206c50_0, 0;
    %load/vec4 v0x571d3c1dbf60_0;
    %assign/vec4 v0x571d3c206ab0_0, 0;
    %load/vec4 v0x571d3c1dbe60_0;
    %assign/vec4 v0x571d3c2069d0_0, 0;
    %load/vec4 v0x571d3c1dc030_0;
    %assign/vec4 v0x571d3c206b90_0, 0;
    %load/vec4 v0x571d3c1dc230_0;
    %assign/vec4 v0x571d3c1df800_0, 0;
    %load/vec4 v0x571d3c206850_0;
    %assign/vec4 v0x571d3c1df8d0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x571d3c3a47e0;
T_22 ;
    %wait E_0x571d3c3a1160;
    %load/vec4 v0x571d3c3a4c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x571d3c3a4d30_0, 0, 32;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x571d3c3a4a70_0;
    %store/vec4 v0x571d3c3a4d30_0, 0, 32;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x571d3c3a4b50_0;
    %store/vec4 v0x571d3c3a4d30_0, 0, 32;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x571d3c3a4bf0_0;
    %store/vec4 v0x571d3c3a4d30_0, 0, 32;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x571d3c16f1a0;
T_23 ;
    %wait E_0x571d3c3780a0;
    %load/vec4 v0x571d3c17d4a0_0;
    %load/vec4 v0x571d3c17b990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x571d3c17bb20_0;
    %and;
    %load/vec4 v0x571d3c17d4a0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x571d3c1862f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x571d3c17d4a0_0;
    %load/vec4 v0x571d3c17ba60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x571d3c17d310_0;
    %and;
    %load/vec4 v0x571d3c17d4a0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x571d3c1862f0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x571d3c1862f0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x571d3c16f1a0;
T_24 ;
    %wait E_0x571d3c11b110;
    %load/vec4 v0x571d3c185ef0_0;
    %load/vec4 v0x571d3c17b990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x571d3c17bb20_0;
    %and;
    %load/vec4 v0x571d3c185ef0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x571d3c193300_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x571d3c185ef0_0;
    %load/vec4 v0x571d3c17ba60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x571d3c17d310_0;
    %and;
    %load/vec4 v0x571d3c185ef0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x571d3c193300_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x571d3c193300_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x571d3c3abaf0;
T_25 ;
    %wait E_0x571d3c130d70;
    %load/vec4 v0x571d3c3ac620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ac6c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x571d3c3ac860_0;
    %load/vec4 v0x571d3c3acae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3ac6c0_0, 0;
    %load/vec4 v0x571d3c3acba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x571d3c3ac920_0;
    %load/vec4 v0x571d3c3ac780_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571d3c3ac560, 0, 4;
T_25.4 ;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ac6c0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x571d3c3aa860;
T_26 ;
    %wait E_0x571d3c130d70;
    %load/vec4 v0x571d3c3ab280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ab320_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x571d3c3ab4c0_0;
    %load/vec4 v0x571d3c3ab740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3ab320_0, 0;
    %load/vec4 v0x571d3c3ab800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x571d3c3ab580_0;
    %load/vec4 v0x571d3c3ab3e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x571d3c3ab1c0, 0, 4;
T_26.4 ;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ab320_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x571d3c3b70e0;
T_27 ;
    %wait E_0x571d3c3b74e0;
    %load/vec4 v0x571d3c3b7ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b7c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b7d00_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x571d3c3b7b80_0;
    %assign/vec4 v0x571d3c3b7c40_0, 0;
    %load/vec4 v0x571d3c3b7c40_0;
    %assign/vec4 v0x571d3c3b7d00_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x571d3c3b70e0;
T_28 ;
    %wait E_0x571d3c3b74e0;
    %load/vec4 v0x571d3c3b7ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3b7560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3b7720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x571d3c3b7dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b7a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b78f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x571d3c3b7810_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b78f0_0, 0;
    %load/vec4 v0x571d3c3b7a00_0;
    %nor/r;
    %load/vec4 v0x571d3c3b7ea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3b7560_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x571d3c3b7720_0, 0;
    %load/vec4 v0x571d3c3b7d00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b7a00_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b7a00_0, 0;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x571d3c3b7a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x571d3c3b7720_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3b7720_0, 0;
    %load/vec4 v0x571d3c3b7560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.10, 4;
    %load/vec4 v0x571d3c3b7560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3b7560_0, 0;
    %jmp T_28.11;
T_28.10 ;
    %load/vec4 v0x571d3c3b7560_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_28.12, 5;
    %load/vec4 v0x571d3c3b7d00_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x571d3c3b7560_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x571d3c3b7dc0_0, 4, 5;
    %load/vec4 v0x571d3c3b7560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3b7560_0, 0;
    %jmp T_28.13;
T_28.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b7a00_0, 0;
    %load/vec4 v0x571d3c3b7dc0_0;
    %assign/vec4 v0x571d3c3b7810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b78f0_0, 0;
T_28.13 ;
T_28.11 ;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x571d3c3b7720_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x571d3c3b7720_0, 0;
T_28.9 ;
T_28.6 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x571d3c3b8060;
T_29 ;
    %wait E_0x571d3c3b74e0;
    %load/vec4 v0x571d3c3b8970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b8c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3b8470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3b8610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b8ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b88b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x571d3c3b8a10_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x571d3c3b8ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x571d3c3b8610_0;
    %cvt/rv;
    %pushi/real 1207959552, 4069; load=9.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3b8610_0, 0;
    %load/vec4 v0x571d3c3b8470_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3b8470_0, 0;
    %load/vec4 v0x571d3c3b8470_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_29.6, 5;
    %load/vec4 v0x571d3c3b8a10_0;
    %load/vec4 v0x571d3c3b8470_0;
    %part/u 1;
    %assign/vec4 v0x571d3c3b8c20_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b8ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b88b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b8c20_0, 0;
T_29.7 ;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x571d3c3b8610_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x571d3c3b8610_0, 0;
T_29.5 ;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x571d3c3b87a0_0;
    %load/vec4 v0x571d3c3b88b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x571d3c3b86e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b8a10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x571d3c3b8470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b8ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b88b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3b8610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b8c20_0, 0;
T_29.8 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x571d3c3b6580;
T_30 ;
    %wait E_0x571d3c3b74e0;
    %load/vec4 v0x571d3c3b9280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b9d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ba000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3b9b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x571d3c3b9e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x571d3c3b9090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3b8de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x571d3c3b9150_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3b8ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b99e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x571d3c3b9840_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x571d3c3b9410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
    %jmp T_30.9;
T_30.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b9d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ba000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b99e0_0, 0;
    %load/vec4 v0x571d3c3b96a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v0x571d3c3b9600_0;
    %assign/vec4 v0x571d3c3b9090_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3b8ee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x571d3c3b8de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x571d3c3b9150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x571d3c3b9840_0, 0;
    %load/vec4 v0x571d3c3b9600_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_30.12, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x571d3c3b9600_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_30.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
    %jmp T_30.15;
T_30.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
T_30.15 ;
T_30.13 ;
T_30.10 ;
    %jmp T_30.9;
T_30.3 ;
    %load/vec4 v0x571d3c3b96a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %load/vec4 v0x571d3c3b8de0_0;
    %load/vec4 v0x571d3c3b9600_0;
    %pad/u 16;
    %load/vec4 v0x571d3c3b8ee0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x571d3c3b8de0_0, 0;
    %load/vec4 v0x571d3c3b8ee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.18, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3b8ee0_0, 0;
    %load/vec4 v0x571d3c3b9090_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_30.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0x571d3c3b9090_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_30.22, 4;
    %load/vec4 v0x571d3c3b8de0_0;
    %assign/vec4 v0x571d3c3b9b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ba000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b9f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b9d00_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
    %jmp T_30.23;
T_30.22 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
T_30.23 ;
T_30.21 ;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x571d3c3b8ee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3b8ee0_0, 0;
T_30.19 ;
T_30.16 ;
    %jmp T_30.9;
T_30.4 ;
    %load/vec4 v0x571d3c3b96a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.24, 8;
    %load/vec4 v0x571d3c3b9150_0;
    %load/vec4 v0x571d3c3b9600_0;
    %pad/u 32;
    %load/vec4 v0x571d3c3b8ee0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x571d3c3b9150_0, 0;
    %load/vec4 v0x571d3c3b8ee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3b8ee0_0, 0;
    %load/vec4 v0x571d3c3b8ee0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_30.26, 4;
    %load/vec4 v0x571d3c3b8de0_0;
    %assign/vec4 v0x571d3c3b9b50_0, 0;
    %load/vec4 v0x571d3c3b9600_0;
    %load/vec4 v0x571d3c3b9150_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x571d3c3b9e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3ba000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b9f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b9d00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
T_30.26 ;
T_30.24 ;
    %jmp T_30.9;
T_30.5 ;
    %load/vec4 v0x571d3c3b9ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b9d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ba000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
T_30.28 ;
    %jmp T_30.9;
T_30.6 ;
    %load/vec4 v0x571d3c3b9ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b9f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b9d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3ba000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x571d3c3b8ee0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
T_30.30 ;
    %jmp T_30.9;
T_30.7 ;
    %load/vec4 v0x571d3c3b9910_0;
    %load/vec4 v0x571d3c3b99e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.32, 8;
    %load/vec4 v0x571d3c3b9da0_0;
    %load/vec4 v0x571d3c3b8ee0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x571d3c3b9840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x571d3c3b99e0_0, 0;
    %load/vec4 v0x571d3c3b8ee0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x571d3c3b8ee0_0, 0;
    %load/vec4 v0x571d3c3b8ee0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_30.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b99e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x571d3c3b9410_0, 0;
T_30.34 ;
    %jmp T_30.33;
T_30.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x571d3c3b99e0_0, 0;
T_30.33 ;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x571d3c334330;
T_31 ;
    %vpi_call/w 31 77 "$dumpfile", "uart_wbs_bridge.vcd" {0 0 0};
    %vpi_call/w 31 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x571d3c334330 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x571d3c334330;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571d3c3ba320_0, 0, 1;
T_32.0 ;
    %delay 50, 0;
    %load/vec4 v0x571d3c3ba320_0;
    %inv;
    %store/vec4 v0x571d3c3ba320_0, 0, 1;
    %jmp T_32.0;
    %end;
    .thread T_32;
    .scope S_0x571d3c334330;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x571d3c3ba4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571d3c3ba550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x571d3c3ba6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571d3c3baa30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571d3c3bac10_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571d3c3ba4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x571d3c3ba550_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x571d3c334330;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x571d3c3ba640_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571d3c3ba950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x571d3c3ba7d0_0, 0, 32;
    %vpi_call/w 31 107 "$display", "Starting uart_wbs_bridge Testbench..." {0 0 0};
    %delay 200000, 0;
    %pushi/vec4 47889, 0, 16;
    %store/vec4 v0x571d3c3bb030_0, 0, 16;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x571d3c3bb0d0_0, 0, 32;
    %vpi_call/w 31 113 "$display", "\012Test 1: Writing Data to Memory..." {0 0 0};
    %load/vec4 v0x571d3c3bb030_0;
    %store/vec4 v0x571d3c3b5150_0, 0, 16;
    %load/vec4 v0x571d3c3bb0d0_0;
    %store/vec4 v0x571d3c3b5230_0, 0, 32;
    %fork TD_tb_uart_wbs_bridge.test_write_to_memory, S_0x571d3c3b4f50;
    %join;
    %delay 100000, 0;
    %vpi_call/w 31 119 "$display", "\012Test 2: Reading Data from Memory..." {0 0 0};
    %load/vec4 v0x571d3c3bb030_0;
    %store/vec4 v0x571d3c3b4dd0_0, 0, 16;
    %fork TD_tb_uart_wbs_bridge.test_read_from_memory, S_0x571d3c3b4bd0;
    %join;
    %load/vec4 v0x571d3c3bb030_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x571d3c3ba3e0, 4;
    %load/vec4 v0x571d3c3bb0d0_0;
    %cmp/ne;
    %jmp/0xz  T_34.0, 6;
    %load/vec4 v0x571d3c3bb030_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x571d3c3ba3e0, 4;
    %vpi_call/w 31 124 "$display", "ERROR: Data mismatch! Expected 0x%08h, Got 0x%08X", v0x571d3c3bb0d0_0, S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x571d3c3ba640_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x571d3c3bb030_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x571d3c3ba3e0, 4;
    %vpi_call/w 31 128 "$display", "Ok: Expected 0x%08h, Got 0x%08X", v0x571d3c3bb0d0_0, S<0,vec4,u32> {1 0 0};
T_34.1 ;
    %load/vec4 v0x571d3c3ba640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %vpi_call/w 31 133 "$display", "\012All tests PASSED!" {0 0 0};
    %jmp T_34.3;
T_34.2 ;
    %vpi_call/w 31 135 "$display", "\012Some tests FAILED." {0 0 0};
T_34.3 ;
    %delay 100000, 0;
    %vpi_call/w 31 138 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x571d3c334330;
T_35 ;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x571d3c3ba240_0;
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 32;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/osiris_i/osiris_i.v";
    "../rtl/osiris_i/core.v";
    "../rtl/osiris_i/control_unit.v";
    "../rtl/osiris_i/alu_decoder.v";
    "../rtl/osiris_i/op_decoder.v";
    "../rtl/osiris_i/datapath.v";
    "../rtl/osiris_i/ex_mem.v";
    "../rtl/osiris_i/hazard_unit.v";
    "../rtl/osiris_i/id_ex.v";
    "../rtl/osiris_i/if_id.v";
    "../rtl/osiris_i/mem_wb.v";
    "../rtl/osiris_i/stage_decode.v";
    "../rtl/osiris_i/extend_unit.v";
    "../rtl/osiris_i/register_file.v";
    "../rtl/osiris_i/stage_execute.v";
    "../rtl/osiris_i/mux_4x1.v";
    "../rtl/osiris_i/alu.v";
    "../rtl/osiris_i/adder.v";
    "../rtl/osiris_i/full_adder.v";
    "../rtl/osiris_i/mux_2x1.v";
    "../rtl/osiris_i/pc_target.v";
    "../rtl/osiris_i/stage_fetch.v";
    "../rtl/osiris_i/next_pc.v";
    "../rtl/osiris_i/stage_write_back.v";
    "../rtl/osiris_i/mem.v";
    "../rtl/osiris_i/uart_wbs_bridge.v";
    "../rtl/osiris_i/uart_receiver.v";
    "../rtl/osiris_i/uart_transmitter.v";
    "tb_uart_wbs_bridge.v";
