
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000027                       # Number of seconds simulated (Second)
simTicks                                     27228500                       # Number of ticks simulated (Tick)
finalTick                                  1315946500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.37                       # Real time elapsed on the host (Second)
hostTickRate                                 74485372                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17300468                       # Number of bytes of host memory used (Byte)
simInsts                                      2148859                       # Number of instructions simulated (Count)
simOps                                        3725566                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  5876707                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   10188495                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           313                       # Clock period in ticks (Tick)
system.cpu.numCycles                            54457                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               4.177432                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.239382                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           35890                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      140                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          32106                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    194                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                11360                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             19668                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  29                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               28620                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.121803                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.812669                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     18128     63.34%     63.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2609      9.12%     72.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1945      6.80%     79.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      1785      6.24%     85.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      1994      6.97%     92.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1247      4.36%     96.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       488      1.71%     98.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       279      0.97%     99.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       145      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 28620                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1364     80.28%     80.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     80.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     80.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     80.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     80.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    53      3.12%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.12%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    143      8.42%     91.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    93      5.47%     97.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                29      1.71%     99.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               15      0.88%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          971      3.02%      3.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         22000     68.52%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           41      0.13%     71.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           124      0.39%     72.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          182      0.57%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          124      0.39%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           26      0.08%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          107      0.33%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           67      0.21%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           82      0.26%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           17      0.05%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          300      0.93%     74.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.01%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4858     15.13%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2030      6.32%     96.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          737      2.30%     98.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          436      1.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          32106                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.589566                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1699                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.052918                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    90429                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   44845                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           29086                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      4296                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2563                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             2064                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       30637                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         2197                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                       409                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             247                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           25837                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads           6098                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2741                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          446                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          117                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            4      0.11%      0.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           241      6.56%      6.67% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          247      6.72%     13.40% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           27      0.74%     14.13% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond         2389     65.04%     79.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond          267      7.27%     86.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     86.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          498     13.56%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total           3673                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.18%      0.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return           93      5.68%      5.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          121      7.40%     13.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            4      0.24%     13.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond          839     51.28%     64.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          156      9.54%     74.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     74.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          420     25.67%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          1636                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            2      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           67     16.07%     16.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           17      4.08%     20.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          193     46.28%     66.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           68     16.31%     83.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     83.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           70     16.79%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total          417                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            1      0.05%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          149      7.31%      7.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          126      6.18%     13.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           23      1.13%     14.67% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         1550     76.05%     90.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          111      5.45%     96.17% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.17% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           78      3.83%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         2038                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            1      0.30%      0.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           46     13.86%     14.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           17      5.12%     19.28% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          168     50.60%     69.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           37     11.14%     81.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     81.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           63     18.98%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total          332                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         2179     59.32%     59.32% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         1221     33.24%     92.57% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          241      6.56%     99.13% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           32      0.87%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total         3673                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch          361     88.70%     88.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return           41     10.07%     98.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     98.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            5      1.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total          407                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted              2393                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         1104                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect               417                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            176                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted          372                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted            45                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                 3673                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  283                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1557                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.423904                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             240                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             525                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 32                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              493                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            4      0.11%      0.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          241      6.56%      6.67% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          247      6.72%     13.40% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           27      0.74%     14.13% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond         2389     65.04%     79.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond          267      7.27%     86.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     86.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          498     13.56%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total         3673                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            2      0.09%      0.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          241     11.39%     11.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          104      4.91%     16.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           27      1.28%     17.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         1145     54.11%     71.79% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond           99      4.68%     76.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     76.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          498     23.53%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          2116                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           67     23.67%     23.67% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     23.67% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          148     52.30%     75.97% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           68     24.03%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          283                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           67     23.67%     23.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          148     52.30%     75.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           68     24.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          283                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          525                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           32                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          493                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           87                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          612                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                  367                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                    366                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                218                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    149                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 149                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           11301                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             112                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               381                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        26837                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.919402                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.950924                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           19515     72.72%     72.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            2188      8.15%     80.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            1019      3.80%     84.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            1559      5.81%     90.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             608      2.27%     92.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             576      2.15%     94.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             175      0.65%     95.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             167      0.62%     96.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            1030      3.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        26837                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          28                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   149                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          229      0.93%      0.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        17184     69.64%     70.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           33      0.13%     70.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          108      0.44%     71.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          175      0.71%     71.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          112      0.45%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           24      0.10%     72.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           64      0.26%     72.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           60      0.24%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           73      0.30%     73.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            7      0.03%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd          300      1.22%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.01%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         3675     14.89%     89.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1542      6.25%     95.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          695      2.82%     98.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          389      1.58%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        24674                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          1030                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                13036                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  24674                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          13036                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            24674                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  4.177432                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.239382                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs               6301                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               1919                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             23757                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts             4370                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            1931                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          229      0.93%      0.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        17184     69.64%     70.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           33      0.13%     70.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          108      0.44%     71.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          175      0.71%     71.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          112      0.45%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           24      0.10%     72.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           64      0.26%     72.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           60      0.24%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           73      0.30%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            7      0.03%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd          300      1.22%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.01%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead         3675     14.89%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         1542      6.25%     95.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          695      2.82%     98.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          389      1.58%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        24674                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         2038                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         1787                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          250                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         1550                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl          487                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          149                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          149                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits_0::cpu.data           86                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_0::total              86                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_0::cpu.data           86                       # number of overall hits (Count)
system.cpu.dcache.overallHits_0::total             86                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_0::cpu.data           13                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_0::total            13                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_0::cpu.data           13                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_0::total           13                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_0::cpu.data       201500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_0::total       201500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_0::cpu.data       201500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_0::total       201500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_0::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_0::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_0::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_0::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_0::cpu.data     0.131313                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_0::total     0.131313                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_0::cpu.data     0.131313                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_0::total     0.131313                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_0::cpu.data        15500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_0::total        15500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_0::cpu.data        15500                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_0::total        15500                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_0::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_0::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_0::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_0::total            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_0::cpu.data           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_0::total           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_0::cpu.data           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_0::total           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_0::cpu.data       169500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_0::total       169500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_0::cpu.data       169500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_0::total       169500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_0::cpu.data     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_0::total     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_0::cpu.data     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_0::total     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_0::cpu.data        14125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_0::total        14125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_0::cpu.data        14125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_0::total        14125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_1::cpu.data           87                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_1::total              87                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_1::cpu.data           87                       # number of overall hits (Count)
system.cpu.dcache.overallHits_1::total             87                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_1::cpu.data           12                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_1::total            12                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_1::cpu.data           12                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_1::total           12                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_1::cpu.data       130000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_1::total       130000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_1::cpu.data       130000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_1::total       130000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_1::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_1::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_1::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_1::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_1::cpu.data     0.121212                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_1::total     0.121212                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_1::cpu.data     0.121212                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_1::total     0.121212                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_1::cpu.data 10833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_1::total 10833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_1::cpu.data 10833.333333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_1::total 10833.333333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrMisses_1::cpu.data           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_1::total           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_1::cpu.data           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_1::total           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_1::cpu.data       124000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_1::total       124000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_1::cpu.data       124000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_1::total       124000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_1::cpu.data     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_1::total     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_1::cpu.data     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_1::total     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_1::cpu.data 10333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_1::total 10333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_1::cpu.data 10333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_1::total 10333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_2::cpu.data           86                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_2::total              86                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_2::cpu.data           86                       # number of overall hits (Count)
system.cpu.dcache.overallHits_2::total             86                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_2::cpu.data           13                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_2::total            13                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_2::cpu.data           13                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_2::total           13                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_2::cpu.data       172000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_2::total       172000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_2::cpu.data       172000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_2::total       172000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_2::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_2::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_2::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_2::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_2::cpu.data     0.131313                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_2::total     0.131313                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_2::cpu.data     0.131313                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_2::total     0.131313                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_2::cpu.data 13230.769231                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_2::total 13230.769231                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_2::cpu.data 13230.769231                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_2::total 13230.769231                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_2::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_2::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_2::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_2::total            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_2::cpu.data           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_2::total           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_2::cpu.data           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_2::total           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_2::cpu.data       161500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_2::total       161500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_2::cpu.data       161500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_2::total       161500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_2::cpu.data     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_2::total     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_2::cpu.data     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_2::total     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_2::cpu.data 13458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_2::total 13458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_2::cpu.data 13458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_2::total 13458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_3::cpu.data           88                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_3::total              88                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_3::cpu.data           88                       # number of overall hits (Count)
system.cpu.dcache.overallHits_3::total             88                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_3::cpu.data           11                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_3::total            11                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_3::cpu.data           11                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_3::total           11                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_3::cpu.data       194000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_3::total       194000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_3::cpu.data       194000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_3::total       194000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_3::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_3::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_3::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_3::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_3::cpu.data     0.111111                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_3::total     0.111111                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_3::cpu.data     0.111111                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_3::total     0.111111                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_3::cpu.data 17636.363636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_3::total 17636.363636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_3::cpu.data 17636.363636                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_3::total 17636.363636                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrMisses_3::cpu.data           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_3::total           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_3::cpu.data           11                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_3::total           11                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_3::cpu.data       188500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_3::total       188500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_3::cpu.data       188500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_3::total       188500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_3::cpu.data     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_3::total     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_3::cpu.data     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_3::total     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_3::cpu.data 17136.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_3::total 17136.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_3::cpu.data 17136.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_3::total 17136.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_4::cpu.data           80                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_4::total              80                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_4::cpu.data           80                       # number of overall hits (Count)
system.cpu.dcache.overallHits_4::total             80                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_4::cpu.data           19                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_4::total            19                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_4::cpu.data           19                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_4::total           19                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_4::cpu.data       297500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_4::total       297500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_4::cpu.data       297500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_4::total       297500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_4::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_4::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_4::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_4::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_4::cpu.data     0.191919                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_4::total     0.191919                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_4::cpu.data     0.191919                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_4::total     0.191919                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_4::cpu.data 15657.894737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_4::total 15657.894737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_4::cpu.data 15657.894737                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_4::total 15657.894737                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_4::cpu.data           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_4::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_4::cpu.data           12                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_4::total           12                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_4::cpu.data            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_4::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_4::cpu.data            7                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_4::total            7                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_4::cpu.data       119000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_4::total       119000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_4::cpu.data       119000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_4::total       119000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_4::cpu.data     0.070707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_4::total     0.070707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_4::cpu.data     0.070707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_4::total     0.070707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_4::cpu.data        17000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_4::total        17000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_4::cpu.data        17000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_4::total        17000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_T::cpu.data         6605                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_T::total            6605                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_T::cpu.data         6605                       # number of overall hits (Count)
system.cpu.dcache.overallHits_T::total           6605                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_T::cpu.data          489                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_T::total           489                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_T::cpu.data          489                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_T::total          489                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_T::cpu.data     16150000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_T::total     16150000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_T::cpu.data     16150000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_T::total     16150000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_T::cpu.data         7094                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_T::total         7094                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_T::cpu.data         7094                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_T::total         7094                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_T::cpu.data     0.068931                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_T::total     0.068931                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_T::cpu.data     0.068931                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_T::total     0.068931                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_T::cpu.data 33026.584867                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_T::total 33026.584867                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_T::cpu.data 33026.584867                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_T::total 33026.584867                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.writebacks_T::writebacks           22                       # number of writebacks (Count)
system.cpu.dcache.writebacks_T::total              22                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits_T::cpu.data          218                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_T::total          218                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_T::cpu.data          218                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_T::total          218                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_T::cpu.data          271                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_T::total          271                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::cpu.data          271                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::cpu.dcache.prefetcher           62                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::total          333                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_T::cpu.data      7959500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_T::total      7959500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::cpu.data      7959500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::cpu.dcache.prefetcher      3065446                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::total     11024946                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_T::cpu.data     0.038201                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_T::total     0.038201                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::cpu.data     0.038201                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::total     0.046941                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_T::cpu.data 29370.848708                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_T::total 29370.848708                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::cpu.data 29370.848708                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 49442.677419                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::total 33107.945946                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements_T                  334                       # number of replacements (Count)
system.cpu.dcache.HardPFReq_T.mshrMisses::cpu.dcache.prefetcher           62                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.dcache.HardPFReq_T.mshrMisses::total           62                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.dcache.HardPFReq_T.mshrMissLatency::cpu.dcache.prefetcher      3065446                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq_T.mshrMissLatency::total      3065446                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq_T.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.dcache.HardPFReq_T.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.dcache.HardPFReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 49442.677419                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq_T.avgMshrMissLatency::total 49442.677419                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq_T.hits::cpu.data           14                       # number of LockedRMWReadReq_T hits (Count)
system.cpu.dcache.LockedRMWReadReq_T.hits::total           14                       # number of LockedRMWReadReq_T hits (Count)
system.cpu.dcache.LockedRMWReadReq_T.accesses::cpu.data           14                       # number of LockedRMWReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq_T.accesses::total           14                       # number of LockedRMWReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq_T.mshrMissLatency::cpu.data        66500                       # number of LockedRMWReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq_T.mshrMissLatency::total        66500                       # number of LockedRMWReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq_T.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq_T.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq_T.hits::cpu.data           14                       # number of LockedRMWWriteReq_T hits (Count)
system.cpu.dcache.LockedRMWWriteReq_T.hits::total           14                       # number of LockedRMWWriteReq_T hits (Count)
system.cpu.dcache.LockedRMWWriteReq_T.accesses::cpu.data           14                       # number of LockedRMWWriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq_T.accesses::total           14                       # number of LockedRMWWriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.hits::cpu.data           86                       # number of ReadReq_0 hits (Count)
system.cpu.dcache.ReadReq_0.hits::total            86                       # number of ReadReq_0 hits (Count)
system.cpu.dcache.ReadReq_0.misses::cpu.data           13                       # number of ReadReq_0 misses (Count)
system.cpu.dcache.ReadReq_0.misses::total           13                       # number of ReadReq_0 misses (Count)
system.cpu.dcache.ReadReq_0.missLatency::cpu.data       201500                       # number of ReadReq_0 miss ticks (Tick)
system.cpu.dcache.ReadReq_0.missLatency::total       201500                       # number of ReadReq_0 miss ticks (Tick)
system.cpu.dcache.ReadReq_0.accesses::cpu.data           99                       # number of ReadReq_0 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.accesses::total           99                       # number of ReadReq_0 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.missRate::cpu.data     0.131313                       # miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.missRate::total     0.131313                       # miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.avgMissLatency::cpu.data        15500                       # average ReadReq_0 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.avgMissLatency::total        15500                       # average ReadReq_0 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.mshrHits::cpu.data            1                       # number of ReadReq_0 MSHR hits (Count)
system.cpu.dcache.ReadReq_0.mshrHits::total            1                       # number of ReadReq_0 MSHR hits (Count)
system.cpu.dcache.ReadReq_0.mshrMisses::cpu.data           12                       # number of ReadReq_0 MSHR misses (Count)
system.cpu.dcache.ReadReq_0.mshrMisses::total           12                       # number of ReadReq_0 MSHR misses (Count)
system.cpu.dcache.ReadReq_0.mshrMissLatency::cpu.data       169500                       # number of ReadReq_0 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_0.mshrMissLatency::total       169500                       # number of ReadReq_0 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_0.mshrMissRate::cpu.data     0.121212                       # mshr miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.mshrMissRate::total     0.121212                       # mshr miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.avgMshrMissLatency::cpu.data        14125                       # average ReadReq_0 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.avgMshrMissLatency::total        14125                       # average ReadReq_0 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.hits::cpu.data           87                       # number of ReadReq_1 hits (Count)
system.cpu.dcache.ReadReq_1.hits::total            87                       # number of ReadReq_1 hits (Count)
system.cpu.dcache.ReadReq_1.misses::cpu.data           12                       # number of ReadReq_1 misses (Count)
system.cpu.dcache.ReadReq_1.misses::total           12                       # number of ReadReq_1 misses (Count)
system.cpu.dcache.ReadReq_1.missLatency::cpu.data       130000                       # number of ReadReq_1 miss ticks (Tick)
system.cpu.dcache.ReadReq_1.missLatency::total       130000                       # number of ReadReq_1 miss ticks (Tick)
system.cpu.dcache.ReadReq_1.accesses::cpu.data           99                       # number of ReadReq_1 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_1.accesses::total           99                       # number of ReadReq_1 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_1.missRate::cpu.data     0.121212                       # miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.missRate::total     0.121212                       # miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.avgMissLatency::cpu.data 10833.333333                       # average ReadReq_1 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.avgMissLatency::total 10833.333333                       # average ReadReq_1 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.mshrMisses::cpu.data           12                       # number of ReadReq_1 MSHR misses (Count)
system.cpu.dcache.ReadReq_1.mshrMisses::total           12                       # number of ReadReq_1 MSHR misses (Count)
system.cpu.dcache.ReadReq_1.mshrMissLatency::cpu.data       124000                       # number of ReadReq_1 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_1.mshrMissLatency::total       124000                       # number of ReadReq_1 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_1.mshrMissRate::cpu.data     0.121212                       # mshr miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.mshrMissRate::total     0.121212                       # mshr miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.avgMshrMissLatency::cpu.data 10333.333333                       # average ReadReq_1 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.avgMshrMissLatency::total 10333.333333                       # average ReadReq_1 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.hits::cpu.data           86                       # number of ReadReq_2 hits (Count)
system.cpu.dcache.ReadReq_2.hits::total            86                       # number of ReadReq_2 hits (Count)
system.cpu.dcache.ReadReq_2.misses::cpu.data           13                       # number of ReadReq_2 misses (Count)
system.cpu.dcache.ReadReq_2.misses::total           13                       # number of ReadReq_2 misses (Count)
system.cpu.dcache.ReadReq_2.missLatency::cpu.data       172000                       # number of ReadReq_2 miss ticks (Tick)
system.cpu.dcache.ReadReq_2.missLatency::total       172000                       # number of ReadReq_2 miss ticks (Tick)
system.cpu.dcache.ReadReq_2.accesses::cpu.data           99                       # number of ReadReq_2 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_2.accesses::total           99                       # number of ReadReq_2 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_2.missRate::cpu.data     0.131313                       # miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.missRate::total     0.131313                       # miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.avgMissLatency::cpu.data 13230.769231                       # average ReadReq_2 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.avgMissLatency::total 13230.769231                       # average ReadReq_2 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.mshrHits::cpu.data            1                       # number of ReadReq_2 MSHR hits (Count)
system.cpu.dcache.ReadReq_2.mshrHits::total            1                       # number of ReadReq_2 MSHR hits (Count)
system.cpu.dcache.ReadReq_2.mshrMisses::cpu.data           12                       # number of ReadReq_2 MSHR misses (Count)
system.cpu.dcache.ReadReq_2.mshrMisses::total           12                       # number of ReadReq_2 MSHR misses (Count)
system.cpu.dcache.ReadReq_2.mshrMissLatency::cpu.data       161500                       # number of ReadReq_2 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_2.mshrMissLatency::total       161500                       # number of ReadReq_2 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_2.mshrMissRate::cpu.data     0.121212                       # mshr miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.mshrMissRate::total     0.121212                       # mshr miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.avgMshrMissLatency::cpu.data 13458.333333                       # average ReadReq_2 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.avgMshrMissLatency::total 13458.333333                       # average ReadReq_2 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.hits::cpu.data           88                       # number of ReadReq_3 hits (Count)
system.cpu.dcache.ReadReq_3.hits::total            88                       # number of ReadReq_3 hits (Count)
system.cpu.dcache.ReadReq_3.misses::cpu.data           11                       # number of ReadReq_3 misses (Count)
system.cpu.dcache.ReadReq_3.misses::total           11                       # number of ReadReq_3 misses (Count)
system.cpu.dcache.ReadReq_3.missLatency::cpu.data       194000                       # number of ReadReq_3 miss ticks (Tick)
system.cpu.dcache.ReadReq_3.missLatency::total       194000                       # number of ReadReq_3 miss ticks (Tick)
system.cpu.dcache.ReadReq_3.accesses::cpu.data           99                       # number of ReadReq_3 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_3.accesses::total           99                       # number of ReadReq_3 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_3.missRate::cpu.data     0.111111                       # miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.missRate::total     0.111111                       # miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.avgMissLatency::cpu.data 17636.363636                       # average ReadReq_3 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.avgMissLatency::total 17636.363636                       # average ReadReq_3 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.mshrMisses::cpu.data           11                       # number of ReadReq_3 MSHR misses (Count)
system.cpu.dcache.ReadReq_3.mshrMisses::total           11                       # number of ReadReq_3 MSHR misses (Count)
system.cpu.dcache.ReadReq_3.mshrMissLatency::cpu.data       188500                       # number of ReadReq_3 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_3.mshrMissLatency::total       188500                       # number of ReadReq_3 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_3.mshrMissRate::cpu.data     0.111111                       # mshr miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.mshrMissRate::total     0.111111                       # mshr miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.avgMshrMissLatency::cpu.data 17136.363636                       # average ReadReq_3 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.avgMshrMissLatency::total 17136.363636                       # average ReadReq_3 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.hits::cpu.data           80                       # number of ReadReq_4 hits (Count)
system.cpu.dcache.ReadReq_4.hits::total            80                       # number of ReadReq_4 hits (Count)
system.cpu.dcache.ReadReq_4.misses::cpu.data           19                       # number of ReadReq_4 misses (Count)
system.cpu.dcache.ReadReq_4.misses::total           19                       # number of ReadReq_4 misses (Count)
system.cpu.dcache.ReadReq_4.missLatency::cpu.data       297500                       # number of ReadReq_4 miss ticks (Tick)
system.cpu.dcache.ReadReq_4.missLatency::total       297500                       # number of ReadReq_4 miss ticks (Tick)
system.cpu.dcache.ReadReq_4.accesses::cpu.data           99                       # number of ReadReq_4 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_4.accesses::total           99                       # number of ReadReq_4 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_4.missRate::cpu.data     0.191919                       # miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.missRate::total     0.191919                       # miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.avgMissLatency::cpu.data 15657.894737                       # average ReadReq_4 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.avgMissLatency::total 15657.894737                       # average ReadReq_4 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.mshrHits::cpu.data           12                       # number of ReadReq_4 MSHR hits (Count)
system.cpu.dcache.ReadReq_4.mshrHits::total           12                       # number of ReadReq_4 MSHR hits (Count)
system.cpu.dcache.ReadReq_4.mshrMisses::cpu.data            7                       # number of ReadReq_4 MSHR misses (Count)
system.cpu.dcache.ReadReq_4.mshrMisses::total            7                       # number of ReadReq_4 MSHR misses (Count)
system.cpu.dcache.ReadReq_4.mshrMissLatency::cpu.data       119000                       # number of ReadReq_4 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_4.mshrMissLatency::total       119000                       # number of ReadReq_4 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_4.mshrMissRate::cpu.data     0.070707                       # mshr miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.mshrMissRate::total     0.070707                       # mshr miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.avgMshrMissLatency::cpu.data        17000                       # average ReadReq_4 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.avgMshrMissLatency::total        17000                       # average ReadReq_4 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.hits::cpu.data         4716                       # number of ReadReq_T hits (Count)
system.cpu.dcache.ReadReq_T.hits::total          4716                       # number of ReadReq_T hits (Count)
system.cpu.dcache.ReadReq_T.misses::cpu.data          460                       # number of ReadReq_T misses (Count)
system.cpu.dcache.ReadReq_T.misses::total          460                       # number of ReadReq_T misses (Count)
system.cpu.dcache.ReadReq_T.missLatency::cpu.data     15326000                       # number of ReadReq_T miss ticks (Tick)
system.cpu.dcache.ReadReq_T.missLatency::total     15326000                       # number of ReadReq_T miss ticks (Tick)
system.cpu.dcache.ReadReq_T.accesses::cpu.data         5176                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_T.accesses::total         5176                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_T.missRate::cpu.data     0.088872                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.missRate::total     0.088872                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.avgMissLatency::cpu.data 33317.391304                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.avgMissLatency::total 33317.391304                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.mshrHits::cpu.data          218                       # number of ReadReq_T MSHR hits (Count)
system.cpu.dcache.ReadReq_T.mshrHits::total          218                       # number of ReadReq_T MSHR hits (Count)
system.cpu.dcache.ReadReq_T.mshrMisses::cpu.data          242                       # number of ReadReq_T MSHR misses (Count)
system.cpu.dcache.ReadReq_T.mshrMisses::total          242                       # number of ReadReq_T MSHR misses (Count)
system.cpu.dcache.ReadReq_T.mshrMissLatency::cpu.data      7150000                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_T.mshrMissLatency::total      7150000                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_T.mshrMissRate::cpu.data     0.046754                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.mshrMissRate::total     0.046754                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.avgMshrMissLatency::cpu.data 29545.454545                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.avgMshrMissLatency::total 29545.454545                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.hits::cpu.data         1889                       # number of WriteReq_T hits (Count)
system.cpu.dcache.WriteReq_T.hits::total         1889                       # number of WriteReq_T hits (Count)
system.cpu.dcache.WriteReq_T.misses::cpu.data           29                       # number of WriteReq_T misses (Count)
system.cpu.dcache.WriteReq_T.misses::total           29                       # number of WriteReq_T misses (Count)
system.cpu.dcache.WriteReq_T.missLatency::cpu.data       824000                       # number of WriteReq_T miss ticks (Tick)
system.cpu.dcache.WriteReq_T.missLatency::total       824000                       # number of WriteReq_T miss ticks (Tick)
system.cpu.dcache.WriteReq_T.accesses::cpu.data         1918                       # number of WriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq_T.accesses::total         1918                       # number of WriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq_T.missRate::cpu.data     0.015120                       # miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.missRate::total     0.015120                       # miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.avgMissLatency::cpu.data 28413.793103                       # average WriteReq_T miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.avgMissLatency::total 28413.793103                       # average WriteReq_T miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.mshrMisses::cpu.data           29                       # number of WriteReq_T MSHR misses (Count)
system.cpu.dcache.WriteReq_T.mshrMisses::total           29                       # number of WriteReq_T MSHR misses (Count)
system.cpu.dcache.WriteReq_T.mshrMissLatency::cpu.data       809500                       # number of WriteReq_T MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq_T.mshrMissLatency::total       809500                       # number of WriteReq_T MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq_T.mshrMissRate::cpu.data     0.015120                       # mshr miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.mshrMissRate::total     0.015120                       # mshr miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.avgMshrMissLatency::cpu.data 27913.793103                       # average WriteReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.avgMshrMissLatency::total 27913.793103                       # average WriteReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses          271                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued             155                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused              44                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful               8                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.051613                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.028674                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache           18                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           75                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate                93                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified          270                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit           89                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand            1                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage            22                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 4142                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                334                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              12.401198                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   225.018730                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    30.981270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.878979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.121021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           31                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          225                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          125                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.121094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.878906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              57310                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             57310                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    11288                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 11313                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4414                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1183                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    422                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1293                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   135                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  38112                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   592                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts               31697                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             2452                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts            5506                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           2417                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.582056                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          12697                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites          9687                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           2123                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          1469                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads         38772                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        22663                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs              7923                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        14005                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           63                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               1494                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         15530                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1114                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           793                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      2483                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   278                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              28620                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.444899                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.875609                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    22058     77.07%     77.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      256      0.89%     77.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      609      2.13%     80.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      263      0.92%     81.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      526      1.84%     82.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      374      1.31%     84.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      372      1.30%     85.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      412      1.44%     86.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     3750     13.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                28620                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 21933                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.402758                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches               3673                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.067448                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        11631                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits_T::cpu.inst         1897                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits_T::total            1897                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits_T::cpu.inst         1897                       # number of overall hits (Count)
system.cpu.icache.overallHits_T::total           1897                       # number of overall hits (Count)
system.cpu.icache.demandMisses_T::cpu.inst          586                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses_T::total           586                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses_T::cpu.inst          586                       # number of overall misses (Count)
system.cpu.icache.overallMisses_T::total          586                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency_T::cpu.inst     32037500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency_T::total     32037500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency_T::cpu.inst     32037500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency_T::total     32037500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses_T::cpu.inst         2483                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses_T::total         2483                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses_T::cpu.inst         2483                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses_T::total         2483                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate_T::cpu.inst     0.236005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate_T::total     0.236005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate_T::cpu.inst     0.236005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate_T::total     0.236005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency_T::cpu.inst 54671.501706                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency_T::total 54671.501706                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency_T::cpu.inst 54671.501706                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency_T::total 54671.501706                       # average overall miss latency ((Tick/Count))
system.cpu.icache.writebacks_T::writebacks          501                       # number of writebacks (Count)
system.cpu.icache.writebacks_T::total             501                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits_T::cpu.inst           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits_T::total           84                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits_T::cpu.inst           84                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits_T::total           84                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses_T::cpu.inst          502                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses_T::total          502                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses_T::cpu.inst          502                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses_T::total          502                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency_T::cpu.inst     26554500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency_T::total     26554500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency_T::cpu.inst     26554500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency_T::total     26554500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate_T::cpu.inst     0.202175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate_T::total     0.202175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate_T::cpu.inst     0.202175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate_T::total     0.202175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency_T::cpu.inst 52897.410359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency_T::total 52897.410359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency_T::cpu.inst 52897.410359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency_T::total 52897.410359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements_T                  501                       # number of replacements (Count)
system.cpu.icache.ReadReq_T.hits::cpu.inst         1897                       # number of ReadReq_T hits (Count)
system.cpu.icache.ReadReq_T.hits::total          1897                       # number of ReadReq_T hits (Count)
system.cpu.icache.ReadReq_T.misses::cpu.inst          586                       # number of ReadReq_T misses (Count)
system.cpu.icache.ReadReq_T.misses::total          586                       # number of ReadReq_T misses (Count)
system.cpu.icache.ReadReq_T.missLatency::cpu.inst     32037500                       # number of ReadReq_T miss ticks (Tick)
system.cpu.icache.ReadReq_T.missLatency::total     32037500                       # number of ReadReq_T miss ticks (Tick)
system.cpu.icache.ReadReq_T.accesses::cpu.inst         2483                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.icache.ReadReq_T.accesses::total         2483                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.icache.ReadReq_T.missRate::cpu.inst     0.236005                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.missRate::total     0.236005                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.avgMissLatency::cpu.inst 54671.501706                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.avgMissLatency::total 54671.501706                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.mshrHits::cpu.inst           84                       # number of ReadReq_T MSHR hits (Count)
system.cpu.icache.ReadReq_T.mshrHits::total           84                       # number of ReadReq_T MSHR hits (Count)
system.cpu.icache.ReadReq_T.mshrMisses::cpu.inst          502                       # number of ReadReq_T MSHR misses (Count)
system.cpu.icache.ReadReq_T.mshrMisses::total          502                       # number of ReadReq_T MSHR misses (Count)
system.cpu.icache.ReadReq_T.mshrMissLatency::cpu.inst     26554500                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.icache.ReadReq_T.mshrMissLatency::total     26554500                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.icache.ReadReq_T.mshrMissRate::cpu.inst     0.202175                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.mshrMissRate::total     0.202175                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.avgMshrMissLatency::cpu.inst 52897.410359                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.avgMshrMissLatency::total 52897.410359                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          502                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                46285                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                501                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              92.385230                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          205                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              20365                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             20365                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       422                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       5248                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      265                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  36030                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   27                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     6098                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2741                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    95                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        58                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      174                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             52                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          409                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  461                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    31338                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   31150                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     22101                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     37558                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.572011                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.588450                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits_0::cpu.data           10                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_0::total             10                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_0::cpu.data           10                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_0::total            10                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_0::cpu.data            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_0::total            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_0::cpu.data            2                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_0::total            2                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_0::cpu.data        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_0::total        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_0::cpu.data        69000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_0::total        69000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_0::cpu.data           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_0::total           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_0::cpu.data           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_0::total           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_0::cpu.data     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_0::total     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_0::cpu.data     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_0::total     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_0::cpu.data        34500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_0::total        34500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_0::cpu.data        34500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_0::total        34500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrMisses_0::cpu.data            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_0::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_0::cpu.data            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_0::total            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_0::cpu.data        57000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_0::total        57000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_0::cpu.data        57000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_0::total        57000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_0::cpu.data     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_0::total     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_0::cpu.data     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_0::total     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_0::cpu.data        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_0::total        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_0::cpu.data        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_0::total        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandHits_1::cpu.data           12                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_1::total             12                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_1::cpu.data           12                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_1::total            12                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_1::cpu.data           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_1::total           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_1::cpu.data           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_1::total           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_2::cpu.data           11                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_2::total             11                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_2::cpu.data           11                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_2::total            11                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_2::cpu.data            1                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_2::total            1                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_2::cpu.data            1                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_2::total            1                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_2::cpu.data        35500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_2::total        35500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_2::cpu.data        35500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_2::total        35500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_2::cpu.data           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_2::total           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_2::cpu.data           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_2::total           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_2::cpu.data     0.083333                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_2::total     0.083333                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_2::cpu.data     0.083333                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_2::total     0.083333                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_2::cpu.data        35500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_2::total        35500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_2::cpu.data        35500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_2::total        35500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrMisses_2::cpu.data            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_2::total            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_2::cpu.data            1                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_2::total            1                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_2::cpu.data        29500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_2::total        29500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_2::cpu.data        29500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_2::total        29500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_2::cpu.data     0.083333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_2::total     0.083333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_2::cpu.data     0.083333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_2::total     0.083333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_2::cpu.data        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_2::total        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_2::cpu.data        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_2::total        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandHits_3::cpu.data            9                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_3::total              9                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_3::cpu.data            9                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_3::total             9                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_3::cpu.data            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_3::total            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_3::cpu.data            2                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_3::total            2                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_3::cpu.data        71000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_3::total        71000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_3::cpu.data        71000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_3::total        71000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_3::cpu.data           11                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_3::total           11                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_3::cpu.data           11                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_3::total           11                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_3::cpu.data     0.181818                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_3::total     0.181818                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_3::cpu.data     0.181818                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_3::total     0.181818                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_3::cpu.data        35500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_3::total        35500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_3::cpu.data        35500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_3::total        35500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrMisses_3::cpu.data            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_3::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_3::cpu.data            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_3::total            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_3::cpu.data        59000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_3::total        59000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_3::cpu.data        59000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_3::total        59000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_3::cpu.data     0.181818                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_3::total     0.181818                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_3::cpu.data     0.181818                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_3::total     0.181818                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_3::cpu.data        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_3::total        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_3::cpu.data        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_3::total        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandHits_4::cpu.data            5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_4::total              5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_4::cpu.data            5                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_4::total             5                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_4::cpu.data            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_4::total            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_4::cpu.data            2                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_4::total            2                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_4::cpu.data        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_4::total        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_4::cpu.data        69000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_4::total        69000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_4::cpu.data            7                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_4::total            7                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_4::cpu.data            7                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_4::total            7                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_4::cpu.data     0.285714                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_4::total     0.285714                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_4::cpu.data     0.285714                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_4::total     0.285714                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_4::cpu.data        34500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_4::total        34500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_4::cpu.data        34500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_4::total        34500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrMisses_4::cpu.data            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_4::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_4::cpu.data            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_4::total            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_4::cpu.data        57000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_4::total        57000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_4::cpu.data        57000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_4::total        57000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_4::cpu.data     0.285714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_4::total     0.285714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_4::cpu.data     0.285714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_4::total     0.285714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_4::cpu.data        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_4::total        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_4::cpu.data        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_4::total        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandHits_T::cpu.inst          194                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::cpu.data          143                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::cpu.dcache.prefetcher            6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::total            343                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_T::cpu.inst          194                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::cpu.data          143                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::cpu.dcache.prefetcher            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::total           343                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_T::cpu.inst          308                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::cpu.data          128                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::cpu.dcache.prefetcher           56                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::total          492                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.inst          308                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.data          128                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.dcache.prefetcher           56                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::total          492                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_T::cpu.inst     24479500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::cpu.data      6227000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::cpu.dcache.prefetcher      2969497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::total     33675997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.inst     24479500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.data      6227000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.dcache.prefetcher      2969497                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::total     33675997                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_T::cpu.inst          502                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::cpu.data          271                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::cpu.dcache.prefetcher           62                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::total          835                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.inst          502                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.data          271                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.dcache.prefetcher           62                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::total          835                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_T::cpu.inst     0.613546                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::cpu.data     0.472325                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::cpu.dcache.prefetcher     0.903226                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::total     0.589222                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.inst     0.613546                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.data     0.472325                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.dcache.prefetcher     0.903226                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::total     0.589222                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_T::cpu.inst 79478.896104                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::cpu.data 48648.437500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::cpu.dcache.prefetcher 53026.732143                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::total 68447.148374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.inst 79478.896104                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.data 48648.437500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.dcache.prefetcher 53026.732143                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::total 68447.148374                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrMisses_T::cpu.inst          308                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::cpu.data          128                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::cpu.dcache.prefetcher           56                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::total          492                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.inst          308                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.data          128                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.dcache.prefetcher           56                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.l2cache.prefetcher            4                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::total          496                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.inst     22631500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.data      5459000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.dcache.prefetcher      2633497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::total     30723997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.inst     22631500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.data      5459000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.dcache.prefetcher      2633497                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.l2cache.prefetcher        95497                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::total     30819494                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_T::cpu.inst     0.613546                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::cpu.data     0.472325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::cpu.dcache.prefetcher     0.903226                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::total     0.589222                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.inst     0.613546                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.data     0.472325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.dcache.prefetcher     0.903226                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::total     0.594012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.inst 73478.896104                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.data 42648.437500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.dcache.prefetcher 47026.732143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::total 62447.148374                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.inst 73478.896104                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.data 42648.437500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 47026.732143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.l2cache.prefetcher 23874.250000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::total 62136.076613                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements_T                 524                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict_T.mshrMisses::writebacks            9                       # number of CleanEvict_T MSHR misses (Count)
system.cpu.l2cache.CleanEvict_T.mshrMisses::total            9                       # number of CleanEvict_T MSHR misses (Count)
system.cpu.l2cache.CleanEvict_T.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict_T accesses (Ratio)
system.cpu.l2cache.CleanEvict_T.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.mshrMisses::cpu.l2cache.prefetcher            4                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.l2cache.HardPFReq_T.mshrMisses::total            4                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.l2cache.HardPFReq_T.mshrMissLatency::cpu.l2cache.prefetcher        95497                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq_T.mshrMissLatency::total        95497                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq_T.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.avgMshrMissLatency::cpu.l2cache.prefetcher 23874.250000                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq_T.avgMshrMissLatency::total 23874.250000                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.hits::cpu.inst          194                       # number of ReadCleanReq_T hits (Count)
system.cpu.l2cache.ReadCleanReq_T.hits::total          194                       # number of ReadCleanReq_T hits (Count)
system.cpu.l2cache.ReadCleanReq_T.misses::cpu.inst          308                       # number of ReadCleanReq_T misses (Count)
system.cpu.l2cache.ReadCleanReq_T.misses::total          308                       # number of ReadCleanReq_T misses (Count)
system.cpu.l2cache.ReadCleanReq_T.missLatency::cpu.inst     24479500                       # number of ReadCleanReq_T miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.missLatency::total     24479500                       # number of ReadCleanReq_T miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.accesses::cpu.inst          502                       # number of ReadCleanReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq_T.accesses::total          502                       # number of ReadCleanReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq_T.missRate::cpu.inst     0.613546                       # miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.missRate::total     0.613546                       # miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.avgMissLatency::cpu.inst 79478.896104                       # average ReadCleanReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.avgMissLatency::total 79478.896104                       # average ReadCleanReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.mshrMisses::cpu.inst          308                       # number of ReadCleanReq_T MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq_T.mshrMisses::total          308                       # number of ReadCleanReq_T MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq_T.mshrMissLatency::cpu.inst     22631500                       # number of ReadCleanReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.mshrMissLatency::total     22631500                       # number of ReadCleanReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.mshrMissRate::cpu.inst     0.613546                       # mshr miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.mshrMissRate::total     0.613546                       # mshr miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.avgMshrMissLatency::cpu.inst 73478.896104                       # average ReadCleanReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.avgMshrMissLatency::total 73478.896104                       # average ReadCleanReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.hits::cpu.data           12                       # number of ReadExReq_T hits (Count)
system.cpu.l2cache.ReadExReq_T.hits::total           12                       # number of ReadExReq_T hits (Count)
system.cpu.l2cache.ReadExReq_T.misses::cpu.data           17                       # number of ReadExReq_T misses (Count)
system.cpu.l2cache.ReadExReq_T.misses::total           17                       # number of ReadExReq_T misses (Count)
system.cpu.l2cache.ReadExReq_T.missLatency::cpu.data       651500                       # number of ReadExReq_T miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.missLatency::total       651500                       # number of ReadExReq_T miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.accesses::cpu.data           29                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq_T.accesses::total           29                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq_T.missRate::cpu.data     0.586207                       # miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.missRate::total     0.586207                       # miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.avgMissLatency::cpu.data 38323.529412                       # average ReadExReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.avgMissLatency::total 38323.529412                       # average ReadExReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.mshrMisses::cpu.data           17                       # number of ReadExReq_T MSHR misses (Count)
system.cpu.l2cache.ReadExReq_T.mshrMisses::total           17                       # number of ReadExReq_T MSHR misses (Count)
system.cpu.l2cache.ReadExReq_T.mshrMissLatency::cpu.data       549500                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.mshrMissLatency::total       549500                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.mshrMissRate::cpu.data     0.586207                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.mshrMissRate::total     0.586207                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.avgMshrMissLatency::cpu.data 32323.529412                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.avgMshrMissLatency::total 32323.529412                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_0.hits::cpu.data           10                       # number of ReadSharedReq_0 hits (Count)
system.cpu.l2cache.ReadSharedReq_0.hits::total           10                       # number of ReadSharedReq_0 hits (Count)
system.cpu.l2cache.ReadSharedReq_0.misses::cpu.data            2                       # number of ReadSharedReq_0 misses (Count)
system.cpu.l2cache.ReadSharedReq_0.misses::total            2                       # number of ReadSharedReq_0 misses (Count)
system.cpu.l2cache.ReadSharedReq_0.missLatency::cpu.data        69000                       # number of ReadSharedReq_0 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_0.missLatency::total        69000                       # number of ReadSharedReq_0 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_0.accesses::cpu.data           12                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_0.accesses::total           12                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_0.missRate::cpu.data     0.166667                       # miss rate for ReadSharedReq_0 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_0.missRate::total     0.166667                       # miss rate for ReadSharedReq_0 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_0.avgMissLatency::cpu.data        34500                       # average ReadSharedReq_0 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_0.avgMissLatency::total        34500                       # average ReadSharedReq_0 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_0.mshrMisses::cpu.data            2                       # number of ReadSharedReq_0 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_0.mshrMisses::total            2                       # number of ReadSharedReq_0 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_0.mshrMissLatency::cpu.data        57000                       # number of ReadSharedReq_0 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_0.mshrMissLatency::total        57000                       # number of ReadSharedReq_0 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_0.mshrMissRate::cpu.data     0.166667                       # mshr miss rate for ReadSharedReq_0 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_0.mshrMissRate::total     0.166667                       # mshr miss rate for ReadSharedReq_0 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_0.avgMshrMissLatency::cpu.data        28500                       # average ReadSharedReq_0 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_0.avgMshrMissLatency::total        28500                       # average ReadSharedReq_0 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_1.hits::cpu.data           12                       # number of ReadSharedReq_1 hits (Count)
system.cpu.l2cache.ReadSharedReq_1.hits::total           12                       # number of ReadSharedReq_1 hits (Count)
system.cpu.l2cache.ReadSharedReq_1.accesses::cpu.data           12                       # number of ReadSharedReq_1 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_1.accesses::total           12                       # number of ReadSharedReq_1 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_2.hits::cpu.data           11                       # number of ReadSharedReq_2 hits (Count)
system.cpu.l2cache.ReadSharedReq_2.hits::total           11                       # number of ReadSharedReq_2 hits (Count)
system.cpu.l2cache.ReadSharedReq_2.misses::cpu.data            1                       # number of ReadSharedReq_2 misses (Count)
system.cpu.l2cache.ReadSharedReq_2.misses::total            1                       # number of ReadSharedReq_2 misses (Count)
system.cpu.l2cache.ReadSharedReq_2.missLatency::cpu.data        35500                       # number of ReadSharedReq_2 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_2.missLatency::total        35500                       # number of ReadSharedReq_2 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_2.accesses::cpu.data           12                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_2.accesses::total           12                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_2.missRate::cpu.data     0.083333                       # miss rate for ReadSharedReq_2 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_2.missRate::total     0.083333                       # miss rate for ReadSharedReq_2 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_2.avgMissLatency::cpu.data        35500                       # average ReadSharedReq_2 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_2.avgMissLatency::total        35500                       # average ReadSharedReq_2 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_2.mshrMisses::cpu.data            1                       # number of ReadSharedReq_2 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_2.mshrMisses::total            1                       # number of ReadSharedReq_2 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_2.mshrMissLatency::cpu.data        29500                       # number of ReadSharedReq_2 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_2.mshrMissLatency::total        29500                       # number of ReadSharedReq_2 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_2.mshrMissRate::cpu.data     0.083333                       # mshr miss rate for ReadSharedReq_2 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_2.mshrMissRate::total     0.083333                       # mshr miss rate for ReadSharedReq_2 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_2.avgMshrMissLatency::cpu.data        29500                       # average ReadSharedReq_2 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_2.avgMshrMissLatency::total        29500                       # average ReadSharedReq_2 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_3.hits::cpu.data            9                       # number of ReadSharedReq_3 hits (Count)
system.cpu.l2cache.ReadSharedReq_3.hits::total            9                       # number of ReadSharedReq_3 hits (Count)
system.cpu.l2cache.ReadSharedReq_3.misses::cpu.data            2                       # number of ReadSharedReq_3 misses (Count)
system.cpu.l2cache.ReadSharedReq_3.misses::total            2                       # number of ReadSharedReq_3 misses (Count)
system.cpu.l2cache.ReadSharedReq_3.missLatency::cpu.data        71000                       # number of ReadSharedReq_3 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_3.missLatency::total        71000                       # number of ReadSharedReq_3 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_3.accesses::cpu.data           11                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_3.accesses::total           11                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_3.missRate::cpu.data     0.181818                       # miss rate for ReadSharedReq_3 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_3.missRate::total     0.181818                       # miss rate for ReadSharedReq_3 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_3.avgMissLatency::cpu.data        35500                       # average ReadSharedReq_3 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_3.avgMissLatency::total        35500                       # average ReadSharedReq_3 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_3.mshrMisses::cpu.data            2                       # number of ReadSharedReq_3 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_3.mshrMisses::total            2                       # number of ReadSharedReq_3 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_3.mshrMissLatency::cpu.data        59000                       # number of ReadSharedReq_3 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_3.mshrMissLatency::total        59000                       # number of ReadSharedReq_3 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_3.mshrMissRate::cpu.data     0.181818                       # mshr miss rate for ReadSharedReq_3 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_3.mshrMissRate::total     0.181818                       # mshr miss rate for ReadSharedReq_3 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_3.avgMshrMissLatency::cpu.data        29500                       # average ReadSharedReq_3 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_3.avgMshrMissLatency::total        29500                       # average ReadSharedReq_3 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_4.hits::cpu.data            5                       # number of ReadSharedReq_4 hits (Count)
system.cpu.l2cache.ReadSharedReq_4.hits::total            5                       # number of ReadSharedReq_4 hits (Count)
system.cpu.l2cache.ReadSharedReq_4.misses::cpu.data            2                       # number of ReadSharedReq_4 misses (Count)
system.cpu.l2cache.ReadSharedReq_4.misses::total            2                       # number of ReadSharedReq_4 misses (Count)
system.cpu.l2cache.ReadSharedReq_4.missLatency::cpu.data        69000                       # number of ReadSharedReq_4 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_4.missLatency::total        69000                       # number of ReadSharedReq_4 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_4.accesses::cpu.data            7                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_4.accesses::total            7                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_4.missRate::cpu.data     0.285714                       # miss rate for ReadSharedReq_4 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_4.missRate::total     0.285714                       # miss rate for ReadSharedReq_4 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_4.avgMissLatency::cpu.data        34500                       # average ReadSharedReq_4 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_4.avgMissLatency::total        34500                       # average ReadSharedReq_4 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_4.mshrMisses::cpu.data            2                       # number of ReadSharedReq_4 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_4.mshrMisses::total            2                       # number of ReadSharedReq_4 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_4.mshrMissLatency::cpu.data        57000                       # number of ReadSharedReq_4 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_4.mshrMissLatency::total        57000                       # number of ReadSharedReq_4 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_4.mshrMissRate::cpu.data     0.285714                       # mshr miss rate for ReadSharedReq_4 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_4.mshrMissRate::total     0.285714                       # mshr miss rate for ReadSharedReq_4 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_4.avgMshrMissLatency::cpu.data        28500                       # average ReadSharedReq_4 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_4.avgMshrMissLatency::total        28500                       # average ReadSharedReq_4 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.hits::cpu.data          131                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.hits::cpu.dcache.prefetcher            6                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.hits::total          137                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::cpu.data          111                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::cpu.dcache.prefetcher           56                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::total          167                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.missLatency::cpu.data      5575500                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.missLatency::cpu.dcache.prefetcher      2969497                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.missLatency::total      8544997                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.accesses::cpu.data          242                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.accesses::cpu.dcache.prefetcher           62                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.accesses::total          304                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.missRate::cpu.data     0.458678                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.missRate::cpu.dcache.prefetcher     0.903226                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.missRate::total     0.549342                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::cpu.data 50229.729730                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::cpu.dcache.prefetcher 53026.732143                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::total 51167.646707                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::cpu.data          111                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::cpu.dcache.prefetcher           56                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::total          167                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::cpu.data      4909500                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::cpu.dcache.prefetcher      2633497                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::total      7542997                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::cpu.data     0.458678                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::cpu.dcache.prefetcher     0.903226                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::total     0.549342                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::cpu.data 44229.729730                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 47026.732143                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::total 45167.646707                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackClean_T.hits::writebacks          500                       # number of WritebackClean_T hits (Count)
system.cpu.l2cache.WritebackClean_T.hits::total          500                       # number of WritebackClean_T hits (Count)
system.cpu.l2cache.WritebackClean_T.accesses::writebacks          500                       # number of WritebackClean_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean_T.accesses::total          500                       # number of WritebackClean_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty_T.hits::writebacks           22                       # number of WritebackDirty_T hits (Count)
system.cpu.l2cache.WritebackDirty_T.hits::total           22                       # number of WritebackDirty_T hits (Count)
system.cpu.l2cache.WritebackDirty_T.accesses::writebacks           22                       # number of WritebackDirty_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty_T.accesses::total           22                       # number of WritebackDirty_T accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses          492                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued              4                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused              8                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy              0                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse                2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs                1454                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs               524                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.774809                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   125.026498                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   840.061629                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data   781.129220                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   265.278568                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher    36.504086                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.061048                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.410186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.381411                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.129531                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.017824                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022          273                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         1775                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          187                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          162                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1         1112                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          498                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.133301                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.866699                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses              7196                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses             7196                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.loadToUse_0::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::mean            8.575758                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::stdev          11.995825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::0-9                   86     86.87%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::20-29                 10     10.10%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::50-59                  1      1.01%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::70-79                  2      2.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::max_value             78                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::mean            7.929293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::stdev           5.730784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::0-9                   87     87.88%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::20-29                 11     11.11%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::30-39                  1      1.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::max_value             32                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::mean            8.656566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::stdev           9.488082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::0-9                   86     86.87%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::10-19                  1      1.01%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::20-29                 10     10.10%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::30-39                  1      1.01%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::80-89                  1      1.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::max_value             81                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::mean            9.171717                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::stdev          12.190696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::0-9                   88     88.89%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::20-29                  7      7.07%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::30-39                  2      2.02%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::70-79                  1      1.01%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::80-89                  1      1.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::max_value             84                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::mean           10.333333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::stdev          15.320388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::0-9                   81     81.82%     81.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::10-19                  7      7.07%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::20-29                  5      5.05%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::50-59                  1      1.01%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::60-69                  2      2.02%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::70-79                  3      3.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::max_value             76                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.forwLoads_T                       302                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads_T                  1730                       # Number of loads squashed (Count)
system.cpu.lsq0.memOrderViolation_T                19                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores_T                  810                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads_T                  4                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.loadToUse_T::samples             4370                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::mean           10.367735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::stdev          26.808255                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::0-9                 4046     92.59%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::10-19                 11      0.25%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::20-29                115      2.63%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::30-39                  5      0.11%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::40-49                  1      0.02%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::50-59                  4      0.09%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::60-69                  8      0.18%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::70-79                102      2.33%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::80-89                 16      0.37%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::110-119                1      0.02%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::120-129                2      0.05%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::130-139                2      0.05%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::140-149                1      0.02%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::150-159               10      0.23%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::160-169                3      0.07%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::180-189               29      0.66%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::190-199                2      0.05%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::200-209               10      0.23%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::overflows              2      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::max_value            638                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::total               4370                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    5508                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    2418                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        59                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    2597                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       139                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    422                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    11909                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    6097                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1061                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4921                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  4210                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  37340                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   150                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   1376                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1091                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1405                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               61001                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      120714                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    48067                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      2442                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                 42100                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    18904                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      66                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  66                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      6002                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            61431                       # The number of ROB reads (Count)
system.cpu.rob.writes                           73736                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    13036                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      24674                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadResp            805                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty           22                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean          501                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          836                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::HardPFReq             7                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq            29                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp           29                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          502                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq          304                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         1504                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port         1000                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total               2504                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        64128                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        22720                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total               86848                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                         531                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples          1366                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.024890                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.155848                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0                1332     97.51%     97.51% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                  34      2.49%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total            1366                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy        1358497                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        751500                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy        499500                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests         1670                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests          834                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops           33                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits_0::cpu.data                    2                       # number of demand (read+write) hits (Count)
system.l3.demandHits_0::total                       2                       # number of demand (read+write) hits (Count)
system.l3.overallHits_0::cpu.data                   2                       # number of overall hits (Count)
system.l3.overallHits_0::total                      2                       # number of overall hits (Count)
system.l3.demandAccesses_0::cpu.data                2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_0::total                   2                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_0::cpu.data               2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_0::total                  2                       # number of overall (read+write) accesses (Count)
system.l3.demandHits_2::cpu.data                    1                       # number of demand (read+write) hits (Count)
system.l3.demandHits_2::total                       1                       # number of demand (read+write) hits (Count)
system.l3.overallHits_2::cpu.data                   1                       # number of overall hits (Count)
system.l3.overallHits_2::total                      1                       # number of overall hits (Count)
system.l3.demandAccesses_2::cpu.data                1                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_2::total                   1                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_2::cpu.data               1                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_2::total                  1                       # number of overall (read+write) accesses (Count)
system.l3.demandHits_3::cpu.data                    2                       # number of demand (read+write) hits (Count)
system.l3.demandHits_3::total                       2                       # number of demand (read+write) hits (Count)
system.l3.overallHits_3::cpu.data                   2                       # number of overall hits (Count)
system.l3.overallHits_3::total                      2                       # number of overall hits (Count)
system.l3.demandAccesses_3::cpu.data                2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_3::total                   2                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_3::cpu.data               2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_3::total                  2                       # number of overall (read+write) accesses (Count)
system.l3.demandHits_4::cpu.data                    2                       # number of demand (read+write) hits (Count)
system.l3.demandHits_4::total                       2                       # number of demand (read+write) hits (Count)
system.l3.overallHits_4::cpu.data                   2                       # number of overall hits (Count)
system.l3.overallHits_4::total                      2                       # number of overall hits (Count)
system.l3.demandAccesses_4::cpu.data                2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_4::total                   2                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_4::cpu.data               2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_4::total                  2                       # number of overall (read+write) accesses (Count)
system.l3.demandHits_T::cpu.inst                   22                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.data                   97                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.dcache.prefetcher           39                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.l2cache.prefetcher            4                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::total                     162                       # number of demand (read+write) hits (Count)
system.l3.overallHits_T::cpu.inst                  22                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.data                  97                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.dcache.prefetcher           39                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.l2cache.prefetcher            4                       # number of overall hits (Count)
system.l3.overallHits_T::total                    162                       # number of overall hits (Count)
system.l3.demandMisses_T::cpu.inst                285                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::cpu.data                 31                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::cpu.dcache.prefetcher           17                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::total                   333                       # number of demand (read+write) misses (Count)
system.l3.overallMisses_T::cpu.inst               285                       # number of overall misses (Count)
system.l3.overallMisses_T::cpu.data                31                       # number of overall misses (Count)
system.l3.overallMisses_T::cpu.dcache.prefetcher           17                       # number of overall misses (Count)
system.l3.overallMisses_T::total                  333                       # number of overall misses (Count)
system.l3.demandMissLatency_T::cpu.inst      20002500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::cpu.data       2464000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::cpu.dcache.prefetcher      1317003                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::total         23783503                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.inst     20002500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.data      2464000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.dcache.prefetcher      1317003                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::total        23783503                       # number of overall miss ticks (Tick)
system.l3.demandAccesses_T::cpu.inst              307                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.data              128                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.dcache.prefetcher           56                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.l2cache.prefetcher            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::total                 495                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.inst             307                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.data             128                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.dcache.prefetcher           56                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.l2cache.prefetcher            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::total                495                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate_T::cpu.inst         0.928339                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::cpu.data         0.242188                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::cpu.dcache.prefetcher     0.303571                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::total            0.672727                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate_T::cpu.inst        0.928339                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::cpu.data        0.242188                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::cpu.dcache.prefetcher     0.303571                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::total           0.672727                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency_T::cpu.inst 70184.210526                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::cpu.data 79483.870968                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::cpu.dcache.prefetcher 77470.764706                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::total  71421.930931                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.inst 70184.210526                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.data 79483.870968                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.dcache.prefetcher 77470.764706                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::total 71421.930931                       # average overall miss latency ((Tick/Count))
system.l3.demandMshrMisses_T::cpu.inst            285                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::cpu.data             31                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::total               333                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.inst           285                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.data            31                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.dcache.prefetcher           17                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::total              333                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency_T::cpu.inst     13918690                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::cpu.data      1805370                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::cpu.dcache.prefetcher       954947                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::total     16679007                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.inst     13918690                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.data      1805370                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.dcache.prefetcher       954947                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::total     16679007                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate_T::cpu.inst     0.928339                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::cpu.data     0.242188                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::cpu.dcache.prefetcher     0.303571                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::total        0.672727                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.inst     0.928339                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.data     0.242188                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.dcache.prefetcher     0.303571                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::total       0.672727                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency_T::cpu.inst 48837.508772                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::cpu.data 58237.741935                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::cpu.dcache.prefetcher 56173.352941                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::total 50087.108108                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.inst 48837.508772                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.data 58237.741935                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 56173.352941                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::total 50087.108108                       # average overall mshr miss latency ((Tick/Count))
system.l3.ReadExReq_T.hits::cpu.data               16                       # number of ReadExReq_T hits (Count)
system.l3.ReadExReq_T.hits::total                  16                       # number of ReadExReq_T hits (Count)
system.l3.ReadExReq_T.misses::cpu.data              1                       # number of ReadExReq_T misses (Count)
system.l3.ReadExReq_T.misses::total                 1                       # number of ReadExReq_T misses (Count)
system.l3.ReadExReq_T.missLatency::cpu.data        86500                       # number of ReadExReq_T miss ticks (Tick)
system.l3.ReadExReq_T.missLatency::total        86500                       # number of ReadExReq_T miss ticks (Tick)
system.l3.ReadExReq_T.accesses::cpu.data           17                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.l3.ReadExReq_T.accesses::total              17                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.l3.ReadExReq_T.missRate::cpu.data     0.058824                       # miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.missRate::total        0.058824                       # miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.avgMissLatency::cpu.data        86500                       # average ReadExReq_T miss latency ((Tick/Count))
system.l3.ReadExReq_T.avgMissLatency::total        86500                       # average ReadExReq_T miss latency ((Tick/Count))
system.l3.ReadExReq_T.mshrMisses::cpu.data            1                       # number of ReadExReq_T MSHR misses (Count)
system.l3.ReadExReq_T.mshrMisses::total             1                       # number of ReadExReq_T MSHR misses (Count)
system.l3.ReadExReq_T.mshrMissLatency::cpu.data        65188                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.l3.ReadExReq_T.mshrMissLatency::total        65188                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.l3.ReadExReq_T.mshrMissRate::cpu.data     0.058824                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.mshrMissRate::total     0.058824                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.avgMshrMissLatency::cpu.data        65188                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.l3.ReadExReq_T.avgMshrMissLatency::total        65188                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_0.hits::cpu.data            2                       # number of ReadSharedReq_0 hits (Count)
system.l3.ReadSharedReq_0.hits::total               2                       # number of ReadSharedReq_0 hits (Count)
system.l3.ReadSharedReq_0.accesses::cpu.data            2                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_0.accesses::total            2                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_2.hits::cpu.data            1                       # number of ReadSharedReq_2 hits (Count)
system.l3.ReadSharedReq_2.hits::total               1                       # number of ReadSharedReq_2 hits (Count)
system.l3.ReadSharedReq_2.accesses::cpu.data            1                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_2.accesses::total            1                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_3.hits::cpu.data            2                       # number of ReadSharedReq_3 hits (Count)
system.l3.ReadSharedReq_3.hits::total               2                       # number of ReadSharedReq_3 hits (Count)
system.l3.ReadSharedReq_3.accesses::cpu.data            2                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_3.accesses::total            2                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_4.hits::cpu.data            2                       # number of ReadSharedReq_4 hits (Count)
system.l3.ReadSharedReq_4.hits::total               2                       # number of ReadSharedReq_4 hits (Count)
system.l3.ReadSharedReq_4.accesses::cpu.data            2                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_4.accesses::total            2                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.hits::cpu.inst           22                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.data           81                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.dcache.prefetcher           39                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.l2cache.prefetcher            4                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::total             146                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.misses::cpu.inst          285                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::cpu.data           30                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::cpu.dcache.prefetcher           17                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::total           332                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.missLatency::cpu.inst     20002500                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::cpu.data      2377500                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::cpu.dcache.prefetcher      1317003                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::total     23697003                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.accesses::cpu.inst          307                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.data          111                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.dcache.prefetcher           56                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.l2cache.prefetcher            4                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::total          478                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.missRate::cpu.inst     0.928339                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::cpu.data     0.270270                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::cpu.dcache.prefetcher     0.303571                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::total     0.694561                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.avgMissLatency::cpu.inst 70184.210526                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::cpu.data        79250                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::cpu.dcache.prefetcher 77470.764706                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::total 71376.515060                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.mshrMisses::cpu.inst          285                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::cpu.data           30                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::cpu.dcache.prefetcher           17                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::total          332                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.inst     13918690                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.data      1740182                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.dcache.prefetcher       954947                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::total     16613819                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.inst     0.928339                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.data     0.270270                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.dcache.prefetcher     0.303571                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::total     0.694561                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.inst 48837.508772                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.data 58006.066667                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 56173.352941                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::total 50041.623494                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 12602.364202                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                            0                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                          0                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                            nan                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.inst      2241.090638                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data      6091.396373                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.dcache.prefetcher  3906.877190                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.l2cache.prefetcher          363                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.inst             0.034196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.092947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.dcache.prefetcher     0.059614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.l2cache.prefetcher     0.005539                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.192297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1022           4278                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024           8489                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1022::0                    5                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::1                   84                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::2                 2347                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::3                 1842                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::0                  101                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  892                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 4108                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 3388                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1022         0.065277                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.129532                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                      16270                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                     16270                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           152384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           390912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher       250560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.l2cache.prefetcher        23232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              817088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       152384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          152384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2381                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              6108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher         3915                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.l2cache.prefetcher          363                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                12767                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst          5596488973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data         14356721817                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher   9202122776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.l2cache.prefetcher    853223644                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total            30008557210                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst      5596488973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total         5596488973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst         5596488973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data        14356721817                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher   9202122776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.l2cache.prefetcher    853223644                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total           30008557210                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 333                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            332                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port          667                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total          667                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     667                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port        21376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total        21376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    21376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                333                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      333    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  333                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy              155871                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy             571938                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            333                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp                479                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict              501                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq                17                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp               17                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq           478                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port         1492                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        31744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                               0                       # Total snoops (Count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples               495                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                     495    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total                 495                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   1315946500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy             498003                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy            744000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests           996                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests          501                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000027                       # Number of seconds simulated (Second)
simTicks                                     27235000                       # Number of ticks simulated (Tick)
finalTick                                  1315953000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.13                       # Real time elapsed on the host (Second)
hostTickRate                                 24008307                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17324020                       # Number of bytes of host memory used (Byte)
simInsts                                      2148864                       # Number of instructions simulated (Count)
simOps                                        3725577                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1894108                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3283879                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::mean                 27241000                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::gmean            27241000.000000                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::0-2.09715e+06               0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.09715e+06-4.1943e+06            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::4.1943e+06-6.29146e+06            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::6.29146e+06-8.38861e+06            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::8.38861e+06-1.04858e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.04858e+07-1.25829e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.25829e+07-1.46801e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.46801e+07-1.67772e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.67772e+07-1.88744e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::1.88744e+07-2.09715e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.09715e+07-2.30687e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.30687e+07-2.51658e+07            0      0.00%      0.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.51658e+07-2.7263e+07            1    100.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.7263e+07-2.93601e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::2.93601e+07-3.14573e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.14573e+07-3.35544e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.35544e+07-3.56516e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.56516e+07-3.77487e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.77487e+07-3.98459e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::3.98459e+07-4.1943e+07            0      0.00%    100.00% # Run time stat forwork_item_type0 (Unspecified)
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0 (Unspecified)
system.clk_domain.clock                           313                       # Clock period in ticks (Tick)
system.cpu.numCycles                            54470                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               4.176827                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.239416                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    1                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           35898                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      141                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          32114                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    194                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                11360                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             19668                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  29                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               28633                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.121573                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.812473                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     18138     63.35%     63.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2609      9.11%     72.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1947      6.80%     79.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      1785      6.23%     85.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      1995      6.97%     92.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1247      4.36%     96.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       488      1.70%     98.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       279      0.97%     99.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       145      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 28633                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1364     80.28%     80.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     80.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     80.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     80.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     80.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    53      3.12%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     83.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.12%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     83.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    143      8.42%     91.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    93      5.47%     97.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                29      1.71%     99.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               15      0.88%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          971      3.02%      3.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         22006     68.52%     71.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           41      0.13%     71.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           124      0.39%     72.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          182      0.57%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          124      0.39%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           26      0.08%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          107      0.33%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           67      0.21%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           82      0.26%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           17      0.05%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          300      0.93%     74.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.01%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4859     15.13%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2031      6.32%     96.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          737      2.29%     98.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          436      1.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          32114                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.589572                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1699                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.052905                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    90456                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   44854                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           29091                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      4296                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2563                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             2064                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       30645                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         2197                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                       409                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             247                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           25837                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads           6099                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2742                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          446                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          117                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            4      0.11%      0.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           243      6.61%      6.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          249      6.77%     13.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           27      0.73%     14.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond         2389     64.97%     79.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond          267      7.26%     86.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     86.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          498     13.54%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total           3677                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.18%      0.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return           93      5.68%      5.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          122      7.45%     13.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            4      0.24%     13.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond          839     51.25%     64.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          156      9.53%     74.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     74.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          420     25.66%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          1637                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            2      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           68     16.27%     16.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           17      4.07%     20.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          193     46.17%     66.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond           68     16.27%     83.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     83.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           70     16.75%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total          418                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            1      0.05%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          150      7.35%      7.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          127      6.23%     13.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           23      1.13%     14.75% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         1550     75.98%     90.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          111      5.44%     96.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           78      3.82%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         2040                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            1      0.30%      0.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect           47     14.11%     14.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           17      5.11%     19.52% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          168     50.45%     69.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           37     11.11%     81.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     81.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           63     18.92%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total          333                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         2181     59.31%     59.31% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         1221     33.21%     92.52% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          243      6.61%     99.13% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           32      0.87%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total         3677                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch          362     88.73%     88.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return           41     10.05%     98.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     98.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            5      1.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total          408                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted              2393                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         1104                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect               418                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            177                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted          373                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted            45                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                 3677                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  284                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1557                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.423443                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             241                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             525                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 32                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              493                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            4      0.11%      0.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          243      6.61%      6.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          249      6.77%     13.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           27      0.73%     14.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond         2389     64.97%     79.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond          267      7.26%     86.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     86.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          498     13.54%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total         3677                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            2      0.09%      0.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          243     11.46%     11.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          106      5.00%     16.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           27      1.27%     17.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         1145     54.01%     71.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond           99      4.67%     76.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     76.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          498     23.49%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          2120                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           68     23.94%     23.94% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     23.94% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          148     52.11%     76.06% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond           68     23.94%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          284                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           68     23.94%     23.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          148     52.11%     76.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond           68     23.94%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          284                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          525                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           32                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          493                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           87                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          612                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                  369                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                    369                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                219                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    150                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 150                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           11301                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             113                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               381                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        26850                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.919367                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.951061                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           19526     72.72%     72.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            2188      8.15%     80.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            1019      3.80%     84.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            1560      5.81%     90.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             608      2.26%     92.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             576      2.15%     94.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             175      0.65%     95.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             167      0.62%     96.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            1031      3.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        26850                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          28                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   150                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          229      0.93%      0.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        17193     69.65%     70.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           33      0.13%     70.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          108      0.44%     71.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          175      0.71%     71.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          112      0.45%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           24      0.10%     72.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           64      0.26%     72.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           60      0.24%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           73      0.30%     73.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     73.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            7      0.03%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd          300      1.22%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.01%     74.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     74.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         3676     14.89%     89.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1543      6.25%     95.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          695      2.82%     98.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          389      1.58%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        24685                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          1031                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                13041                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  24685                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          13041                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            24685                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  4.176827                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.239416                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs               6303                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               1919                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             23768                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts             4371                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            1932                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          229      0.93%      0.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        17193     69.65%     70.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           33      0.13%     70.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          108      0.44%     71.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          175      0.71%     71.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          112      0.45%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           24      0.10%     72.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           64      0.26%     72.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           60      0.24%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           73      0.30%     73.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     73.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     73.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            7      0.03%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     73.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd          300      1.22%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.01%     74.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead         3676     14.89%     89.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         1543      6.25%     95.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          695      2.82%     98.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          389      1.58%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        24685                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         2040                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         1788                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          251                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         1550                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl          489                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          150                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          150                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits_0::cpu.data           86                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_0::total              86                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_0::cpu.data           86                       # number of overall hits (Count)
system.cpu.dcache.overallHits_0::total             86                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_0::cpu.data           13                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_0::total            13                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_0::cpu.data           13                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_0::total           13                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_0::cpu.data       201500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_0::total       201500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_0::cpu.data       201500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_0::total       201500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_0::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_0::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_0::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_0::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_0::cpu.data     0.131313                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_0::total     0.131313                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_0::cpu.data     0.131313                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_0::total     0.131313                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_0::cpu.data        15500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_0::total        15500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_0::cpu.data        15500                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_0::total        15500                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_0::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_0::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_0::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_0::total            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_0::cpu.data           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_0::total           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_0::cpu.data           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_0::total           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_0::cpu.data       169500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_0::total       169500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_0::cpu.data       169500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_0::total       169500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_0::cpu.data     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_0::total     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_0::cpu.data     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_0::total     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_0::cpu.data        14125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_0::total        14125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_0::cpu.data        14125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_0::total        14125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_1::cpu.data           87                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_1::total              87                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_1::cpu.data           87                       # number of overall hits (Count)
system.cpu.dcache.overallHits_1::total             87                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_1::cpu.data           12                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_1::total            12                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_1::cpu.data           12                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_1::total           12                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_1::cpu.data       130000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_1::total       130000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_1::cpu.data       130000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_1::total       130000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_1::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_1::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_1::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_1::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_1::cpu.data     0.121212                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_1::total     0.121212                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_1::cpu.data     0.121212                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_1::total     0.121212                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_1::cpu.data 10833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_1::total 10833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_1::cpu.data 10833.333333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_1::total 10833.333333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrMisses_1::cpu.data           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_1::total           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_1::cpu.data           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_1::total           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_1::cpu.data       124000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_1::total       124000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_1::cpu.data       124000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_1::total       124000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_1::cpu.data     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_1::total     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_1::cpu.data     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_1::total     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_1::cpu.data 10333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_1::total 10333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_1::cpu.data 10333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_1::total 10333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_2::cpu.data           86                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_2::total              86                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_2::cpu.data           86                       # number of overall hits (Count)
system.cpu.dcache.overallHits_2::total             86                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_2::cpu.data           13                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_2::total            13                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_2::cpu.data           13                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_2::total           13                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_2::cpu.data       172000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_2::total       172000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_2::cpu.data       172000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_2::total       172000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_2::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_2::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_2::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_2::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_2::cpu.data     0.131313                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_2::total     0.131313                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_2::cpu.data     0.131313                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_2::total     0.131313                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_2::cpu.data 13230.769231                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_2::total 13230.769231                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_2::cpu.data 13230.769231                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_2::total 13230.769231                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_2::cpu.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_2::total            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_2::cpu.data            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_2::total            1                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_2::cpu.data           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_2::total           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_2::cpu.data           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_2::total           12                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_2::cpu.data       161500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_2::total       161500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_2::cpu.data       161500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_2::total       161500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_2::cpu.data     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_2::total     0.121212                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_2::cpu.data     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_2::total     0.121212                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_2::cpu.data 13458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_2::total 13458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_2::cpu.data 13458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_2::total 13458.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_3::cpu.data           88                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_3::total              88                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_3::cpu.data           88                       # number of overall hits (Count)
system.cpu.dcache.overallHits_3::total             88                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_3::cpu.data           11                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_3::total            11                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_3::cpu.data           11                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_3::total           11                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_3::cpu.data       194000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_3::total       194000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_3::cpu.data       194000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_3::total       194000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_3::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_3::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_3::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_3::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_3::cpu.data     0.111111                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_3::total     0.111111                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_3::cpu.data     0.111111                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_3::total     0.111111                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_3::cpu.data 17636.363636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_3::total 17636.363636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_3::cpu.data 17636.363636                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_3::total 17636.363636                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrMisses_3::cpu.data           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_3::total           11                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_3::cpu.data           11                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_3::total           11                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_3::cpu.data       188500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_3::total       188500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_3::cpu.data       188500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_3::total       188500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_3::cpu.data     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_3::total     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_3::cpu.data     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_3::total     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_3::cpu.data 17136.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_3::total 17136.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_3::cpu.data 17136.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_3::total 17136.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_4::cpu.data           80                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_4::total              80                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_4::cpu.data           80                       # number of overall hits (Count)
system.cpu.dcache.overallHits_4::total             80                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_4::cpu.data           19                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_4::total            19                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_4::cpu.data           19                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_4::total           19                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_4::cpu.data       297500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_4::total       297500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_4::cpu.data       297500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_4::total       297500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_4::cpu.data           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_4::total           99                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_4::cpu.data           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_4::total           99                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_4::cpu.data     0.191919                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_4::total     0.191919                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_4::cpu.data     0.191919                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_4::total     0.191919                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_4::cpu.data 15657.894737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_4::total 15657.894737                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_4::cpu.data 15657.894737                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_4::total 15657.894737                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.demandMshrHits_4::cpu.data           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_4::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_4::cpu.data           12                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_4::total           12                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_4::cpu.data            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_4::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_4::cpu.data            7                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_4::total            7                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_4::cpu.data       119000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_4::total       119000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_4::cpu.data       119000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_4::total       119000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_4::cpu.data     0.070707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_4::total     0.070707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_4::cpu.data     0.070707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_4::total     0.070707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_4::cpu.data        17000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_4::total        17000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_4::cpu.data        17000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_4::total        17000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandHits_T::cpu.data         6607                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits_T::total            6607                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits_T::cpu.data         6607                       # number of overall hits (Count)
system.cpu.dcache.overallHits_T::total           6607                       # number of overall hits (Count)
system.cpu.dcache.demandMisses_T::cpu.data          489                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses_T::total           489                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses_T::cpu.data          489                       # number of overall misses (Count)
system.cpu.dcache.overallMisses_T::total          489                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency_T::cpu.data     16150000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency_T::total     16150000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency_T::cpu.data     16150000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency_T::total     16150000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses_T::cpu.data         7096                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses_T::total         7096                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_T::cpu.data         7096                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses_T::total         7096                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate_T::cpu.data     0.068912                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate_T::total     0.068912                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate_T::cpu.data     0.068912                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate_T::total     0.068912                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency_T::cpu.data 33026.584867                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency_T::total 33026.584867                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_T::cpu.data 33026.584867                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency_T::total 33026.584867                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.writebacks_T::writebacks           22                       # number of writebacks (Count)
system.cpu.dcache.writebacks_T::total              22                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits_T::cpu.data          218                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits_T::total          218                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits_T::cpu.data          218                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits_T::total          218                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses_T::cpu.data          271                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses_T::total          271                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::cpu.data          271                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::cpu.dcache.prefetcher           62                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses_T::total          333                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency_T::cpu.data      7959500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency_T::total      7959500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::cpu.data      7959500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::cpu.dcache.prefetcher      3065446                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency_T::total     11024946                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate_T::cpu.data     0.038191                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate_T::total     0.038191                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::cpu.data     0.038191                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate_T::total     0.046928                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency_T::cpu.data 29370.848708                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency_T::total 29370.848708                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::cpu.data 29370.848708                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 49442.677419                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency_T::total 33107.945946                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements_T                  334                       # number of replacements (Count)
system.cpu.dcache.HardPFReq_T.mshrMisses::cpu.dcache.prefetcher           62                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.dcache.HardPFReq_T.mshrMisses::total           62                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.dcache.HardPFReq_T.mshrMissLatency::cpu.dcache.prefetcher      3065446                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq_T.mshrMissLatency::total      3065446                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq_T.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.dcache.HardPFReq_T.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.dcache.HardPFReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 49442.677419                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq_T.avgMshrMissLatency::total 49442.677419                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq_T.hits::cpu.data           14                       # number of LockedRMWReadReq_T hits (Count)
system.cpu.dcache.LockedRMWReadReq_T.hits::total           14                       # number of LockedRMWReadReq_T hits (Count)
system.cpu.dcache.LockedRMWReadReq_T.accesses::cpu.data           14                       # number of LockedRMWReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq_T.accesses::total           14                       # number of LockedRMWReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq_T.mshrMissLatency::cpu.data        66500                       # number of LockedRMWReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq_T.mshrMissLatency::total        66500                       # number of LockedRMWReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq_T.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq_T.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq_T.hits::cpu.data           14                       # number of LockedRMWWriteReq_T hits (Count)
system.cpu.dcache.LockedRMWWriteReq_T.hits::total           14                       # number of LockedRMWWriteReq_T hits (Count)
system.cpu.dcache.LockedRMWWriteReq_T.accesses::cpu.data           14                       # number of LockedRMWWriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq_T.accesses::total           14                       # number of LockedRMWWriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.hits::cpu.data           86                       # number of ReadReq_0 hits (Count)
system.cpu.dcache.ReadReq_0.hits::total            86                       # number of ReadReq_0 hits (Count)
system.cpu.dcache.ReadReq_0.misses::cpu.data           13                       # number of ReadReq_0 misses (Count)
system.cpu.dcache.ReadReq_0.misses::total           13                       # number of ReadReq_0 misses (Count)
system.cpu.dcache.ReadReq_0.missLatency::cpu.data       201500                       # number of ReadReq_0 miss ticks (Tick)
system.cpu.dcache.ReadReq_0.missLatency::total       201500                       # number of ReadReq_0 miss ticks (Tick)
system.cpu.dcache.ReadReq_0.accesses::cpu.data           99                       # number of ReadReq_0 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.accesses::total           99                       # number of ReadReq_0 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_0.missRate::cpu.data     0.131313                       # miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.missRate::total     0.131313                       # miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.avgMissLatency::cpu.data        15500                       # average ReadReq_0 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.avgMissLatency::total        15500                       # average ReadReq_0 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.mshrHits::cpu.data            1                       # number of ReadReq_0 MSHR hits (Count)
system.cpu.dcache.ReadReq_0.mshrHits::total            1                       # number of ReadReq_0 MSHR hits (Count)
system.cpu.dcache.ReadReq_0.mshrMisses::cpu.data           12                       # number of ReadReq_0 MSHR misses (Count)
system.cpu.dcache.ReadReq_0.mshrMisses::total           12                       # number of ReadReq_0 MSHR misses (Count)
system.cpu.dcache.ReadReq_0.mshrMissLatency::cpu.data       169500                       # number of ReadReq_0 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_0.mshrMissLatency::total       169500                       # number of ReadReq_0 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_0.mshrMissRate::cpu.data     0.121212                       # mshr miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.mshrMissRate::total     0.121212                       # mshr miss rate for ReadReq_0 accesses (Ratio)
system.cpu.dcache.ReadReq_0.avgMshrMissLatency::cpu.data        14125                       # average ReadReq_0 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_0.avgMshrMissLatency::total        14125                       # average ReadReq_0 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.hits::cpu.data           87                       # number of ReadReq_1 hits (Count)
system.cpu.dcache.ReadReq_1.hits::total            87                       # number of ReadReq_1 hits (Count)
system.cpu.dcache.ReadReq_1.misses::cpu.data           12                       # number of ReadReq_1 misses (Count)
system.cpu.dcache.ReadReq_1.misses::total           12                       # number of ReadReq_1 misses (Count)
system.cpu.dcache.ReadReq_1.missLatency::cpu.data       130000                       # number of ReadReq_1 miss ticks (Tick)
system.cpu.dcache.ReadReq_1.missLatency::total       130000                       # number of ReadReq_1 miss ticks (Tick)
system.cpu.dcache.ReadReq_1.accesses::cpu.data           99                       # number of ReadReq_1 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_1.accesses::total           99                       # number of ReadReq_1 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_1.missRate::cpu.data     0.121212                       # miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.missRate::total     0.121212                       # miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.avgMissLatency::cpu.data 10833.333333                       # average ReadReq_1 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.avgMissLatency::total 10833.333333                       # average ReadReq_1 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.mshrMisses::cpu.data           12                       # number of ReadReq_1 MSHR misses (Count)
system.cpu.dcache.ReadReq_1.mshrMisses::total           12                       # number of ReadReq_1 MSHR misses (Count)
system.cpu.dcache.ReadReq_1.mshrMissLatency::cpu.data       124000                       # number of ReadReq_1 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_1.mshrMissLatency::total       124000                       # number of ReadReq_1 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_1.mshrMissRate::cpu.data     0.121212                       # mshr miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.mshrMissRate::total     0.121212                       # mshr miss rate for ReadReq_1 accesses (Ratio)
system.cpu.dcache.ReadReq_1.avgMshrMissLatency::cpu.data 10333.333333                       # average ReadReq_1 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_1.avgMshrMissLatency::total 10333.333333                       # average ReadReq_1 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.hits::cpu.data           86                       # number of ReadReq_2 hits (Count)
system.cpu.dcache.ReadReq_2.hits::total            86                       # number of ReadReq_2 hits (Count)
system.cpu.dcache.ReadReq_2.misses::cpu.data           13                       # number of ReadReq_2 misses (Count)
system.cpu.dcache.ReadReq_2.misses::total           13                       # number of ReadReq_2 misses (Count)
system.cpu.dcache.ReadReq_2.missLatency::cpu.data       172000                       # number of ReadReq_2 miss ticks (Tick)
system.cpu.dcache.ReadReq_2.missLatency::total       172000                       # number of ReadReq_2 miss ticks (Tick)
system.cpu.dcache.ReadReq_2.accesses::cpu.data           99                       # number of ReadReq_2 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_2.accesses::total           99                       # number of ReadReq_2 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_2.missRate::cpu.data     0.131313                       # miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.missRate::total     0.131313                       # miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.avgMissLatency::cpu.data 13230.769231                       # average ReadReq_2 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.avgMissLatency::total 13230.769231                       # average ReadReq_2 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.mshrHits::cpu.data            1                       # number of ReadReq_2 MSHR hits (Count)
system.cpu.dcache.ReadReq_2.mshrHits::total            1                       # number of ReadReq_2 MSHR hits (Count)
system.cpu.dcache.ReadReq_2.mshrMisses::cpu.data           12                       # number of ReadReq_2 MSHR misses (Count)
system.cpu.dcache.ReadReq_2.mshrMisses::total           12                       # number of ReadReq_2 MSHR misses (Count)
system.cpu.dcache.ReadReq_2.mshrMissLatency::cpu.data       161500                       # number of ReadReq_2 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_2.mshrMissLatency::total       161500                       # number of ReadReq_2 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_2.mshrMissRate::cpu.data     0.121212                       # mshr miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.mshrMissRate::total     0.121212                       # mshr miss rate for ReadReq_2 accesses (Ratio)
system.cpu.dcache.ReadReq_2.avgMshrMissLatency::cpu.data 13458.333333                       # average ReadReq_2 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_2.avgMshrMissLatency::total 13458.333333                       # average ReadReq_2 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.hits::cpu.data           88                       # number of ReadReq_3 hits (Count)
system.cpu.dcache.ReadReq_3.hits::total            88                       # number of ReadReq_3 hits (Count)
system.cpu.dcache.ReadReq_3.misses::cpu.data           11                       # number of ReadReq_3 misses (Count)
system.cpu.dcache.ReadReq_3.misses::total           11                       # number of ReadReq_3 misses (Count)
system.cpu.dcache.ReadReq_3.missLatency::cpu.data       194000                       # number of ReadReq_3 miss ticks (Tick)
system.cpu.dcache.ReadReq_3.missLatency::total       194000                       # number of ReadReq_3 miss ticks (Tick)
system.cpu.dcache.ReadReq_3.accesses::cpu.data           99                       # number of ReadReq_3 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_3.accesses::total           99                       # number of ReadReq_3 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_3.missRate::cpu.data     0.111111                       # miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.missRate::total     0.111111                       # miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.avgMissLatency::cpu.data 17636.363636                       # average ReadReq_3 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.avgMissLatency::total 17636.363636                       # average ReadReq_3 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.mshrMisses::cpu.data           11                       # number of ReadReq_3 MSHR misses (Count)
system.cpu.dcache.ReadReq_3.mshrMisses::total           11                       # number of ReadReq_3 MSHR misses (Count)
system.cpu.dcache.ReadReq_3.mshrMissLatency::cpu.data       188500                       # number of ReadReq_3 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_3.mshrMissLatency::total       188500                       # number of ReadReq_3 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_3.mshrMissRate::cpu.data     0.111111                       # mshr miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.mshrMissRate::total     0.111111                       # mshr miss rate for ReadReq_3 accesses (Ratio)
system.cpu.dcache.ReadReq_3.avgMshrMissLatency::cpu.data 17136.363636                       # average ReadReq_3 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_3.avgMshrMissLatency::total 17136.363636                       # average ReadReq_3 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.hits::cpu.data           80                       # number of ReadReq_4 hits (Count)
system.cpu.dcache.ReadReq_4.hits::total            80                       # number of ReadReq_4 hits (Count)
system.cpu.dcache.ReadReq_4.misses::cpu.data           19                       # number of ReadReq_4 misses (Count)
system.cpu.dcache.ReadReq_4.misses::total           19                       # number of ReadReq_4 misses (Count)
system.cpu.dcache.ReadReq_4.missLatency::cpu.data       297500                       # number of ReadReq_4 miss ticks (Tick)
system.cpu.dcache.ReadReq_4.missLatency::total       297500                       # number of ReadReq_4 miss ticks (Tick)
system.cpu.dcache.ReadReq_4.accesses::cpu.data           99                       # number of ReadReq_4 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_4.accesses::total           99                       # number of ReadReq_4 accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_4.missRate::cpu.data     0.191919                       # miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.missRate::total     0.191919                       # miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.avgMissLatency::cpu.data 15657.894737                       # average ReadReq_4 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.avgMissLatency::total 15657.894737                       # average ReadReq_4 miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.mshrHits::cpu.data           12                       # number of ReadReq_4 MSHR hits (Count)
system.cpu.dcache.ReadReq_4.mshrHits::total           12                       # number of ReadReq_4 MSHR hits (Count)
system.cpu.dcache.ReadReq_4.mshrMisses::cpu.data            7                       # number of ReadReq_4 MSHR misses (Count)
system.cpu.dcache.ReadReq_4.mshrMisses::total            7                       # number of ReadReq_4 MSHR misses (Count)
system.cpu.dcache.ReadReq_4.mshrMissLatency::cpu.data       119000                       # number of ReadReq_4 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_4.mshrMissLatency::total       119000                       # number of ReadReq_4 MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_4.mshrMissRate::cpu.data     0.070707                       # mshr miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.mshrMissRate::total     0.070707                       # mshr miss rate for ReadReq_4 accesses (Ratio)
system.cpu.dcache.ReadReq_4.avgMshrMissLatency::cpu.data        17000                       # average ReadReq_4 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_4.avgMshrMissLatency::total        17000                       # average ReadReq_4 mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.hits::cpu.data         4717                       # number of ReadReq_T hits (Count)
system.cpu.dcache.ReadReq_T.hits::total          4717                       # number of ReadReq_T hits (Count)
system.cpu.dcache.ReadReq_T.misses::cpu.data          460                       # number of ReadReq_T misses (Count)
system.cpu.dcache.ReadReq_T.misses::total          460                       # number of ReadReq_T misses (Count)
system.cpu.dcache.ReadReq_T.missLatency::cpu.data     15326000                       # number of ReadReq_T miss ticks (Tick)
system.cpu.dcache.ReadReq_T.missLatency::total     15326000                       # number of ReadReq_T miss ticks (Tick)
system.cpu.dcache.ReadReq_T.accesses::cpu.data         5177                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_T.accesses::total         5177                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq_T.missRate::cpu.data     0.088855                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.missRate::total     0.088855                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.avgMissLatency::cpu.data 33317.391304                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.avgMissLatency::total 33317.391304                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.mshrHits::cpu.data          218                       # number of ReadReq_T MSHR hits (Count)
system.cpu.dcache.ReadReq_T.mshrHits::total          218                       # number of ReadReq_T MSHR hits (Count)
system.cpu.dcache.ReadReq_T.mshrMisses::cpu.data          242                       # number of ReadReq_T MSHR misses (Count)
system.cpu.dcache.ReadReq_T.mshrMisses::total          242                       # number of ReadReq_T MSHR misses (Count)
system.cpu.dcache.ReadReq_T.mshrMissLatency::cpu.data      7150000                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_T.mshrMissLatency::total      7150000                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq_T.mshrMissRate::cpu.data     0.046745                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.mshrMissRate::total     0.046745                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.dcache.ReadReq_T.avgMshrMissLatency::cpu.data 29545.454545                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq_T.avgMshrMissLatency::total 29545.454545                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.hits::cpu.data         1890                       # number of WriteReq_T hits (Count)
system.cpu.dcache.WriteReq_T.hits::total         1890                       # number of WriteReq_T hits (Count)
system.cpu.dcache.WriteReq_T.misses::cpu.data           29                       # number of WriteReq_T misses (Count)
system.cpu.dcache.WriteReq_T.misses::total           29                       # number of WriteReq_T misses (Count)
system.cpu.dcache.WriteReq_T.missLatency::cpu.data       824000                       # number of WriteReq_T miss ticks (Tick)
system.cpu.dcache.WriteReq_T.missLatency::total       824000                       # number of WriteReq_T miss ticks (Tick)
system.cpu.dcache.WriteReq_T.accesses::cpu.data         1919                       # number of WriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq_T.accesses::total         1919                       # number of WriteReq_T accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq_T.missRate::cpu.data     0.015112                       # miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.missRate::total     0.015112                       # miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.avgMissLatency::cpu.data 28413.793103                       # average WriteReq_T miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.avgMissLatency::total 28413.793103                       # average WriteReq_T miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.mshrMisses::cpu.data           29                       # number of WriteReq_T MSHR misses (Count)
system.cpu.dcache.WriteReq_T.mshrMisses::total           29                       # number of WriteReq_T MSHR misses (Count)
system.cpu.dcache.WriteReq_T.mshrMissLatency::cpu.data       809500                       # number of WriteReq_T MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq_T.mshrMissLatency::total       809500                       # number of WriteReq_T MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq_T.mshrMissRate::cpu.data     0.015112                       # mshr miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.mshrMissRate::total     0.015112                       # mshr miss rate for WriteReq_T accesses (Ratio)
system.cpu.dcache.WriteReq_T.avgMshrMissLatency::cpu.data 27913.793103                       # average WriteReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq_T.avgMshrMissLatency::total 27913.793103                       # average WriteReq_T mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses          271                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued             155                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused              44                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful               8                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.051613                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.028674                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache           18                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           75                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate                93                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified          270                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit           89                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand            1                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage            22                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                28591                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                590                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              48.459322                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   225.018726                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    30.981274                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.878979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.121021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           31                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          225                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          125                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.121094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.878906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              57326                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             57326                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    11298                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 11313                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4417                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1183                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    422                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1294                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   136                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  38121                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   599                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts               31703                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             2452                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts            5507                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           2417                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.582027                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          12697                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites          9687                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           2123                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          1469                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads         38775                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        22668                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs              7924                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        14007                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           63                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               1496                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         15534                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1116                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           793                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      2487                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   278                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              28633                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.445046                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.875598                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    22067     77.07%     77.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      256      0.89%     77.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      609      2.13%     80.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      263      0.92%     81.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      528      1.84%     82.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      374      1.31%     84.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      372      1.30%     85.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      413      1.44%     86.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     3751     13.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                28633                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 21942                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.402827                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches               3677                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.067505                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        11639                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits_T::cpu.inst         1900                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits_T::total            1900                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits_T::cpu.inst         1900                       # number of overall hits (Count)
system.cpu.icache.overallHits_T::total           1900                       # number of overall hits (Count)
system.cpu.icache.demandMisses_T::cpu.inst          587                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses_T::total           587                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses_T::cpu.inst          587                       # number of overall misses (Count)
system.cpu.icache.overallMisses_T::total          587                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency_T::cpu.inst     32046000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency_T::total     32046000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency_T::cpu.inst     32046000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency_T::total     32046000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses_T::cpu.inst         2487                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses_T::total         2487                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses_T::cpu.inst         2487                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses_T::total         2487                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate_T::cpu.inst     0.236027                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate_T::total     0.236027                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate_T::cpu.inst     0.236027                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate_T::total     0.236027                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency_T::cpu.inst 54592.844974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency_T::total 54592.844974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency_T::cpu.inst 54592.844974                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency_T::total 54592.844974                       # average overall miss latency ((Tick/Count))
system.cpu.icache.writebacks_T::writebacks          502                       # number of writebacks (Count)
system.cpu.icache.writebacks_T::total             502                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits_T::cpu.inst           85                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits_T::total           85                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits_T::cpu.inst           85                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits_T::total           85                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses_T::cpu.inst          502                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses_T::total          502                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses_T::cpu.inst          502                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses_T::total          502                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency_T::cpu.inst     26562500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency_T::total     26562500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency_T::cpu.inst     26562500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency_T::total     26562500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate_T::cpu.inst     0.201850                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate_T::total     0.201850                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate_T::cpu.inst     0.201850                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate_T::total     0.201850                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency_T::cpu.inst 52913.346614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency_T::total 52913.346614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency_T::cpu.inst 52913.346614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency_T::total 52913.346614                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements_T                  502                       # number of replacements (Count)
system.cpu.icache.ReadReq_T.hits::cpu.inst         1900                       # number of ReadReq_T hits (Count)
system.cpu.icache.ReadReq_T.hits::total          1900                       # number of ReadReq_T hits (Count)
system.cpu.icache.ReadReq_T.misses::cpu.inst          587                       # number of ReadReq_T misses (Count)
system.cpu.icache.ReadReq_T.misses::total          587                       # number of ReadReq_T misses (Count)
system.cpu.icache.ReadReq_T.missLatency::cpu.inst     32046000                       # number of ReadReq_T miss ticks (Tick)
system.cpu.icache.ReadReq_T.missLatency::total     32046000                       # number of ReadReq_T miss ticks (Tick)
system.cpu.icache.ReadReq_T.accesses::cpu.inst         2487                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.icache.ReadReq_T.accesses::total         2487                       # number of ReadReq_T accesses(hits+misses) (Count)
system.cpu.icache.ReadReq_T.missRate::cpu.inst     0.236027                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.missRate::total     0.236027                       # miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.avgMissLatency::cpu.inst 54592.844974                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.avgMissLatency::total 54592.844974                       # average ReadReq_T miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.mshrHits::cpu.inst           85                       # number of ReadReq_T MSHR hits (Count)
system.cpu.icache.ReadReq_T.mshrHits::total           85                       # number of ReadReq_T MSHR hits (Count)
system.cpu.icache.ReadReq_T.mshrMisses::cpu.inst          502                       # number of ReadReq_T MSHR misses (Count)
system.cpu.icache.ReadReq_T.mshrMisses::total          502                       # number of ReadReq_T MSHR misses (Count)
system.cpu.icache.ReadReq_T.mshrMissLatency::cpu.inst     26562500                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.icache.ReadReq_T.mshrMissLatency::total     26562500                       # number of ReadReq_T MSHR miss ticks (Tick)
system.cpu.icache.ReadReq_T.mshrMissRate::cpu.inst     0.201850                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.mshrMissRate::total     0.201850                       # mshr miss rate for ReadReq_T accesses (Ratio)
system.cpu.icache.ReadReq_T.avgMshrMissLatency::cpu.inst 52913.346614                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq_T.avgMshrMissLatency::total 52913.346614                       # average ReadReq_T mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          502                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                95600                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                758                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             126.121372                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          206                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              20398                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             20398                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       422                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       5248                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      265                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  36039                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   27                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     6099                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2742                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    96                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        58                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      174                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             52                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          409                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  461                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    31343                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   31155                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     22103                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     37561                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.571966                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.588456                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits_0::cpu.data           10                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_0::total             10                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_0::cpu.data           10                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_0::total            10                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_0::cpu.data            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_0::total            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_0::cpu.data            2                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_0::total            2                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_0::cpu.data        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_0::total        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_0::cpu.data        69000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_0::total        69000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_0::cpu.data           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_0::total           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_0::cpu.data           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_0::total           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_0::cpu.data     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_0::total     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_0::cpu.data     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_0::total     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_0::cpu.data        34500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_0::total        34500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_0::cpu.data        34500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_0::total        34500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrMisses_0::cpu.data            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_0::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_0::cpu.data            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_0::total            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_0::cpu.data        57000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_0::total        57000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_0::cpu.data        57000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_0::total        57000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_0::cpu.data     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_0::total     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_0::cpu.data     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_0::total     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_0::cpu.data        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_0::total        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_0::cpu.data        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_0::total        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandHits_1::cpu.data           12                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_1::total             12                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_1::cpu.data           12                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_1::total            12                       # number of overall hits (Count)
system.cpu.l2cache.demandAccesses_1::cpu.data           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_1::total           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_1::cpu.data           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_1::total           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandHits_2::cpu.data           11                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_2::total             11                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_2::cpu.data           11                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_2::total            11                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_2::cpu.data            1                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_2::total            1                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_2::cpu.data            1                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_2::total            1                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_2::cpu.data        35500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_2::total        35500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_2::cpu.data        35500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_2::total        35500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_2::cpu.data           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_2::total           12                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_2::cpu.data           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_2::total           12                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_2::cpu.data     0.083333                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_2::total     0.083333                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_2::cpu.data     0.083333                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_2::total     0.083333                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_2::cpu.data        35500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_2::total        35500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_2::cpu.data        35500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_2::total        35500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrMisses_2::cpu.data            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_2::total            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_2::cpu.data            1                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_2::total            1                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_2::cpu.data        29500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_2::total        29500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_2::cpu.data        29500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_2::total        29500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_2::cpu.data     0.083333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_2::total     0.083333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_2::cpu.data     0.083333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_2::total     0.083333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_2::cpu.data        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_2::total        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_2::cpu.data        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_2::total        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandHits_3::cpu.data            9                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_3::total              9                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_3::cpu.data            9                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_3::total             9                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_3::cpu.data            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_3::total            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_3::cpu.data            2                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_3::total            2                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_3::cpu.data        71000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_3::total        71000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_3::cpu.data        71000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_3::total        71000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_3::cpu.data           11                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_3::total           11                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_3::cpu.data           11                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_3::total           11                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_3::cpu.data     0.181818                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_3::total     0.181818                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_3::cpu.data     0.181818                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_3::total     0.181818                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_3::cpu.data        35500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_3::total        35500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_3::cpu.data        35500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_3::total        35500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrMisses_3::cpu.data            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_3::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_3::cpu.data            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_3::total            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_3::cpu.data        59000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_3::total        59000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_3::cpu.data        59000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_3::total        59000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_3::cpu.data     0.181818                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_3::total     0.181818                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_3::cpu.data     0.181818                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_3::total     0.181818                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_3::cpu.data        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_3::total        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_3::cpu.data        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_3::total        29500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandHits_4::cpu.data            5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_4::total              5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_4::cpu.data            5                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_4::total             5                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_4::cpu.data            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_4::total            2                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_4::cpu.data            2                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_4::total            2                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_4::cpu.data        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_4::total        69000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_4::cpu.data        69000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_4::total        69000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_4::cpu.data            7                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_4::total            7                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_4::cpu.data            7                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_4::total            7                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_4::cpu.data     0.285714                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_4::total     0.285714                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_4::cpu.data     0.285714                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_4::total     0.285714                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_4::cpu.data        34500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_4::total        34500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_4::cpu.data        34500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_4::total        34500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrMisses_4::cpu.data            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_4::total            2                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_4::cpu.data            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_4::total            2                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_4::cpu.data        57000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_4::total        57000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_4::cpu.data        57000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_4::total        57000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_4::cpu.data     0.285714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_4::total     0.285714                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_4::cpu.data     0.285714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_4::total     0.285714                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_4::cpu.data        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_4::total        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_4::cpu.data        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_4::total        28500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandHits_T::cpu.inst          194                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::cpu.data          143                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::cpu.dcache.prefetcher            6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits_T::total            343                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits_T::cpu.inst          194                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::cpu.data          143                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::cpu.dcache.prefetcher            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits_T::total           343                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses_T::cpu.inst          308                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::cpu.data          128                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::cpu.dcache.prefetcher           56                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses_T::total          492                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.inst          308                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.data          128                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::cpu.dcache.prefetcher           56                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses_T::total          492                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency_T::cpu.inst     24479500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::cpu.data      6227000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::cpu.dcache.prefetcher      2969497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency_T::total     33675997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.inst     24479500                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.data      6227000                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::cpu.dcache.prefetcher      2969497                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency_T::total     33675997                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses_T::cpu.inst          502                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::cpu.data          271                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::cpu.dcache.prefetcher           62                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses_T::total          835                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.inst          502                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.data          271                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::cpu.dcache.prefetcher           62                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses_T::total          835                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate_T::cpu.inst     0.613546                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::cpu.data     0.472325                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::cpu.dcache.prefetcher     0.903226                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate_T::total     0.589222                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.inst     0.613546                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.data     0.472325                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::cpu.dcache.prefetcher     0.903226                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate_T::total     0.589222                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency_T::cpu.inst 79478.896104                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::cpu.data 48648.437500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::cpu.dcache.prefetcher 53026.732143                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency_T::total 68447.148374                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.inst 79478.896104                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.data 48648.437500                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::cpu.dcache.prefetcher 53026.732143                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency_T::total 68447.148374                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.demandMshrMisses_T::cpu.inst          308                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::cpu.data          128                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::cpu.dcache.prefetcher           56                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses_T::total          492                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.inst          308                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.data          128                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.dcache.prefetcher           56                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::cpu.l2cache.prefetcher            4                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses_T::total          496                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.inst     22631500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.data      5459000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::cpu.dcache.prefetcher      2633497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency_T::total     30723997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.inst     22631500                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.data      5459000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.dcache.prefetcher      2633497                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::cpu.l2cache.prefetcher        95497                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency_T::total     30819494                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate_T::cpu.inst     0.613546                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::cpu.data     0.472325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::cpu.dcache.prefetcher     0.903226                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate_T::total     0.589222                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.inst     0.613546                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.data     0.472325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.dcache.prefetcher     0.903226                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate_T::total     0.594012                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.inst 73478.896104                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.data 42648.437500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::cpu.dcache.prefetcher 47026.732143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency_T::total 62447.148374                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.inst 73478.896104                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.data 42648.437500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 47026.732143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::cpu.l2cache.prefetcher 23874.250000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency_T::total 62136.076613                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements_T                 524                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict_T.mshrMisses::writebacks            9                       # number of CleanEvict_T MSHR misses (Count)
system.cpu.l2cache.CleanEvict_T.mshrMisses::total            9                       # number of CleanEvict_T MSHR misses (Count)
system.cpu.l2cache.CleanEvict_T.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict_T accesses (Ratio)
system.cpu.l2cache.CleanEvict_T.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.mshrMisses::cpu.l2cache.prefetcher            4                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.l2cache.HardPFReq_T.mshrMisses::total            4                       # number of HardPFReq_T MSHR misses (Count)
system.cpu.l2cache.HardPFReq_T.mshrMissLatency::cpu.l2cache.prefetcher        95497                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq_T.mshrMissLatency::total        95497                       # number of HardPFReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq_T.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq_T accesses (Ratio)
system.cpu.l2cache.HardPFReq_T.avgMshrMissLatency::cpu.l2cache.prefetcher 23874.250000                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq_T.avgMshrMissLatency::total 23874.250000                       # average HardPFReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.hits::cpu.inst          194                       # number of ReadCleanReq_T hits (Count)
system.cpu.l2cache.ReadCleanReq_T.hits::total          194                       # number of ReadCleanReq_T hits (Count)
system.cpu.l2cache.ReadCleanReq_T.misses::cpu.inst          308                       # number of ReadCleanReq_T misses (Count)
system.cpu.l2cache.ReadCleanReq_T.misses::total          308                       # number of ReadCleanReq_T misses (Count)
system.cpu.l2cache.ReadCleanReq_T.missLatency::cpu.inst     24479500                       # number of ReadCleanReq_T miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.missLatency::total     24479500                       # number of ReadCleanReq_T miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.accesses::cpu.inst          502                       # number of ReadCleanReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq_T.accesses::total          502                       # number of ReadCleanReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq_T.missRate::cpu.inst     0.613546                       # miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.missRate::total     0.613546                       # miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.avgMissLatency::cpu.inst 79478.896104                       # average ReadCleanReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.avgMissLatency::total 79478.896104                       # average ReadCleanReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.mshrMisses::cpu.inst          308                       # number of ReadCleanReq_T MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq_T.mshrMisses::total          308                       # number of ReadCleanReq_T MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq_T.mshrMissLatency::cpu.inst     22631500                       # number of ReadCleanReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.mshrMissLatency::total     22631500                       # number of ReadCleanReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq_T.mshrMissRate::cpu.inst     0.613546                       # mshr miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.mshrMissRate::total     0.613546                       # mshr miss rate for ReadCleanReq_T accesses (Ratio)
system.cpu.l2cache.ReadCleanReq_T.avgMshrMissLatency::cpu.inst 73478.896104                       # average ReadCleanReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq_T.avgMshrMissLatency::total 73478.896104                       # average ReadCleanReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.hits::cpu.data           12                       # number of ReadExReq_T hits (Count)
system.cpu.l2cache.ReadExReq_T.hits::total           12                       # number of ReadExReq_T hits (Count)
system.cpu.l2cache.ReadExReq_T.misses::cpu.data           17                       # number of ReadExReq_T misses (Count)
system.cpu.l2cache.ReadExReq_T.misses::total           17                       # number of ReadExReq_T misses (Count)
system.cpu.l2cache.ReadExReq_T.missLatency::cpu.data       651500                       # number of ReadExReq_T miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.missLatency::total       651500                       # number of ReadExReq_T miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.accesses::cpu.data           29                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq_T.accesses::total           29                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq_T.missRate::cpu.data     0.586207                       # miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.missRate::total     0.586207                       # miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.avgMissLatency::cpu.data 38323.529412                       # average ReadExReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.avgMissLatency::total 38323.529412                       # average ReadExReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.mshrMisses::cpu.data           17                       # number of ReadExReq_T MSHR misses (Count)
system.cpu.l2cache.ReadExReq_T.mshrMisses::total           17                       # number of ReadExReq_T MSHR misses (Count)
system.cpu.l2cache.ReadExReq_T.mshrMissLatency::cpu.data       549500                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.mshrMissLatency::total       549500                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq_T.mshrMissRate::cpu.data     0.586207                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.mshrMissRate::total     0.586207                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.cpu.l2cache.ReadExReq_T.avgMshrMissLatency::cpu.data 32323.529412                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq_T.avgMshrMissLatency::total 32323.529412                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_0.hits::cpu.data           10                       # number of ReadSharedReq_0 hits (Count)
system.cpu.l2cache.ReadSharedReq_0.hits::total           10                       # number of ReadSharedReq_0 hits (Count)
system.cpu.l2cache.ReadSharedReq_0.misses::cpu.data            2                       # number of ReadSharedReq_0 misses (Count)
system.cpu.l2cache.ReadSharedReq_0.misses::total            2                       # number of ReadSharedReq_0 misses (Count)
system.cpu.l2cache.ReadSharedReq_0.missLatency::cpu.data        69000                       # number of ReadSharedReq_0 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_0.missLatency::total        69000                       # number of ReadSharedReq_0 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_0.accesses::cpu.data           12                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_0.accesses::total           12                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_0.missRate::cpu.data     0.166667                       # miss rate for ReadSharedReq_0 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_0.missRate::total     0.166667                       # miss rate for ReadSharedReq_0 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_0.avgMissLatency::cpu.data        34500                       # average ReadSharedReq_0 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_0.avgMissLatency::total        34500                       # average ReadSharedReq_0 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_0.mshrMisses::cpu.data            2                       # number of ReadSharedReq_0 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_0.mshrMisses::total            2                       # number of ReadSharedReq_0 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_0.mshrMissLatency::cpu.data        57000                       # number of ReadSharedReq_0 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_0.mshrMissLatency::total        57000                       # number of ReadSharedReq_0 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_0.mshrMissRate::cpu.data     0.166667                       # mshr miss rate for ReadSharedReq_0 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_0.mshrMissRate::total     0.166667                       # mshr miss rate for ReadSharedReq_0 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_0.avgMshrMissLatency::cpu.data        28500                       # average ReadSharedReq_0 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_0.avgMshrMissLatency::total        28500                       # average ReadSharedReq_0 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_1.hits::cpu.data           12                       # number of ReadSharedReq_1 hits (Count)
system.cpu.l2cache.ReadSharedReq_1.hits::total           12                       # number of ReadSharedReq_1 hits (Count)
system.cpu.l2cache.ReadSharedReq_1.accesses::cpu.data           12                       # number of ReadSharedReq_1 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_1.accesses::total           12                       # number of ReadSharedReq_1 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_2.hits::cpu.data           11                       # number of ReadSharedReq_2 hits (Count)
system.cpu.l2cache.ReadSharedReq_2.hits::total           11                       # number of ReadSharedReq_2 hits (Count)
system.cpu.l2cache.ReadSharedReq_2.misses::cpu.data            1                       # number of ReadSharedReq_2 misses (Count)
system.cpu.l2cache.ReadSharedReq_2.misses::total            1                       # number of ReadSharedReq_2 misses (Count)
system.cpu.l2cache.ReadSharedReq_2.missLatency::cpu.data        35500                       # number of ReadSharedReq_2 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_2.missLatency::total        35500                       # number of ReadSharedReq_2 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_2.accesses::cpu.data           12                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_2.accesses::total           12                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_2.missRate::cpu.data     0.083333                       # miss rate for ReadSharedReq_2 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_2.missRate::total     0.083333                       # miss rate for ReadSharedReq_2 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_2.avgMissLatency::cpu.data        35500                       # average ReadSharedReq_2 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_2.avgMissLatency::total        35500                       # average ReadSharedReq_2 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_2.mshrMisses::cpu.data            1                       # number of ReadSharedReq_2 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_2.mshrMisses::total            1                       # number of ReadSharedReq_2 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_2.mshrMissLatency::cpu.data        29500                       # number of ReadSharedReq_2 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_2.mshrMissLatency::total        29500                       # number of ReadSharedReq_2 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_2.mshrMissRate::cpu.data     0.083333                       # mshr miss rate for ReadSharedReq_2 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_2.mshrMissRate::total     0.083333                       # mshr miss rate for ReadSharedReq_2 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_2.avgMshrMissLatency::cpu.data        29500                       # average ReadSharedReq_2 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_2.avgMshrMissLatency::total        29500                       # average ReadSharedReq_2 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_3.hits::cpu.data            9                       # number of ReadSharedReq_3 hits (Count)
system.cpu.l2cache.ReadSharedReq_3.hits::total            9                       # number of ReadSharedReq_3 hits (Count)
system.cpu.l2cache.ReadSharedReq_3.misses::cpu.data            2                       # number of ReadSharedReq_3 misses (Count)
system.cpu.l2cache.ReadSharedReq_3.misses::total            2                       # number of ReadSharedReq_3 misses (Count)
system.cpu.l2cache.ReadSharedReq_3.missLatency::cpu.data        71000                       # number of ReadSharedReq_3 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_3.missLatency::total        71000                       # number of ReadSharedReq_3 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_3.accesses::cpu.data           11                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_3.accesses::total           11                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_3.missRate::cpu.data     0.181818                       # miss rate for ReadSharedReq_3 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_3.missRate::total     0.181818                       # miss rate for ReadSharedReq_3 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_3.avgMissLatency::cpu.data        35500                       # average ReadSharedReq_3 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_3.avgMissLatency::total        35500                       # average ReadSharedReq_3 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_3.mshrMisses::cpu.data            2                       # number of ReadSharedReq_3 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_3.mshrMisses::total            2                       # number of ReadSharedReq_3 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_3.mshrMissLatency::cpu.data        59000                       # number of ReadSharedReq_3 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_3.mshrMissLatency::total        59000                       # number of ReadSharedReq_3 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_3.mshrMissRate::cpu.data     0.181818                       # mshr miss rate for ReadSharedReq_3 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_3.mshrMissRate::total     0.181818                       # mshr miss rate for ReadSharedReq_3 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_3.avgMshrMissLatency::cpu.data        29500                       # average ReadSharedReq_3 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_3.avgMshrMissLatency::total        29500                       # average ReadSharedReq_3 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_4.hits::cpu.data            5                       # number of ReadSharedReq_4 hits (Count)
system.cpu.l2cache.ReadSharedReq_4.hits::total            5                       # number of ReadSharedReq_4 hits (Count)
system.cpu.l2cache.ReadSharedReq_4.misses::cpu.data            2                       # number of ReadSharedReq_4 misses (Count)
system.cpu.l2cache.ReadSharedReq_4.misses::total            2                       # number of ReadSharedReq_4 misses (Count)
system.cpu.l2cache.ReadSharedReq_4.missLatency::cpu.data        69000                       # number of ReadSharedReq_4 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_4.missLatency::total        69000                       # number of ReadSharedReq_4 miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_4.accesses::cpu.data            7                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_4.accesses::total            7                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_4.missRate::cpu.data     0.285714                       # miss rate for ReadSharedReq_4 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_4.missRate::total     0.285714                       # miss rate for ReadSharedReq_4 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_4.avgMissLatency::cpu.data        34500                       # average ReadSharedReq_4 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_4.avgMissLatency::total        34500                       # average ReadSharedReq_4 miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_4.mshrMisses::cpu.data            2                       # number of ReadSharedReq_4 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_4.mshrMisses::total            2                       # number of ReadSharedReq_4 MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_4.mshrMissLatency::cpu.data        57000                       # number of ReadSharedReq_4 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_4.mshrMissLatency::total        57000                       # number of ReadSharedReq_4 MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_4.mshrMissRate::cpu.data     0.285714                       # mshr miss rate for ReadSharedReq_4 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_4.mshrMissRate::total     0.285714                       # mshr miss rate for ReadSharedReq_4 accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_4.avgMshrMissLatency::cpu.data        28500                       # average ReadSharedReq_4 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_4.avgMshrMissLatency::total        28500                       # average ReadSharedReq_4 mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.hits::cpu.data          131                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.hits::cpu.dcache.prefetcher            6                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.hits::total          137                       # number of ReadSharedReq_T hits (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::cpu.data          111                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::cpu.dcache.prefetcher           56                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.misses::total          167                       # number of ReadSharedReq_T misses (Count)
system.cpu.l2cache.ReadSharedReq_T.missLatency::cpu.data      5575500                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.missLatency::cpu.dcache.prefetcher      2969497                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.missLatency::total      8544997                       # number of ReadSharedReq_T miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.accesses::cpu.data          242                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.accesses::cpu.dcache.prefetcher           62                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.accesses::total          304                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq_T.missRate::cpu.data     0.458678                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.missRate::cpu.dcache.prefetcher     0.903226                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.missRate::total     0.549342                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::cpu.data 50229.729730                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::cpu.dcache.prefetcher 53026.732143                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMissLatency::total 51167.646707                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::cpu.data          111                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::cpu.dcache.prefetcher           56                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMisses::total          167                       # number of ReadSharedReq_T MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::cpu.data      4909500                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::cpu.dcache.prefetcher      2633497                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissLatency::total      7542997                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::cpu.data     0.458678                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::cpu.dcache.prefetcher     0.903226                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.mshrMissRate::total     0.549342                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::cpu.data 44229.729730                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 47026.732143                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq_T.avgMshrMissLatency::total 45167.646707                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackClean_T.hits::writebacks          501                       # number of WritebackClean_T hits (Count)
system.cpu.l2cache.WritebackClean_T.hits::total          501                       # number of WritebackClean_T hits (Count)
system.cpu.l2cache.WritebackClean_T.accesses::writebacks          501                       # number of WritebackClean_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean_T.accesses::total          501                       # number of WritebackClean_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty_T.hits::writebacks           22                       # number of WritebackDirty_T hits (Count)
system.cpu.l2cache.WritebackDirty_T.hits::total           22                       # number of WritebackDirty_T hits (Count)
system.cpu.l2cache.WritebackDirty_T.accesses::writebacks           22                       # number of WritebackDirty_T accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty_T.accesses::total           22                       # number of WritebackDirty_T accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses          492                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued              4                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused              8                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful              0                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy              0                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage              0                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate                0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse                2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs                7164                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              2572                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.785381                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   125.025537                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   840.080231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data   781.118449                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   265.273012                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher    36.502772                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.061048                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.410195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.381405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.129528                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.017824                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022          273                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         1775                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          187                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          162                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1         1112                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          498                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.133301                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.866699                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses              7200                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses             7200                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.loadToUse_0::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::mean            8.575758                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::stdev          11.995825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::0-9                   86     86.87%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::20-29                 10     10.10%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::50-59                  1      1.01%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::70-79                  2      2.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::max_value             78                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_0::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::mean            7.929293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::stdev           5.730784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::0-9                   87     87.88%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::20-29                 11     11.11%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::30-39                  1      1.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::max_value             32                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_1::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::mean            8.656566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::stdev           9.488082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::0-9                   86     86.87%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::10-19                  1      1.01%     87.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::20-29                 10     10.10%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::30-39                  1      1.01%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::80-89                  1      1.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::max_value             81                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_2::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::mean            9.171717                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::stdev          12.190696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::0-9                   88     88.89%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::20-29                  7      7.07%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::30-39                  2      2.02%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::70-79                  1      1.01%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::80-89                  1      1.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::max_value             84                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_3::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::samples               99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::mean           10.333333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::stdev          15.320388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::0-9                   81     81.82%     81.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::10-19                  7      7.07%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::20-29                  5      5.05%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::50-59                  1      1.01%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::60-69                  2      2.02%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::70-79                  3      3.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::min_value              5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::max_value             76                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_4::total                 99                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.forwLoads_T                       302                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads_T                  1730                       # Number of loads squashed (Count)
system.cpu.lsq0.memOrderViolation_T                19                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores_T                  810                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads_T                  4                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.loadToUse_T::samples             4371                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::mean           10.365820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::stdev          26.805487                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::0-9                 4047     92.59%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::10-19                 11      0.25%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::20-29                115      2.63%     95.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::30-39                  5      0.11%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::40-49                  1      0.02%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::50-59                  4      0.09%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::60-69                  8      0.18%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::70-79                102      2.33%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::80-89                 16      0.37%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::110-119                1      0.02%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::120-129                2      0.05%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::130-139                2      0.05%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::140-149                1      0.02%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::150-159               10      0.23%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::160-169                3      0.07%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::180-189               29      0.66%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::190-199                2      0.05%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::200-209               10      0.23%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::overflows              2      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::max_value            638                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse_T::total               4371                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    5509                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    2418                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        59                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    2601                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       139                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    422                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    11920                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    6097                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1061                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4923                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  4210                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  37349                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   150                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   1376                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1091                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1405                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               61007                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      120729                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    48075                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      2442                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                 42108                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    18904                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      66                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  66                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      6002                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            61454                       # The number of ROB reads (Count)
system.cpu.rob.writes                           73756                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    13041                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      24685                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadResp            806                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty           22                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean          502                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          836                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::HardPFReq             7                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq            29                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp           29                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          502                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq          304                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         1506                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port         1000                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total               2506                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        64256                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        22720                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total               86976                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                         531                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                     0                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples          1366                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.024890                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.155848                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0                1332     97.51%     97.51% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                  34      2.49%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total            1366                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy        1359997                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        753000                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy        499500                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests         1671                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests          835                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops           33                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits_0::cpu.data                    2                       # number of demand (read+write) hits (Count)
system.l3.demandHits_0::total                       2                       # number of demand (read+write) hits (Count)
system.l3.overallHits_0::cpu.data                   2                       # number of overall hits (Count)
system.l3.overallHits_0::total                      2                       # number of overall hits (Count)
system.l3.demandAccesses_0::cpu.data                2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_0::total                   2                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_0::cpu.data               2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_0::total                  2                       # number of overall (read+write) accesses (Count)
system.l3.demandHits_2::cpu.data                    1                       # number of demand (read+write) hits (Count)
system.l3.demandHits_2::total                       1                       # number of demand (read+write) hits (Count)
system.l3.overallHits_2::cpu.data                   1                       # number of overall hits (Count)
system.l3.overallHits_2::total                      1                       # number of overall hits (Count)
system.l3.demandAccesses_2::cpu.data                1                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_2::total                   1                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_2::cpu.data               1                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_2::total                  1                       # number of overall (read+write) accesses (Count)
system.l3.demandHits_3::cpu.data                    2                       # number of demand (read+write) hits (Count)
system.l3.demandHits_3::total                       2                       # number of demand (read+write) hits (Count)
system.l3.overallHits_3::cpu.data                   2                       # number of overall hits (Count)
system.l3.overallHits_3::total                      2                       # number of overall hits (Count)
system.l3.demandAccesses_3::cpu.data                2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_3::total                   2                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_3::cpu.data               2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_3::total                  2                       # number of overall (read+write) accesses (Count)
system.l3.demandHits_4::cpu.data                    2                       # number of demand (read+write) hits (Count)
system.l3.demandHits_4::total                       2                       # number of demand (read+write) hits (Count)
system.l3.overallHits_4::cpu.data                   2                       # number of overall hits (Count)
system.l3.overallHits_4::total                      2                       # number of overall hits (Count)
system.l3.demandAccesses_4::cpu.data                2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_4::total                   2                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_4::cpu.data               2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_4::total                  2                       # number of overall (read+write) accesses (Count)
system.l3.demandHits_T::cpu.inst                   22                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.data                   97                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.dcache.prefetcher           39                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::cpu.l2cache.prefetcher            4                       # number of demand (read+write) hits (Count)
system.l3.demandHits_T::total                     162                       # number of demand (read+write) hits (Count)
system.l3.overallHits_T::cpu.inst                  22                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.data                  97                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.dcache.prefetcher           39                       # number of overall hits (Count)
system.l3.overallHits_T::cpu.l2cache.prefetcher            4                       # number of overall hits (Count)
system.l3.overallHits_T::total                    162                       # number of overall hits (Count)
system.l3.demandMisses_T::cpu.inst                286                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::cpu.data                 31                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::cpu.dcache.prefetcher           17                       # number of demand (read+write) misses (Count)
system.l3.demandMisses_T::total                   334                       # number of demand (read+write) misses (Count)
system.l3.overallMisses_T::cpu.inst               286                       # number of overall misses (Count)
system.l3.overallMisses_T::cpu.data                31                       # number of overall misses (Count)
system.l3.overallMisses_T::cpu.dcache.prefetcher           17                       # number of overall misses (Count)
system.l3.overallMisses_T::total                  334                       # number of overall misses (Count)
system.l3.demandMissLatency_T::cpu.inst      20002500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::cpu.data       2464000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::cpu.dcache.prefetcher      1317003                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency_T::total         23783503                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.inst     20002500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.data      2464000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::cpu.dcache.prefetcher      1317003                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency_T::total        23783503                       # number of overall miss ticks (Tick)
system.l3.demandAccesses_T::cpu.inst              308                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.data              128                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.dcache.prefetcher           56                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::cpu.l2cache.prefetcher            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses_T::total                 496                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.inst             308                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.data             128                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.dcache.prefetcher           56                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::cpu.l2cache.prefetcher            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses_T::total                496                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate_T::cpu.inst         0.928571                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::cpu.data         0.242188                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::cpu.dcache.prefetcher     0.303571                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate_T::total            0.673387                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate_T::cpu.inst        0.928571                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::cpu.data        0.242188                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::cpu.dcache.prefetcher     0.303571                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate_T::total           0.673387                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency_T::cpu.inst 69938.811189                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::cpu.data 79483.870968                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::cpu.dcache.prefetcher 77470.764706                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency_T::total  71208.092814                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.inst 69938.811189                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.data 79483.870968                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::cpu.dcache.prefetcher 77470.764706                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency_T::total 71208.092814                       # average overall miss latency ((Tick/Count))
system.l3.demandMshrMisses_T::cpu.inst            286                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::cpu.data             31                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses_T::total               334                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.inst           286                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.data            31                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::cpu.dcache.prefetcher           17                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses_T::total              334                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency_T::cpu.inst     13918690                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::cpu.data      1805370                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::cpu.dcache.prefetcher       954947                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency_T::total     16679007                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.inst     13918690                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.data      1805370                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::cpu.dcache.prefetcher       954947                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency_T::total     16679007                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate_T::cpu.inst     0.928571                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::cpu.data     0.242188                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::cpu.dcache.prefetcher     0.303571                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate_T::total        0.673387                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.inst     0.928571                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.data     0.242188                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::cpu.dcache.prefetcher     0.303571                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate_T::total       0.673387                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency_T::cpu.inst 48666.748252                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::cpu.data 58237.741935                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::cpu.dcache.prefetcher 56173.352941                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency_T::total 49937.146707                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.inst 48666.748252                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.data 58237.741935                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::cpu.dcache.prefetcher 56173.352941                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency_T::total 49937.146707                       # average overall mshr miss latency ((Tick/Count))
system.l3.ReadExReq_T.hits::cpu.data               16                       # number of ReadExReq_T hits (Count)
system.l3.ReadExReq_T.hits::total                  16                       # number of ReadExReq_T hits (Count)
system.l3.ReadExReq_T.misses::cpu.data              1                       # number of ReadExReq_T misses (Count)
system.l3.ReadExReq_T.misses::total                 1                       # number of ReadExReq_T misses (Count)
system.l3.ReadExReq_T.missLatency::cpu.data        86500                       # number of ReadExReq_T miss ticks (Tick)
system.l3.ReadExReq_T.missLatency::total        86500                       # number of ReadExReq_T miss ticks (Tick)
system.l3.ReadExReq_T.accesses::cpu.data           17                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.l3.ReadExReq_T.accesses::total              17                       # number of ReadExReq_T accesses(hits+misses) (Count)
system.l3.ReadExReq_T.missRate::cpu.data     0.058824                       # miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.missRate::total        0.058824                       # miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.avgMissLatency::cpu.data        86500                       # average ReadExReq_T miss latency ((Tick/Count))
system.l3.ReadExReq_T.avgMissLatency::total        86500                       # average ReadExReq_T miss latency ((Tick/Count))
system.l3.ReadExReq_T.mshrMisses::cpu.data            1                       # number of ReadExReq_T MSHR misses (Count)
system.l3.ReadExReq_T.mshrMisses::total             1                       # number of ReadExReq_T MSHR misses (Count)
system.l3.ReadExReq_T.mshrMissLatency::cpu.data        65188                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.l3.ReadExReq_T.mshrMissLatency::total        65188                       # number of ReadExReq_T MSHR miss ticks (Tick)
system.l3.ReadExReq_T.mshrMissRate::cpu.data     0.058824                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.mshrMissRate::total     0.058824                       # mshr miss rate for ReadExReq_T accesses (Ratio)
system.l3.ReadExReq_T.avgMshrMissLatency::cpu.data        65188                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.l3.ReadExReq_T.avgMshrMissLatency::total        65188                       # average ReadExReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_0.hits::cpu.data            2                       # number of ReadSharedReq_0 hits (Count)
system.l3.ReadSharedReq_0.hits::total               2                       # number of ReadSharedReq_0 hits (Count)
system.l3.ReadSharedReq_0.accesses::cpu.data            2                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_0.accesses::total            2                       # number of ReadSharedReq_0 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_2.hits::cpu.data            1                       # number of ReadSharedReq_2 hits (Count)
system.l3.ReadSharedReq_2.hits::total               1                       # number of ReadSharedReq_2 hits (Count)
system.l3.ReadSharedReq_2.accesses::cpu.data            1                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_2.accesses::total            1                       # number of ReadSharedReq_2 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_3.hits::cpu.data            2                       # number of ReadSharedReq_3 hits (Count)
system.l3.ReadSharedReq_3.hits::total               2                       # number of ReadSharedReq_3 hits (Count)
system.l3.ReadSharedReq_3.accesses::cpu.data            2                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_3.accesses::total            2                       # number of ReadSharedReq_3 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_4.hits::cpu.data            2                       # number of ReadSharedReq_4 hits (Count)
system.l3.ReadSharedReq_4.hits::total               2                       # number of ReadSharedReq_4 hits (Count)
system.l3.ReadSharedReq_4.accesses::cpu.data            2                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_4.accesses::total            2                       # number of ReadSharedReq_4 accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.hits::cpu.inst           22                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.data           81                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.dcache.prefetcher           39                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::cpu.l2cache.prefetcher            4                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.hits::total             146                       # number of ReadSharedReq_T hits (Count)
system.l3.ReadSharedReq_T.misses::cpu.inst          286                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::cpu.data           30                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::cpu.dcache.prefetcher           17                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.misses::total           333                       # number of ReadSharedReq_T misses (Count)
system.l3.ReadSharedReq_T.missLatency::cpu.inst     20002500                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::cpu.data      2377500                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::cpu.dcache.prefetcher      1317003                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.missLatency::total     23697003                       # number of ReadSharedReq_T miss ticks (Tick)
system.l3.ReadSharedReq_T.accesses::cpu.inst          308                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.data          111                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.dcache.prefetcher           56                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::cpu.l2cache.prefetcher            4                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.accesses::total          479                       # number of ReadSharedReq_T accesses(hits+misses) (Count)
system.l3.ReadSharedReq_T.missRate::cpu.inst     0.928571                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::cpu.data     0.270270                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::cpu.dcache.prefetcher     0.303571                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.missRate::total     0.695198                       # miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.avgMissLatency::cpu.inst 69938.811189                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::cpu.data        79250                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::cpu.dcache.prefetcher 77470.764706                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMissLatency::total 71162.171171                       # average ReadSharedReq_T miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.mshrMisses::cpu.inst          286                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::cpu.data           30                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::cpu.dcache.prefetcher           17                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMisses::total          333                       # number of ReadSharedReq_T MSHR misses (Count)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.inst     13918690                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.data      1740182                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::cpu.dcache.prefetcher       954947                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissLatency::total     16613819                       # number of ReadSharedReq_T MSHR miss ticks (Tick)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.inst     0.928571                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.data     0.270270                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::cpu.dcache.prefetcher     0.303571                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.mshrMissRate::total     0.695198                       # mshr miss rate for ReadSharedReq_T accesses (Ratio)
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.inst 48666.748252                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.data 58006.066667                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::cpu.dcache.prefetcher 56173.352941                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq_T.avgMshrMissLatency::total 49891.348348                       # average ReadSharedReq_T mshr miss latency ((Tick/Count))
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 12602.403494                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        32100                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      12767                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.514295                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.inst      2241.124030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data      6091.400336                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.dcache.prefetcher  3906.879128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.l2cache.prefetcher          363                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.inst             0.034197                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.092947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.dcache.prefetcher     0.059614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.l2cache.prefetcher     0.005539                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.192297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1022           4278                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024           8489                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1022::0                    5                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::1                   84                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::2                 2347                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::3                 1842                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::0                  101                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  892                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 4108                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 3388                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1022         0.065277                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.129532                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                      16286                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                     16286                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           152384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           390912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher       250560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.l2cache.prefetcher        23232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              817088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       152384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          152384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2381                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              6108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher         3915                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.l2cache.prefetcher          363                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                12767                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst          5595153295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data         14353295392                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher   9199926565                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.l2cache.prefetcher    853020011                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total            30001395263                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst      5595153295                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total         5595153295                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst         5595153295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data        14353295392                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher   9199926565                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.l2cache.prefetcher    853020011                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total           30001395263                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 333                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            332                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port          667                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total          667                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     667                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port        21376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total        21376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    21376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                333                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      333    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  333                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy              155871                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy             571938                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            333                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp                479                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict              501                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq                17                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp               17                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq           479                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port         1493                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        31744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                               0                       # Total snoops (Count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples               496                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                     496    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total                 496                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   1315953000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy             498503                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy            744000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests           997                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests          501                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
