Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Mon Mar 19 15:11:30 2018
| Host         : laptop-nicklas running 64-bit major release  (build 9200)
| Command      : report_methodology -file risc_controller_8_methodology_drc_routed.rpt -pb risc_controller_8_methodology_drc_routed.pb -rpx risc_controller_8_methodology_drc_routed.rpx
| Design       : risc_controller_8
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 36
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell | 15         |
| TIMING-20 | Warning  | Non-clocked latch           | 21         |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin opcode_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin opcode_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin opcode_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin opcode_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin pc_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin pc_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin pc_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin pc_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin pc_reg_rep[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin pc_reg_rep[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin pc_reg_rep[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin pc_reg_rep[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin state_current_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin state_current_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin state_current_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch a_enable_reg/L7 (in a_enable_reg macro) cannot be properly analyzed as its control pin a_enable_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch alu_sel_reg[0] cannot be properly analyzed as its control pin alu_sel_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch alu_sel_reg[1] cannot be properly analyzed as its control pin alu_sel_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch b_enable_reg cannot be properly analyzed as its control pin b_enable_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch c_enable_reg cannot be properly analyzed as its control pin c_enable_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch carry_in_reg/L7 (in carry_in_reg macro) cannot be properly analyzed as its control pin carry_in_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch d_enable_reg cannot be properly analyzed as its control pin d_enable_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch data_a_sel_reg[0] cannot be properly analyzed as its control pin data_a_sel_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch data_a_sel_reg[1] cannot be properly analyzed as its control pin data_a_sel_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch data_b_sel_reg[0] cannot be properly analyzed as its control pin data_b_sel_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch data_b_sel_reg[1] cannot be properly analyzed as its control pin data_b_sel_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch data_in_sel_reg/L7 (in data_in_sel_reg macro) cannot be properly analyzed as its control pin data_in_sel_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch operation_debug_reg[0]/L7 (in operation_debug_reg[0] macro) cannot be properly analyzed as its control pin operation_debug_reg[0]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch operation_debug_reg[1]/L7 (in operation_debug_reg[1] macro) cannot be properly analyzed as its control pin operation_debug_reg[1]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch operation_debug_reg[2]/L7 (in operation_debug_reg[2] macro) cannot be properly analyzed as its control pin operation_debug_reg[2]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch operation_debug_reg[3]/L7 (in operation_debug_reg[3] macro) cannot be properly analyzed as its control pin operation_debug_reg[3]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch pc_increment_reg/L7 (in pc_increment_reg macro) cannot be properly analyzed as its control pin pc_increment_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch pc_reset_reg cannot be properly analyzed as its control pin pc_reset_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch state_debug_reg[0] cannot be properly analyzed as its control pin state_debug_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch state_debug_reg[1] cannot be properly analyzed as its control pin state_debug_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch state_debug_reg[2] cannot be properly analyzed as its control pin state_debug_reg[2]/G is not reached by a timing clock
Related violations: <none>


