
*** Running vivado
    with args -log shell_auto_us_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_auto_us_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source shell_auto_us_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1225.426 ; gain = 294.957 ; free physical = 18971 ; free virtual = 56166
INFO: [Synth 8-638] synthesizing module 'shell_auto_us_1' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_auto_us_1/synth/shell_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi4lite_upsizer' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3334]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi4lite_upsizer' (1#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3334]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top' (2#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'shell_auto_us_1' (3#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_auto_us_1/synth/shell_auto_us_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1346.895 ; gain = 416.426 ; free physical = 18600 ; free virtual = 55798
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1346.895 ; gain = 416.426 ; free physical = 18596 ; free virtual = 55794
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1920.473 ; gain = 1.000 ; free physical = 18978 ; free virtual = 56177
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1920.473 ; gain = 990.004 ; free physical = 18805 ; free virtual = 56004
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1920.473 ; gain = 990.004 ; free physical = 18805 ; free virtual = 56004
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1920.473 ; gain = 990.004 ; free physical = 18805 ; free virtual = 56004
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1920.473 ; gain = 990.004 ; free physical = 18805 ; free virtual = 56003
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1920.473 ; gain = 990.004 ; free physical = 18794 ; free virtual = 55993
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2038.988 ; gain = 1108.520 ; free physical = 18350 ; free virtual = 55549
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2049.004 ; gain = 1118.535 ; free physical = 18341 ; free virtual = 55541
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2059.020 ; gain = 1128.551 ; free physical = 18331 ; free virtual = 55531
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2059.020 ; gain = 1128.551 ; free physical = 18324 ; free virtual = 55527
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2059.020 ; gain = 1128.551 ; free physical = 18324 ; free virtual = 55527
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2059.020 ; gain = 1128.551 ; free physical = 18324 ; free virtual = 55527
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2059.020 ; gain = 1128.551 ; free physical = 18324 ; free virtual = 55527
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2059.020 ; gain = 1128.551 ; free physical = 18323 ; free virtual = 55526
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2059.020 ; gain = 1128.551 ; free physical = 18323 ; free virtual = 55527

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    11|
|3     |LUT3 |    35|
|4     |LUT4 |     2|
|5     |LUT5 |     6|
|6     |LUT6 |     4|
|7     |FDRE |    12|
|8     |FDSE |     1|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 2059.020 ; gain = 1128.551 ; free physical = 18323 ; free virtual = 55527
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 2160.480 ; gain = 1073.484 ; free physical = 19378 ; free virtual = 56583
