// Seed: 1344161416
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  for (id_4 = id_1; 1; id_2 = 1) id_5(.id_0(1'b0 + id_3));
endmodule
module module_1 #(
    parameter id_21 = 32'd39
) (
    output logic id_0,
    output tri0 id_1,
    output uwire id_2,
    input uwire id_3,
    input wor id_4,
    output tri1 id_5,
    output logic id_6,
    input wire id_7,
    input wand id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    output wand id_12,
    input tri0 id_13,
    input tri1 id_14
);
  genvar id_16;
  module_0(
      id_16, id_16, id_16
  );
  time id_17;
  always @(id_17 - 1) begin
    begin
      @(negedge id_13)
      `define pp_18 0
    end
    id_0 <= 1 / !id_4 - id_17;
  end
  uwire id_19, id_20;
  defparam id_21 = 1;
  always_latch
    if (id_20)
      if (id_20) begin
        id_6 <= 1;
      end
  real id_22;
  assign id_20 = 1'b0;
endmodule
