-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity llama_layer_FFN_1 is
port (
    m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_WREADY : IN STD_LOGIC;
    m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RVALID : IN STD_LOGIC;
    m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_RLAST : IN STD_LOGIC;
    m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BVALID : IN STD_LOGIC;
    m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    W1_vec : IN STD_LOGIC_VECTOR (63 downto 0);
    W2_vec : IN STD_LOGIC_VECTOR (63 downto 0);
    W3_vec : IN STD_LOGIC_VECTOR (63 downto 0);
    ffn_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_ce0 : OUT STD_LOGIC;
    ffn_input_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_we0 : OUT STD_LOGIC;
    ffn_input_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_ce1 : OUT STD_LOGIC;
    ffn_input_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_we1 : OUT STD_LOGIC;
    ffn_input_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_44_ce0 : OUT STD_LOGIC;
    ffn_input_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_44_we0 : OUT STD_LOGIC;
    ffn_input_44_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_44_ce1 : OUT STD_LOGIC;
    ffn_input_44_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_44_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_44_we1 : OUT STD_LOGIC;
    ffn_input_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_45_ce0 : OUT STD_LOGIC;
    ffn_input_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_45_we0 : OUT STD_LOGIC;
    ffn_input_45_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_45_ce1 : OUT STD_LOGIC;
    ffn_input_45_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_45_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_45_we1 : OUT STD_LOGIC;
    ffn_input_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_46_ce0 : OUT STD_LOGIC;
    ffn_input_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_46_we0 : OUT STD_LOGIC;
    ffn_input_46_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_46_ce1 : OUT STD_LOGIC;
    ffn_input_46_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_46_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_46_we1 : OUT STD_LOGIC;
    ffn_input_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_47_ce0 : OUT STD_LOGIC;
    ffn_input_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_47_we0 : OUT STD_LOGIC;
    ffn_input_47_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_47_ce1 : OUT STD_LOGIC;
    ffn_input_47_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_47_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_47_we1 : OUT STD_LOGIC;
    ffn_input_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_48_ce0 : OUT STD_LOGIC;
    ffn_input_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_48_we0 : OUT STD_LOGIC;
    ffn_input_48_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_48_ce1 : OUT STD_LOGIC;
    ffn_input_48_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_48_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_48_we1 : OUT STD_LOGIC;
    ffn_input_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_49_ce0 : OUT STD_LOGIC;
    ffn_input_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_49_we0 : OUT STD_LOGIC;
    ffn_input_49_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_49_ce1 : OUT STD_LOGIC;
    ffn_input_49_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_49_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_49_we1 : OUT STD_LOGIC;
    ffn_input_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_50_ce0 : OUT STD_LOGIC;
    ffn_input_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_50_we0 : OUT STD_LOGIC;
    ffn_input_50_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ffn_input_50_ce1 : OUT STD_LOGIC;
    ffn_input_50_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_50_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    ffn_input_50_we1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_10_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_10_we0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_10_ce1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_10_we1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_11_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_11_we0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_11_ce1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_11_we1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_12_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_12_we0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_12_ce1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_12_we1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_13_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_13_we0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_13_ce1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_13_we1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_14_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_14_we0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_14_ce1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_14_we1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_15_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_15_we0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE11norm_output_15_ce1 : OUT STD_LOGIC;
    p_ZZ11llama_layerE11norm_output_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE11norm_output_15_we1 : OUT STD_LOGIC;
    norm_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_ce0 : OUT STD_LOGIC;
    norm_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_we0 : OUT STD_LOGIC;
    norm_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_ce1 : OUT STD_LOGIC;
    norm_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_we1 : OUT STD_LOGIC;
    norm_output_35_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_35_ce0 : OUT STD_LOGIC;
    norm_output_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_35_we0 : OUT STD_LOGIC;
    norm_output_35_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_35_ce1 : OUT STD_LOGIC;
    norm_output_35_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_35_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_35_we1 : OUT STD_LOGIC;
    norm_output_36_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_36_ce0 : OUT STD_LOGIC;
    norm_output_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_36_we0 : OUT STD_LOGIC;
    norm_output_36_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_36_ce1 : OUT STD_LOGIC;
    norm_output_36_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_36_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_36_we1 : OUT STD_LOGIC;
    norm_output_37_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_37_ce0 : OUT STD_LOGIC;
    norm_output_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_37_we0 : OUT STD_LOGIC;
    norm_output_37_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_37_ce1 : OUT STD_LOGIC;
    norm_output_37_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_37_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_37_we1 : OUT STD_LOGIC;
    norm_output_38_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_38_ce0 : OUT STD_LOGIC;
    norm_output_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_38_we0 : OUT STD_LOGIC;
    norm_output_38_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_38_ce1 : OUT STD_LOGIC;
    norm_output_38_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_38_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_38_we1 : OUT STD_LOGIC;
    norm_output_39_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_39_ce0 : OUT STD_LOGIC;
    norm_output_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_39_we0 : OUT STD_LOGIC;
    norm_output_39_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_39_ce1 : OUT STD_LOGIC;
    norm_output_39_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_39_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_39_we1 : OUT STD_LOGIC;
    norm_output_40_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_40_ce0 : OUT STD_LOGIC;
    norm_output_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_40_we0 : OUT STD_LOGIC;
    norm_output_40_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_40_ce1 : OUT STD_LOGIC;
    norm_output_40_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_40_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_40_we1 : OUT STD_LOGIC;
    norm_output_41_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_41_ce0 : OUT STD_LOGIC;
    norm_output_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_41_we0 : OUT STD_LOGIC;
    norm_output_41_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_41_ce1 : OUT STD_LOGIC;
    norm_output_41_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_41_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_41_we1 : OUT STD_LOGIC;
    norm_output_42_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_42_ce0 : OUT STD_LOGIC;
    norm_output_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_42_we0 : OUT STD_LOGIC;
    norm_output_42_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_42_ce1 : OUT STD_LOGIC;
    norm_output_42_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_42_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_42_we1 : OUT STD_LOGIC;
    norm_output_43_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_43_ce0 : OUT STD_LOGIC;
    norm_output_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_43_we0 : OUT STD_LOGIC;
    norm_output_43_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    norm_output_43_ce1 : OUT STD_LOGIC;
    norm_output_43_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    norm_output_43_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    norm_output_43_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    W1_vec_ap_vld : IN STD_LOGIC;
    W2_vec_ap_vld : IN STD_LOGIC;
    W3_vec_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of llama_layer_FFN_1 is 
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_start : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_done : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_continue : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_idle : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_ready : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_start_out : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_start_write : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_res_strm_din : STD_LOGIC_VECTOR (31 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_res_strm_write : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_ce0 : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_44_ce0 : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_45_ce0 : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_46_ce0 : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_47_ce0 : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_48_ce0 : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_49_ce0 : STD_LOGIC;
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_50_ce0 : STD_LOGIC;
    signal pull_tensor1d_U0_ap_start : STD_LOGIC;
    signal pull_tensor1d_U0_ap_done : STD_LOGIC;
    signal pull_tensor1d_U0_ap_continue : STD_LOGIC;
    signal pull_tensor1d_U0_ap_idle : STD_LOGIC;
    signal pull_tensor1d_U0_ap_ready : STD_LOGIC;
    signal pull_tensor1d_U0_res_strm_read : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_norm_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_norm_output_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_norm_output_35_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_norm_output_35_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_35_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_35_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_norm_output_36_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_norm_output_36_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_36_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_36_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_norm_output_37_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_norm_output_37_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_37_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_37_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_norm_output_38_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_norm_output_38_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_38_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_38_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_norm_output_39_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_norm_output_39_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_39_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_39_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_norm_output_40_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_norm_output_40_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_40_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_40_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_norm_output_41_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_norm_output_41_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_41_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_41_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_norm_output_42_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_norm_output_42_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_42_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_42_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pull_tensor1d_U0_norm_output_43_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal pull_tensor1d_U0_norm_output_43_ce1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_43_we1 : STD_LOGIC;
    signal pull_tensor1d_U0_norm_output_43_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_strm_full_n : STD_LOGIC;
    signal res_strm_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal res_strm_empty_n : STD_LOGIC;
    signal res_strm_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal res_strm_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal start_for_pull_tensor1d_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pull_tensor1d_U0_full_n : STD_LOGIC;
    signal start_for_pull_tensor1d_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pull_tensor1d_U0_empty_n : STD_LOGIC;

    component llama_layer_FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        W1_vec : IN STD_LOGIC_VECTOR (63 downto 0);
        W2_vec : IN STD_LOGIC_VECTOR (63 downto 0);
        W3_vec : IN STD_LOGIC_VECTOR (63 downto 0);
        res_strm_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_strm_full_n : IN STD_LOGIC;
        res_strm_write : OUT STD_LOGIC;
        res_strm_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        res_strm_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_ce0 : OUT STD_LOGIC;
        ffn_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_44_ce0 : OUT STD_LOGIC;
        ffn_input_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_45_ce0 : OUT STD_LOGIC;
        ffn_input_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_46_ce0 : OUT STD_LOGIC;
        ffn_input_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_47_ce0 : OUT STD_LOGIC;
        ffn_input_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_48_ce0 : OUT STD_LOGIC;
        ffn_input_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_49_ce0 : OUT STD_LOGIC;
        ffn_input_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_50_ce0 : OUT STD_LOGIC;
        ffn_input_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_pull_tensor1d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        res_strm_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        res_strm_empty_n : IN STD_LOGIC;
        res_strm_read : OUT STD_LOGIC;
        res_strm_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        res_strm_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11llama_layerE11norm_output_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_10_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_11_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_12_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_13_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_14_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_15_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_ce1 : OUT STD_LOGIC;
        norm_output_we1 : OUT STD_LOGIC;
        norm_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_35_ce1 : OUT STD_LOGIC;
        norm_output_35_we1 : OUT STD_LOGIC;
        norm_output_35_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_36_ce1 : OUT STD_LOGIC;
        norm_output_36_we1 : OUT STD_LOGIC;
        norm_output_36_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_37_ce1 : OUT STD_LOGIC;
        norm_output_37_we1 : OUT STD_LOGIC;
        norm_output_37_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_38_ce1 : OUT STD_LOGIC;
        norm_output_38_we1 : OUT STD_LOGIC;
        norm_output_38_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_39_ce1 : OUT STD_LOGIC;
        norm_output_39_we1 : OUT STD_LOGIC;
        norm_output_39_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_40_ce1 : OUT STD_LOGIC;
        norm_output_40_we1 : OUT STD_LOGIC;
        norm_output_40_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_41_ce1 : OUT STD_LOGIC;
        norm_output_41_we1 : OUT STD_LOGIC;
        norm_output_41_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_42_ce1 : OUT STD_LOGIC;
        norm_output_42_we1 : OUT STD_LOGIC;
        norm_output_42_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_43_ce1 : OUT STD_LOGIC;
        norm_output_43_we1 : OUT STD_LOGIC;
        norm_output_43_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_fifo_w32_d64_A_x3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component llama_layer_start_for_pull_tensor1d_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0 : component llama_layer_FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_start,
        start_full_n => start_for_pull_tensor1d_U0_full_n,
        ap_done => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_done,
        ap_continue => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_continue,
        ap_idle => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_idle,
        ap_ready => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_ready,
        start_out => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_start_out,
        start_write => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_start_write,
        m_axi_gmem2_0_AWVALID => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => m_axi_gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => m_axi_gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => m_axi_gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => m_axi_gmem2_0_RLAST,
        m_axi_gmem2_0_RID => m_axi_gmem2_0_RID,
        m_axi_gmem2_0_RFIFONUM => m_axi_gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => m_axi_gmem2_0_RUSER,
        m_axi_gmem2_0_RRESP => m_axi_gmem2_0_RRESP,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        W1_vec => W1_vec,
        W2_vec => W2_vec,
        W3_vec => W3_vec,
        res_strm_din => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_res_strm_din,
        res_strm_full_n => res_strm_full_n,
        res_strm_write => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_res_strm_write,
        res_strm_num_data_valid => res_strm_num_data_valid,
        res_strm_fifo_cap => res_strm_fifo_cap,
        ffn_input_address0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_address0,
        ffn_input_ce0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_ce0,
        ffn_input_q0 => ffn_input_q0,
        ffn_input_44_address0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_44_address0,
        ffn_input_44_ce0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_44_ce0,
        ffn_input_44_q0 => ffn_input_44_q0,
        ffn_input_45_address0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_45_address0,
        ffn_input_45_ce0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_45_ce0,
        ffn_input_45_q0 => ffn_input_45_q0,
        ffn_input_46_address0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_46_address0,
        ffn_input_46_ce0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_46_ce0,
        ffn_input_46_q0 => ffn_input_46_q0,
        ffn_input_47_address0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_47_address0,
        ffn_input_47_ce0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_47_ce0,
        ffn_input_47_q0 => ffn_input_47_q0,
        ffn_input_48_address0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_48_address0,
        ffn_input_48_ce0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_48_ce0,
        ffn_input_48_q0 => ffn_input_48_q0,
        ffn_input_49_address0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_49_address0,
        ffn_input_49_ce0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_49_ce0,
        ffn_input_49_q0 => ffn_input_49_q0,
        ffn_input_50_address0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_50_address0,
        ffn_input_50_ce0 => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_50_ce0,
        ffn_input_50_q0 => ffn_input_50_q0);

    pull_tensor1d_U0 : component llama_layer_pull_tensor1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pull_tensor1d_U0_ap_start,
        ap_done => pull_tensor1d_U0_ap_done,
        ap_continue => pull_tensor1d_U0_ap_continue,
        ap_idle => pull_tensor1d_U0_ap_idle,
        ap_ready => pull_tensor1d_U0_ap_ready,
        res_strm_dout => res_strm_dout,
        res_strm_empty_n => res_strm_empty_n,
        res_strm_read => pull_tensor1d_U0_res_strm_read,
        res_strm_num_data_valid => res_strm_num_data_valid,
        res_strm_fifo_cap => res_strm_fifo_cap,
        p_ZZ11llama_layerE11norm_output_10_address1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_address1,
        p_ZZ11llama_layerE11norm_output_10_ce1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_ce1,
        p_ZZ11llama_layerE11norm_output_10_we1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_we1,
        p_ZZ11llama_layerE11norm_output_10_d1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_d1,
        p_ZZ11llama_layerE11norm_output_11_address1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_address1,
        p_ZZ11llama_layerE11norm_output_11_ce1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_ce1,
        p_ZZ11llama_layerE11norm_output_11_we1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_we1,
        p_ZZ11llama_layerE11norm_output_11_d1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_d1,
        p_ZZ11llama_layerE11norm_output_12_address1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_address1,
        p_ZZ11llama_layerE11norm_output_12_ce1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_ce1,
        p_ZZ11llama_layerE11norm_output_12_we1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_we1,
        p_ZZ11llama_layerE11norm_output_12_d1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_d1,
        p_ZZ11llama_layerE11norm_output_13_address1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_address1,
        p_ZZ11llama_layerE11norm_output_13_ce1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_ce1,
        p_ZZ11llama_layerE11norm_output_13_we1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_we1,
        p_ZZ11llama_layerE11norm_output_13_d1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_d1,
        p_ZZ11llama_layerE11norm_output_14_address1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_address1,
        p_ZZ11llama_layerE11norm_output_14_ce1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_ce1,
        p_ZZ11llama_layerE11norm_output_14_we1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_we1,
        p_ZZ11llama_layerE11norm_output_14_d1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_d1,
        p_ZZ11llama_layerE11norm_output_15_address1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_address1,
        p_ZZ11llama_layerE11norm_output_15_ce1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_ce1,
        p_ZZ11llama_layerE11norm_output_15_we1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_we1,
        p_ZZ11llama_layerE11norm_output_15_d1 => pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_d1,
        norm_output_address1 => pull_tensor1d_U0_norm_output_address1,
        norm_output_ce1 => pull_tensor1d_U0_norm_output_ce1,
        norm_output_we1 => pull_tensor1d_U0_norm_output_we1,
        norm_output_d1 => pull_tensor1d_U0_norm_output_d1,
        norm_output_35_address1 => pull_tensor1d_U0_norm_output_35_address1,
        norm_output_35_ce1 => pull_tensor1d_U0_norm_output_35_ce1,
        norm_output_35_we1 => pull_tensor1d_U0_norm_output_35_we1,
        norm_output_35_d1 => pull_tensor1d_U0_norm_output_35_d1,
        norm_output_36_address1 => pull_tensor1d_U0_norm_output_36_address1,
        norm_output_36_ce1 => pull_tensor1d_U0_norm_output_36_ce1,
        norm_output_36_we1 => pull_tensor1d_U0_norm_output_36_we1,
        norm_output_36_d1 => pull_tensor1d_U0_norm_output_36_d1,
        norm_output_37_address1 => pull_tensor1d_U0_norm_output_37_address1,
        norm_output_37_ce1 => pull_tensor1d_U0_norm_output_37_ce1,
        norm_output_37_we1 => pull_tensor1d_U0_norm_output_37_we1,
        norm_output_37_d1 => pull_tensor1d_U0_norm_output_37_d1,
        norm_output_38_address1 => pull_tensor1d_U0_norm_output_38_address1,
        norm_output_38_ce1 => pull_tensor1d_U0_norm_output_38_ce1,
        norm_output_38_we1 => pull_tensor1d_U0_norm_output_38_we1,
        norm_output_38_d1 => pull_tensor1d_U0_norm_output_38_d1,
        norm_output_39_address1 => pull_tensor1d_U0_norm_output_39_address1,
        norm_output_39_ce1 => pull_tensor1d_U0_norm_output_39_ce1,
        norm_output_39_we1 => pull_tensor1d_U0_norm_output_39_we1,
        norm_output_39_d1 => pull_tensor1d_U0_norm_output_39_d1,
        norm_output_40_address1 => pull_tensor1d_U0_norm_output_40_address1,
        norm_output_40_ce1 => pull_tensor1d_U0_norm_output_40_ce1,
        norm_output_40_we1 => pull_tensor1d_U0_norm_output_40_we1,
        norm_output_40_d1 => pull_tensor1d_U0_norm_output_40_d1,
        norm_output_41_address1 => pull_tensor1d_U0_norm_output_41_address1,
        norm_output_41_ce1 => pull_tensor1d_U0_norm_output_41_ce1,
        norm_output_41_we1 => pull_tensor1d_U0_norm_output_41_we1,
        norm_output_41_d1 => pull_tensor1d_U0_norm_output_41_d1,
        norm_output_42_address1 => pull_tensor1d_U0_norm_output_42_address1,
        norm_output_42_ce1 => pull_tensor1d_U0_norm_output_42_ce1,
        norm_output_42_we1 => pull_tensor1d_U0_norm_output_42_we1,
        norm_output_42_d1 => pull_tensor1d_U0_norm_output_42_d1,
        norm_output_43_address1 => pull_tensor1d_U0_norm_output_43_address1,
        norm_output_43_ce1 => pull_tensor1d_U0_norm_output_43_ce1,
        norm_output_43_we1 => pull_tensor1d_U0_norm_output_43_we1,
        norm_output_43_d1 => pull_tensor1d_U0_norm_output_43_d1);

    res_strm_U : component llama_layer_fifo_w32_d64_A_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_res_strm_din,
        if_full_n => res_strm_full_n,
        if_write => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_res_strm_write,
        if_dout => res_strm_dout,
        if_empty_n => res_strm_empty_n,
        if_read => pull_tensor1d_U0_res_strm_read,
        if_num_data_valid => res_strm_num_data_valid,
        if_fifo_cap => res_strm_fifo_cap);

    start_for_pull_tensor1d_U0_U : component llama_layer_start_for_pull_tensor1d_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pull_tensor1d_U0_din,
        if_full_n => start_for_pull_tensor1d_U0_full_n,
        if_write => FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_start_write,
        if_dout => start_for_pull_tensor1d_U0_dout,
        if_empty_n => start_for_pull_tensor1d_U0_empty_n,
        if_read => pull_tensor1d_U0_ap_ready);




    FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_continue <= ap_const_logic_1;
    FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_start <= ap_start;
    ap_done <= pull_tensor1d_U0_ap_done;
    ap_idle <= (pull_tensor1d_U0_ap_idle and FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_idle);
    ap_ready <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ap_ready;
    ffn_input_44_address0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_44_address0;
    ffn_input_44_address1 <= ap_const_lv7_0;
    ffn_input_44_ce0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_44_ce0;
    ffn_input_44_ce1 <= ap_const_logic_0;
    ffn_input_44_d0 <= ap_const_lv32_0;
    ffn_input_44_d1 <= ap_const_lv32_0;
    ffn_input_44_we0 <= ap_const_logic_0;
    ffn_input_44_we1 <= ap_const_logic_0;
    ffn_input_45_address0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_45_address0;
    ffn_input_45_address1 <= ap_const_lv7_0;
    ffn_input_45_ce0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_45_ce0;
    ffn_input_45_ce1 <= ap_const_logic_0;
    ffn_input_45_d0 <= ap_const_lv32_0;
    ffn_input_45_d1 <= ap_const_lv32_0;
    ffn_input_45_we0 <= ap_const_logic_0;
    ffn_input_45_we1 <= ap_const_logic_0;
    ffn_input_46_address0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_46_address0;
    ffn_input_46_address1 <= ap_const_lv7_0;
    ffn_input_46_ce0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_46_ce0;
    ffn_input_46_ce1 <= ap_const_logic_0;
    ffn_input_46_d0 <= ap_const_lv32_0;
    ffn_input_46_d1 <= ap_const_lv32_0;
    ffn_input_46_we0 <= ap_const_logic_0;
    ffn_input_46_we1 <= ap_const_logic_0;
    ffn_input_47_address0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_47_address0;
    ffn_input_47_address1 <= ap_const_lv7_0;
    ffn_input_47_ce0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_47_ce0;
    ffn_input_47_ce1 <= ap_const_logic_0;
    ffn_input_47_d0 <= ap_const_lv32_0;
    ffn_input_47_d1 <= ap_const_lv32_0;
    ffn_input_47_we0 <= ap_const_logic_0;
    ffn_input_47_we1 <= ap_const_logic_0;
    ffn_input_48_address0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_48_address0;
    ffn_input_48_address1 <= ap_const_lv7_0;
    ffn_input_48_ce0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_48_ce0;
    ffn_input_48_ce1 <= ap_const_logic_0;
    ffn_input_48_d0 <= ap_const_lv32_0;
    ffn_input_48_d1 <= ap_const_lv32_0;
    ffn_input_48_we0 <= ap_const_logic_0;
    ffn_input_48_we1 <= ap_const_logic_0;
    ffn_input_49_address0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_49_address0;
    ffn_input_49_address1 <= ap_const_lv7_0;
    ffn_input_49_ce0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_49_ce0;
    ffn_input_49_ce1 <= ap_const_logic_0;
    ffn_input_49_d0 <= ap_const_lv32_0;
    ffn_input_49_d1 <= ap_const_lv32_0;
    ffn_input_49_we0 <= ap_const_logic_0;
    ffn_input_49_we1 <= ap_const_logic_0;
    ffn_input_50_address0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_50_address0;
    ffn_input_50_address1 <= ap_const_lv7_0;
    ffn_input_50_ce0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_50_ce0;
    ffn_input_50_ce1 <= ap_const_logic_0;
    ffn_input_50_d0 <= ap_const_lv32_0;
    ffn_input_50_d1 <= ap_const_lv32_0;
    ffn_input_50_we0 <= ap_const_logic_0;
    ffn_input_50_we1 <= ap_const_logic_0;
    ffn_input_address0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_address0;
    ffn_input_address1 <= ap_const_lv7_0;
    ffn_input_ce0 <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_ffn_input_ce0;
    ffn_input_ce1 <= ap_const_logic_0;
    ffn_input_d0 <= ap_const_lv32_0;
    ffn_input_d1 <= ap_const_lv32_0;
    ffn_input_we0 <= ap_const_logic_0;
    ffn_input_we1 <= ap_const_logic_0;
    m_axi_gmem2_0_ARADDR <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARADDR;
    m_axi_gmem2_0_ARBURST <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARBURST;
    m_axi_gmem2_0_ARCACHE <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARCACHE;
    m_axi_gmem2_0_ARID <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARID;
    m_axi_gmem2_0_ARLEN <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARLEN;
    m_axi_gmem2_0_ARLOCK <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARLOCK;
    m_axi_gmem2_0_ARPROT <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARPROT;
    m_axi_gmem2_0_ARQOS <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARQOS;
    m_axi_gmem2_0_ARREGION <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARREGION;
    m_axi_gmem2_0_ARSIZE <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARSIZE;
    m_axi_gmem2_0_ARUSER <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARUSER;
    m_axi_gmem2_0_ARVALID <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_ARVALID;
    m_axi_gmem2_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem2_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_0_AWID <= ap_const_lv1_0;
    m_axi_gmem2_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem2_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem2_0_BREADY <= ap_const_logic_0;
    m_axi_gmem2_0_RREADY <= FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0_m_axi_gmem2_0_RREADY;
    m_axi_gmem2_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem2_0_WID <= ap_const_lv1_0;
    m_axi_gmem2_0_WLAST <= ap_const_logic_0;
    m_axi_gmem2_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem2_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_WVALID <= ap_const_logic_0;
    norm_output_35_address0 <= ap_const_lv6_0;
    norm_output_35_address1 <= pull_tensor1d_U0_norm_output_35_address1;
    norm_output_35_ce0 <= ap_const_logic_0;
    norm_output_35_ce1 <= pull_tensor1d_U0_norm_output_35_ce1;
    norm_output_35_d0 <= ap_const_lv32_0;
    norm_output_35_d1 <= pull_tensor1d_U0_norm_output_35_d1;
    norm_output_35_we0 <= ap_const_logic_0;
    norm_output_35_we1 <= pull_tensor1d_U0_norm_output_35_we1;
    norm_output_36_address0 <= ap_const_lv6_0;
    norm_output_36_address1 <= pull_tensor1d_U0_norm_output_36_address1;
    norm_output_36_ce0 <= ap_const_logic_0;
    norm_output_36_ce1 <= pull_tensor1d_U0_norm_output_36_ce1;
    norm_output_36_d0 <= ap_const_lv32_0;
    norm_output_36_d1 <= pull_tensor1d_U0_norm_output_36_d1;
    norm_output_36_we0 <= ap_const_logic_0;
    norm_output_36_we1 <= pull_tensor1d_U0_norm_output_36_we1;
    norm_output_37_address0 <= ap_const_lv6_0;
    norm_output_37_address1 <= pull_tensor1d_U0_norm_output_37_address1;
    norm_output_37_ce0 <= ap_const_logic_0;
    norm_output_37_ce1 <= pull_tensor1d_U0_norm_output_37_ce1;
    norm_output_37_d0 <= ap_const_lv32_0;
    norm_output_37_d1 <= pull_tensor1d_U0_norm_output_37_d1;
    norm_output_37_we0 <= ap_const_logic_0;
    norm_output_37_we1 <= pull_tensor1d_U0_norm_output_37_we1;
    norm_output_38_address0 <= ap_const_lv6_0;
    norm_output_38_address1 <= pull_tensor1d_U0_norm_output_38_address1;
    norm_output_38_ce0 <= ap_const_logic_0;
    norm_output_38_ce1 <= pull_tensor1d_U0_norm_output_38_ce1;
    norm_output_38_d0 <= ap_const_lv32_0;
    norm_output_38_d1 <= pull_tensor1d_U0_norm_output_38_d1;
    norm_output_38_we0 <= ap_const_logic_0;
    norm_output_38_we1 <= pull_tensor1d_U0_norm_output_38_we1;
    norm_output_39_address0 <= ap_const_lv6_0;
    norm_output_39_address1 <= pull_tensor1d_U0_norm_output_39_address1;
    norm_output_39_ce0 <= ap_const_logic_0;
    norm_output_39_ce1 <= pull_tensor1d_U0_norm_output_39_ce1;
    norm_output_39_d0 <= ap_const_lv32_0;
    norm_output_39_d1 <= pull_tensor1d_U0_norm_output_39_d1;
    norm_output_39_we0 <= ap_const_logic_0;
    norm_output_39_we1 <= pull_tensor1d_U0_norm_output_39_we1;
    norm_output_40_address0 <= ap_const_lv6_0;
    norm_output_40_address1 <= pull_tensor1d_U0_norm_output_40_address1;
    norm_output_40_ce0 <= ap_const_logic_0;
    norm_output_40_ce1 <= pull_tensor1d_U0_norm_output_40_ce1;
    norm_output_40_d0 <= ap_const_lv32_0;
    norm_output_40_d1 <= pull_tensor1d_U0_norm_output_40_d1;
    norm_output_40_we0 <= ap_const_logic_0;
    norm_output_40_we1 <= pull_tensor1d_U0_norm_output_40_we1;
    norm_output_41_address0 <= ap_const_lv6_0;
    norm_output_41_address1 <= pull_tensor1d_U0_norm_output_41_address1;
    norm_output_41_ce0 <= ap_const_logic_0;
    norm_output_41_ce1 <= pull_tensor1d_U0_norm_output_41_ce1;
    norm_output_41_d0 <= ap_const_lv32_0;
    norm_output_41_d1 <= pull_tensor1d_U0_norm_output_41_d1;
    norm_output_41_we0 <= ap_const_logic_0;
    norm_output_41_we1 <= pull_tensor1d_U0_norm_output_41_we1;
    norm_output_42_address0 <= ap_const_lv6_0;
    norm_output_42_address1 <= pull_tensor1d_U0_norm_output_42_address1;
    norm_output_42_ce0 <= ap_const_logic_0;
    norm_output_42_ce1 <= pull_tensor1d_U0_norm_output_42_ce1;
    norm_output_42_d0 <= ap_const_lv32_0;
    norm_output_42_d1 <= pull_tensor1d_U0_norm_output_42_d1;
    norm_output_42_we0 <= ap_const_logic_0;
    norm_output_42_we1 <= pull_tensor1d_U0_norm_output_42_we1;
    norm_output_43_address0 <= ap_const_lv6_0;
    norm_output_43_address1 <= pull_tensor1d_U0_norm_output_43_address1;
    norm_output_43_ce0 <= ap_const_logic_0;
    norm_output_43_ce1 <= pull_tensor1d_U0_norm_output_43_ce1;
    norm_output_43_d0 <= ap_const_lv32_0;
    norm_output_43_d1 <= pull_tensor1d_U0_norm_output_43_d1;
    norm_output_43_we0 <= ap_const_logic_0;
    norm_output_43_we1 <= pull_tensor1d_U0_norm_output_43_we1;
    norm_output_address0 <= ap_const_lv6_0;
    norm_output_address1 <= pull_tensor1d_U0_norm_output_address1;
    norm_output_ce0 <= ap_const_logic_0;
    norm_output_ce1 <= pull_tensor1d_U0_norm_output_ce1;
    norm_output_d0 <= ap_const_lv32_0;
    norm_output_d1 <= pull_tensor1d_U0_norm_output_d1;
    norm_output_we0 <= ap_const_logic_0;
    norm_output_we1 <= pull_tensor1d_U0_norm_output_we1;
    p_ZZ11llama_layerE11norm_output_10_address0 <= ap_const_lv6_0;
    p_ZZ11llama_layerE11norm_output_10_address1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_address1;
    p_ZZ11llama_layerE11norm_output_10_ce0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_10_ce1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_ce1;
    p_ZZ11llama_layerE11norm_output_10_d0 <= ap_const_lv32_0;
    p_ZZ11llama_layerE11norm_output_10_d1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_d1;
    p_ZZ11llama_layerE11norm_output_10_we0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_10_we1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_10_we1;
    p_ZZ11llama_layerE11norm_output_11_address0 <= ap_const_lv6_0;
    p_ZZ11llama_layerE11norm_output_11_address1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_address1;
    p_ZZ11llama_layerE11norm_output_11_ce0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_11_ce1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_ce1;
    p_ZZ11llama_layerE11norm_output_11_d0 <= ap_const_lv32_0;
    p_ZZ11llama_layerE11norm_output_11_d1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_d1;
    p_ZZ11llama_layerE11norm_output_11_we0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_11_we1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_11_we1;
    p_ZZ11llama_layerE11norm_output_12_address0 <= ap_const_lv6_0;
    p_ZZ11llama_layerE11norm_output_12_address1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_address1;
    p_ZZ11llama_layerE11norm_output_12_ce0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_12_ce1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_ce1;
    p_ZZ11llama_layerE11norm_output_12_d0 <= ap_const_lv32_0;
    p_ZZ11llama_layerE11norm_output_12_d1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_d1;
    p_ZZ11llama_layerE11norm_output_12_we0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_12_we1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_12_we1;
    p_ZZ11llama_layerE11norm_output_13_address0 <= ap_const_lv6_0;
    p_ZZ11llama_layerE11norm_output_13_address1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_address1;
    p_ZZ11llama_layerE11norm_output_13_ce0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_13_ce1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_ce1;
    p_ZZ11llama_layerE11norm_output_13_d0 <= ap_const_lv32_0;
    p_ZZ11llama_layerE11norm_output_13_d1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_d1;
    p_ZZ11llama_layerE11norm_output_13_we0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_13_we1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_13_we1;
    p_ZZ11llama_layerE11norm_output_14_address0 <= ap_const_lv6_0;
    p_ZZ11llama_layerE11norm_output_14_address1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_address1;
    p_ZZ11llama_layerE11norm_output_14_ce0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_14_ce1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_ce1;
    p_ZZ11llama_layerE11norm_output_14_d0 <= ap_const_lv32_0;
    p_ZZ11llama_layerE11norm_output_14_d1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_d1;
    p_ZZ11llama_layerE11norm_output_14_we0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_14_we1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_14_we1;
    p_ZZ11llama_layerE11norm_output_15_address0 <= ap_const_lv6_0;
    p_ZZ11llama_layerE11norm_output_15_address1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_address1;
    p_ZZ11llama_layerE11norm_output_15_ce0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_15_ce1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_ce1;
    p_ZZ11llama_layerE11norm_output_15_d0 <= ap_const_lv32_0;
    p_ZZ11llama_layerE11norm_output_15_d1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_d1;
    p_ZZ11llama_layerE11norm_output_15_we0 <= ap_const_logic_0;
    p_ZZ11llama_layerE11norm_output_15_we1 <= pull_tensor1d_U0_p_ZZ11llama_layerE11norm_output_15_we1;
    pull_tensor1d_U0_ap_continue <= ap_continue;
    pull_tensor1d_U0_ap_start <= start_for_pull_tensor1d_U0_empty_n;
    start_for_pull_tensor1d_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
