irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define GATE -f file_list.f -debug -v ~iclabta01/umc018/Verilog/umc18_neg.v  -incdir /usr/synthesis/dw/sim_ver/ -nontcglitch
