
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Sat Aug 09 17:12:40 2014
# Target Board:  Xilinx Virtex 5 ML505 Evaluation Platform Rev 1
# Family:    virtex5
# Device:    xc5vlx50t
# Package:   ff1136
# Speed Grade:  -1
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 125.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CE_pin = fpga_0_DDR2_SDRAM_DDR2_CE_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_ODT_pin = fpga_0_DDR2_SDRAM_DDR2_ODT_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_WE_n_pin = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Addr_pin = fpga_0_DDR2_SDRAM_DDR2_Addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQ_pin = fpga_0_DDR2_SDRAM_DDR2_DQ_pin, DIR = IO, VEC = [63:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DM_pin = fpga_0_DDR2_SDRAM_DDR2_DM_pin, DIR = O, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_SRAM_Mem_A_pin = fpga_0_SRAM_Mem_A_pin_vslice_7_30_concat, DIR = O, VEC = [7:30]
 PORT fpga_0_SRAM_Mem_CEN_pin = fpga_0_SRAM_Mem_CEN_pin, DIR = O
 PORT fpga_0_SRAM_Mem_OEN_pin = fpga_0_SRAM_Mem_OEN_pin, DIR = O
 PORT fpga_0_SRAM_Mem_WEN_pin = fpga_0_SRAM_Mem_WEN_pin, DIR = O
 PORT fpga_0_SRAM_Mem_BEN_pin = fpga_0_SRAM_Mem_BEN_pin, DIR = O, VEC = [0:3]
 PORT fpga_0_SRAM_Mem_ADV_LDN_pin = fpga_0_SRAM_Mem_ADV_LDN_pin, DIR = O
 PORT fpga_0_SRAM_Mem_DQ_pin = fpga_0_SRAM_Mem_DQ_pin, DIR = IO, VEC = [0:31]
 PORT fpga_0_SRAM_ZBT_CLK_OUT_pin = SRAM_CLK_OUT_s, DIR = O
 PORT fpga_0_SRAM_ZBT_CLK_FB_pin = SRAM_CLK_FB_s, DIR = I, SIGIS = CLK, CLK_FREQ = 125000000
 PORT fpga_0_PCIe_Bridge_RXN_pin = fpga_0_PCIe_Bridge_RXN_pin, DIR = I
 PORT fpga_0_PCIe_Bridge_RXP_pin = fpga_0_PCIe_Bridge_RXP_pin, DIR = I
 PORT fpga_0_PCIe_Bridge_TXN_pin = fpga_0_PCIe_Bridge_TXN_pin, DIR = O
 PORT fpga_0_PCIe_Bridge_TXP_pin = fpga_0_PCIe_Bridge_TXP_pin, DIR = O
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT fpga_0_PCIe_Diff_Clk_IBUF_DS_P_pin = PCIe_Diff_Clk, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK
 PORT fpga_0_PCIe_Diff_Clk_IBUF_DS_N_pin = PCIe_Diff_Clk, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_USE_BARREL = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_CACHE_BYTE_SIZE = 2048
 PARAMETER C_DCACHE_BYTE_SIZE = 2048
 PARAMETER C_FSL_LINKS = 0
 PARAMETER C_USE_HW_MUL = 0
 PARAMETER C_USE_MSR_INSTR = 0
 PARAMETER C_USE_PCMP_INSTR = 0
 PARAMETER C_USE_REORDER_INSTR = 0
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = microblaze_0_Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_125_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_125_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_125_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00000fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00000fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR2_SDRAM
 PARAMETER C_NUM_PORTS = 1
 PARAMETER C_NUM_IDELAYCTRL = 3
 PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y5-IDELAYCTRL_X0Y1-IDELAYCTRL_X0Y0
 PARAMETER C_MEM_PARTNO = mt4htf3264h-53e
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_MEM_CLK_WIDTH = 2
 PARAMETER C_MEM_ODT_WIDTH = 2
 PARAMETER C_MEM_CE_WIDTH = 2
 PARAMETER C_MEM_CS_N_WIDTH = 2
 PARAMETER C_MEM_DATA_WIDTH = 64
 PARAMETER C_DDR2_DQSN_ENABLE = 1
 PARAMETER C_PIM0_BASETYPE = 2
 PARAMETER HW_VER = 6.06.a
 PARAMETER C_MPMC_BASEADDR = 0xc0000000
 PARAMETER C_MPMC_HIGHADDR = 0xcfffffff
 BUS_INTERFACE SPLB0 = mb_plb
 PORT MPMC_Clk0 = clk_125_0000MHzPLL0
 PORT MPMC_Clk0_DIV2 = clk_62_5000MHzPLL0
 PORT MPMC_Clk90 = clk_125_0000MHz90PLL0
 PORT MPMC_Clk_200MHz = clk_200_0000MHz
 PORT MPMC_Rst = sys_periph_reset
 PORT DDR2_Clk = fpga_0_DDR2_SDRAM_DDR2_Clk_pin
 PORT DDR2_Clk_n = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin
 PORT DDR2_CE = fpga_0_DDR2_SDRAM_DDR2_CE_pin
 PORT DDR2_CS_n = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin
 PORT DDR2_ODT = fpga_0_DDR2_SDRAM_DDR2_ODT_pin
 PORT DDR2_RAS_n = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
 PORT DDR2_CAS_n = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
 PORT DDR2_WE_n = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
 PORT DDR2_BankAddr = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin
 PORT DDR2_Addr = fpga_0_DDR2_SDRAM_DDR2_Addr_pin
 PORT DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ_pin
 PORT DDR2_DM = fpga_0_DDR2_SDRAM_DDR2_DM_pin
 PORT DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS_pin
 PORT DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin
END

BEGIN xps_mch_emc
 PARAMETER INSTANCE = SRAM
 PARAMETER C_NUM_BANKS_MEM = 1
 PARAMETER C_NUM_CHANNELS = 0
 PARAMETER C_MEM0_WIDTH = 32
 PARAMETER C_MAX_MEM_WIDTH = 32
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 0
 PARAMETER C_SYNCH_MEM_0 = 1
 PARAMETER C_TCEDV_PS_MEM_0 = 0
 PARAMETER C_TAVDV_PS_MEM_0 = 0
 PARAMETER C_THZCE_PS_MEM_0 = 0
 PARAMETER C_THZOE_PS_MEM_0 = 0
 PARAMETER C_TWC_PS_MEM_0 = 0
 PARAMETER C_TWP_PS_MEM_0 = 0
 PARAMETER C_TLZWE_PS_MEM_0 = 0
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_MEM0_BASEADDR = 0x9af00000
 PARAMETER C_MEM0_HIGHADDR = 0x9affffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RdClk = clk_125_0000MHzPLL0
 PORT Mem_A = 0b0000000 & fpga_0_SRAM_Mem_A_pin_vslice_7_30_concat & 0b0
 PORT Mem_CEN = fpga_0_SRAM_Mem_CEN_pin
 PORT Mem_OEN = fpga_0_SRAM_Mem_OEN_pin
 PORT Mem_WEN = fpga_0_SRAM_Mem_WEN_pin
 PORT Mem_BEN = fpga_0_SRAM_Mem_BEN_pin
 PORT Mem_ADV_LDN = fpga_0_SRAM_Mem_ADV_LDN_pin
 PORT Mem_DQ = fpga_0_SRAM_Mem_DQ_pin
END

BEGIN plbv46_pcie
 PARAMETER INSTANCE = PCIe_Bridge
 PARAMETER C_IPIFBAR_NUM = 2
 PARAMETER C_PCIBAR_NUM = 1
 PARAMETER C_DEVICE_ID = 0x0505
 PARAMETER C_VENDOR_ID = 0x10EE
 PARAMETER C_CLASS_CODE = 0x058000
 PARAMETER C_REV_ID = 0x00
 PARAMETER C_SUBSYSTEM_ID = 0x0000
 PARAMETER C_SUBSYSTEM_VENDOR_ID = 0x0000
 PARAMETER C_COMP_TIMEOUT = 1
 PARAMETER C_IPIFBAR2PCIBAR_0 = 0x00000000
 PARAMETER C_IPIFBAR2PCIBAR_1 = 0x00000000
 PARAMETER C_PCIBAR2IPIFBAR_0 = 0xc0000000
 PARAMETER C_PCIBAR2IPIFBAR_1 = 0x00000000
 PARAMETER C_PCIBAR_LEN_0 = 28
 PARAMETER C_PCIBAR_LEN_1 = 28
 PARAMETER C_BOARD = ml505
 PARAMETER HW_VER = 4.07.a
 PARAMETER C_BASEADDR = 0x85c00000
 PARAMETER C_HIGHADDR = 0x85c0ffff
 PARAMETER C_IPIFBAR_0 = 0xE0000000
 PARAMETER C_IPIFBAR_HIGHADDR_0 = 0xFFFFFFFF
 PARAMETER C_IPIFBAR_1 = 0xb0000000
 PARAMETER C_IPIFBAR_HIGHADDR_1 = 0xbfffffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MPLB = mb_plb
 PORT REFCLK = PCIe_Diff_Clk
 PORT RXN = fpga_0_PCIe_Bridge_RXN_pin
 PORT RXP = fpga_0_PCIe_Bridge_RXP_pin
 PORT TXN = fpga_0_PCIe_Bridge_TXN_pin
 PORT TXP = fpga_0_PCIe_Bridge_TXP_pin
 PORT IP2INTC_Irpt = PCIe_Bridge_IP2INTC_Irpt
 PORT MSI_request = net_gnd
END

BEGIN xps_central_dma
 PARAMETER INSTANCE = xps_central_dma_1
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x80200000
 PARAMETER C_HIGHADDR = 0x8020ffff
 BUS_INTERFACE MPLB = mb_plb
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_central_dma_1_IP2INTC_Irpt
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 125000000
 PARAMETER C_CLKOUT0_PHASE = 90
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 125000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = NONE
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 62500000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = PLL0
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_CLKFBIN_FREQ = 125000000
 PARAMETER C_CLKFBOUT_FREQ = 125000000
 PARAMETER C_CLKFBOUT_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_125_0000MHz90PLL0
 PORT CLKOUT1 = clk_125_0000MHzPLL0
 PORT CLKOUT2 = clk_200_0000MHz
 PORT CLKOUT3 = clk_62_5000MHzPLL0
 PORT CLKFBIN = SRAM_CLK_FB_s
 PORT CLKFBOUT = SRAM_CLK_OUT_s
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_125_0000MHzPLL0
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
 PORT Peripheral_aresetn = proc_sys_reset_0_Peripheral_aresetn
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = PCIe_Bridge_IP2INTC_Irpt & xps_central_dma_1_IP2INTC_Irpt
 PORT Irq = microblaze_0_Interrupt
END

BEGIN nfa_accept_samples_generic_hw_top
 PARAMETER INSTANCE = nfa_accept_samples_generic_hw_top_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_SPLB_SLV0_BASEADDR = 0xD0000000
 PARAMETER C_SPLB_SLV0_HIGHADDR = 0xD00000FF
 BUS_INTERFACE indices = ac0_plb
 BUS_INTERFACE nfa_finals_buckets = ac0_plb
 BUS_INTERFACE nfa_forward_buckets = ac0_plb
 BUS_INTERFACE nfa_initials_buckets = ac0_plb
 BUS_INTERFACE sample_buffer = ac0_plb
 BUS_INTERFACE SPLB_SLV0 = mb_plb
 PORT aclk = clk_125_0000MHzPLL0
 PORT aresetn = proc_sys_reset_0_Peripheral_aresetn
END

BEGIN nfa_accept_samples_generic_hw_top
 PARAMETER INSTANCE = nfa_accept_samples_generic_hw_top_1
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_SPLB_SLV0_BASEADDR = 0xD1000000
 PARAMETER C_SPLB_SLV0_HIGHADDR = 0xD10000FF
 BUS_INTERFACE indices = ac0_plb
 BUS_INTERFACE nfa_finals_buckets = ac0_plb
 BUS_INTERFACE nfa_forward_buckets = ac0_plb
 BUS_INTERFACE nfa_initials_buckets = ac0_plb
 BUS_INTERFACE sample_buffer = ac0_plb
 BUS_INTERFACE SPLB_SLV0 = mb_plb
 PORT aclk = clk_125_0000MHzPLL0
 PORT aresetn = proc_sys_reset_0_Peripheral_aresetn
END

BEGIN nfa_accept_samples_generic_hw_top
 PARAMETER INSTANCE = nfa_accept_samples_generic_hw_top_2
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_SPLB_SLV0_BASEADDR = 0xD2000000
 PARAMETER C_SPLB_SLV0_HIGHADDR = 0xD20000FF
 BUS_INTERFACE indices = ac0_plb
 BUS_INTERFACE nfa_finals_buckets = ac0_plb
 BUS_INTERFACE nfa_forward_buckets = ac0_plb
 BUS_INTERFACE nfa_initials_buckets = ac0_plb
 BUS_INTERFACE sample_buffer = ac0_plb
 BUS_INTERFACE SPLB_SLV0 = mb_plb
 PORT aclk = clk_125_0000MHzPLL0
 PORT aresetn = proc_sys_reset_0_Peripheral_aresetn
END

BEGIN nfa_accept_samples_generic_hw_top
 PARAMETER INSTANCE = nfa_accept_samples_generic_hw_top_3
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_SPLB_SLV0_BASEADDR = 0xD3000000
 PARAMETER C_SPLB_SLV0_HIGHADDR = 0xD30000FF
 BUS_INTERFACE indices = ac1_plb
 BUS_INTERFACE nfa_finals_buckets = ac1_plb
 BUS_INTERFACE nfa_forward_buckets = ac1_plb
 BUS_INTERFACE nfa_initials_buckets = ac1_plb
 BUS_INTERFACE sample_buffer = ac1_plb
 BUS_INTERFACE SPLB_SLV0 = mb_plb
 PORT aclk = clk_125_0000MHzPLL0
 PORT aresetn = proc_sys_reset_0_Peripheral_aresetn
END

BEGIN nfa_accept_samples_generic_hw_top
 PARAMETER INSTANCE = nfa_accept_samples_generic_hw_top_4
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_SPLB_SLV0_BASEADDR = 0xD4000000
 PARAMETER C_SPLB_SLV0_HIGHADDR = 0xD40000FF
 BUS_INTERFACE indices = ac1_plb
 BUS_INTERFACE nfa_finals_buckets = ac1_plb
 BUS_INTERFACE nfa_forward_buckets = ac1_plb
 BUS_INTERFACE nfa_initials_buckets = ac1_plb
 BUS_INTERFACE sample_buffer = ac1_plb
 BUS_INTERFACE SPLB_SLV0 = mb_plb
 PORT aclk = clk_125_0000MHzPLL0
 PORT aresetn = proc_sys_reset_0_Peripheral_aresetn
END

BEGIN plb_v46
 PARAMETER INSTANCE = ac0_plb
 PARAMETER HW_VER = 1.05.a
END

BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = ac0_mb_bridge
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BRIDGE_BASEADDR = 0x00000000
 PARAMETER C_BRIDGE_HIGHADDR = 0xFFFFFFFF
 PARAMETER C_RNG0_BASEADDR = 0x00000000
 PARAMETER C_RNG0_HIGHADDR = 0xFFFFFFFF
 BUS_INTERFACE MPLB = mb_plb
 BUS_INTERFACE SPLB = ac0_plb
END

BEGIN plb_v46
 PARAMETER INSTANCE = ac1_plb
 PARAMETER HW_VER = 1.05.a
END

BEGIN plbv46_plbv46_bridge
 PARAMETER INSTANCE = ac1_mb_bridge
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BRIDGE_BASEADDR = 0x00000000
 PARAMETER C_BRIDGE_HIGHADDR = 0xFFFFFFFF
 PARAMETER C_RNG0_BASEADDR = 0x00000000
 PARAMETER C_RNG0_HIGHADDR = 0xFFFFFFFF
 BUS_INTERFACE MPLB = mb_plb
 BUS_INTERFACE SPLB = ac1_plb
END

BEGIN nfa_accept_samples_generic_hw_top
 PARAMETER INSTANCE = nfa_accept_samples_generic_hw_top_5
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_SPLB_SLV0_BASEADDR = 0xD5000000
 PARAMETER C_SPLB_SLV0_HIGHADDR = 0xD50000FF
 BUS_INTERFACE indices = ac1_plb
 BUS_INTERFACE nfa_finals_buckets = ac1_plb
 BUS_INTERFACE nfa_forward_buckets = ac1_plb
 BUS_INTERFACE nfa_initials_buckets = ac1_plb
 BUS_INTERFACE sample_buffer = ac1_plb
 BUS_INTERFACE SPLB_SLV0 = mb_plb
 PORT aclk = clk_125_0000MHzPLL0
 PORT aresetn = proc_sys_reset_0_Peripheral_aresetn
END

