Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 19 13:36:13 2023
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_control_sets -verbose -file key_beep_control_sets_placed.rpt
| Design       : key_beep
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               2 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+--------------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal         |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------+--------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG |                               |                          |                1 |              1 |
|  sys_clk_IBUF_BUFG | u_key_debounce/key_flag_reg_0 | u_key_debounce/sys_rst_n |                1 |              1 |
|  sys_clk_IBUF_BUFG | u_key_debounce/key_value_0    | u_key_debounce/sys_rst_n |                1 |              1 |
|  sys_clk_IBUF_BUFG |                               | u_key_debounce/sys_rst_n |                7 |             22 |
+--------------------+-------------------------------+--------------------------+------------------+----------------+


