// Seed: 506626676
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    output uwire id_3,
    output wor id_4
    , id_7,
    output tri1 id_5
);
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1
    , id_14,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    output supply1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input tri id_11,
    output wor id_12
);
  assign id_0 = id_9 < ~id_6;
  wire id_15 = 1'b0;
  tri1 id_16 = 1;
  id_17(
      .id_0(id_14), .id_1(1), .id_2(1), .id_3(id_14)
  ); module_0(
      id_0, id_11, id_3, id_5, id_1, id_5
  );
endmodule
