INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 05:21:00 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 oehb2/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mc_load0/Buffer_2/data_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.517ns (12.581%)  route 3.592ns (87.419%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 7.199 - 6.000 ) 
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=541, unset)          1.277     1.277    oehb2/clk
    SLICE_X16Y114        FDCE                                         r  oehb2/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y114        FDCE (Prop_fdce_C_Q)         0.259     1.536 f  oehb2/data_reg_reg[3]/Q
                         net (fo=3, routed)           0.670     2.206    tehb3/data_reg_reg[11]_0[3]
    SLICE_X14Y115        LUT5 (Prop_lut5_I2_O)        0.043     2.249 r  tehb3/end_valid_INST_0_i_19/O
                         net (fo=2, routed)           0.471     2.720    tehb3/end_valid_INST_0_i_19_n_0
    SLICE_X14Y113        LUT5 (Prop_lut5_I0_O)        0.043     2.763 r  tehb3/end_valid_INST_0_i_9/O
                         net (fo=19, routed)          0.525     3.288    tehb4/fifo/cmpi1_dataOutArray_0
    SLICE_X7Y114         LUT3 (Prop_lut3_I0_O)        0.043     3.331 r  tehb4/fifo/end_valid_INST_0_i_3/O
                         net (fo=7, routed)           0.380     3.710    control_merge2/fork_C1/generateBlocks[1].regblock/tehb4_dataOutArray_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.043     3.753 f  control_merge2/fork_C1/generateBlocks[1].regblock/q0_reg_i_36/O
                         net (fo=4, routed)           0.334     4.088    control_merge2/fork_C1/generateBlocks[1].regblock/full_reg_reg
    SLICE_X7Y112         LUT5 (Prop_lut5_I0_O)        0.043     4.131 f  control_merge2/fork_C1/generateBlocks[1].regblock/q0_reg_i_1/O
                         net (fo=54, routed)          0.561     4.692    mc_load0/Buffer_2/oehb_ready
    SLICE_X11Y109        LUT5 (Prop_lut5_I2_O)        0.043     4.735 r  mc_load0/Buffer_2/data_reg[31]_i_1__1/O
                         net (fo=32, routed)          0.652     5.386    mc_load0/Buffer_2/reg_en
    SLICE_X5Y117         FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=541, unset)          1.199     7.199    mc_load0/Buffer_2/clk
    SLICE_X5Y117         FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[16]/C
                         clock pessimism              0.085     7.284    
                         clock uncertainty           -0.035     7.249    
    SLICE_X5Y117         FDCE (Setup_fdce_C_CE)      -0.201     7.048    mc_load0/Buffer_2/data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                  1.661    




