("inverter_1_1_man_tb:/\tinverter_1_1_man_tb inverter_1 schematic" (("open" (nil hierarchy "/{inverter_1 inverter_1_1_man_tb schematic }:r"))) nil)("nand3:/\tnand3 proj2_nand schematic" (("open" (nil hierarchy "/{proj2_nand nand3 schematic }:a"))) nil)("NAND_3_1:/\tNAND_3_1 NAND_3_input schematic" (("open" (nil hierarchy "/{NAND_3_input NAND_3_1 schematic }:a"))) (((-2.66875 -2.0) (2.675 2.00625)) "a" "Schematics" 19))("inverter_1_1:/\tinverter_1_1 res_inverter_1 Enhamcement_NFET_inverter" (("open" (nil hierarchy "/{res_inverter_1 inverter_1_1 Enhamcement_NFET_inverter }:a"))) (((-0.16875 -1.10625) (2.69375 1.05)) "a" "Symbol" 17))("group7_enhancement:/\tgroup7_enhancement res_inverter_1 res_inverter" (("open" (nil hierarchy "/{res_inverter_1 group7_enhancement res_inverter }:a"))) (((0.14375 -1.5875) (3.01875 0.575)) "a" "Symbol" 13))("inverter_1_1_main:/\tinverter_1_1_main res_inverter_1 Enhamcement_NFET_inverter" (("open" (nil hierarchy "/{res_inverter_1 inverter_1_1_main Enhamcement_NFET_inverter }:a"))) (((-0.16875 -1.10625) (2.69375 1.05)) "a" "Symbol" 14))("NAND_3:/\tNAND_3 NAND_3_input schematic" (("open" (nil hierarchy "/{NAND_3_input NAND_3 schematic }:a"))) (((-2.66875 -2.0) (2.675 2.00625)) "a" "Schematics" 15))("NAND_3:/\tNAND_3 res_inverter_1 schematic" (("open" (nil hierarchy "/{res_inverter_1 NAND_3 schematic }:a"))) (((-2.66875 -2.0) (2.675 2.00625)) "a" "Schematics" 5))("res_inverter_1_1_man_tb:/\tres_inverter_1_1_man_tb res_inverter_1 schematic" (("open" (nil hierarchy "/{res_inverter_1 res_inverter_1_1_man_tb schematic }:a"))) (((-9.0625 -1.6875) (4.1625 8.6125)) "a" "Schematics" 3))("inverter_1_1_man_tb:/\tinverter_1_1_man_tb res_inverter_1 schematic" (("open" (nil hierarchy "/{res_inverter_1 inverter_1_1_man_tb schematic }:a"))) (((-5.225 -1.34375) (1.3625 3.7875)) "a" "Schematics" 15))("group7_enhancement:/\tgroup7_enhancement res_inverter_short symbol" (("open" (nil hierarchy "/{res_inverter_short group7_enhancement symbol }:a"))) (((-4.525 -5.1125) (6.925 3.8375)) "a" "Symbol" 18))