$date
	Tue Aug 19 03:09:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$var reg 11 % stream [10:0] $end
$var integer 32 & cycle [31:0] $end
$var integer 32 ' i [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var wire 1 ! y $end
$var parameter 2 ( S0 $end
$var parameter 2 ) S1 $end
$var parameter 2 * S2 $end
$var parameter 2 + S3 $end
$var reg 2 , next_state [1:0] $end
$var reg 2 - state [1:0] $end
$var reg 1 . y_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 +
b10 *
b1 )
b0 (
$end
#0
$dumpvars
0.
bx -
b0 ,
bx '
b0 &
bx %
1$
0#
0"
0!
$end
#5000
b0 -
b1 &
1"
#10000
0"
#15000
b10 &
1"
#20000
0"
#25000
b11 &
1"
#30000
0"
#35000
0$
b100 &
1"
#40000
0"
#45000
b101 &
b0 '
b11011011101 %
1"
#50000
0"
#55000
b1 ,
1#
b110 &
1"
#56000
b1 '
#60000
0"
#65000
b10 ,
b1 -
b111 &
1"
#66000
b10 '
#70000
0"
#75000
b10 -
b11 ,
b1000 &
0#
1"
#76000
b11 '
#80000
0"
#85000
1!
1.
b11 -
b1 ,
b1001 &
1#
1"
#86000
b100 '
#90000
0"
#95000
b10 ,
0!
0.
b1 -
b1010 &
1"
#96000
b101 '
#100000
0"
#105000
b10 -
b11 ,
b1011 &
0#
1"
#106000
b110 '
#110000
0"
#115000
1!
1.
b11 -
b1 ,
b1100 &
1#
1"
#116000
b111 '
#120000
0"
#125000
b10 ,
0!
0.
b1 -
b1101 &
1"
#126000
b1000 '
#130000
0"
#135000
b10 -
b1110 &
1"
#136000
b1001 '
#140000
0"
#145000
b11 ,
b1111 &
0#
1"
#146000
b1010 '
#150000
0"
#155000
1!
1.
b11 -
b1 ,
b10000 &
1#
1"
#156000
b1011 '
#160000
0"
#165000
b1 -
0!
0.
b0 ,
b10001 &
0#
1"
#170000
0"
#175000
b0 -
b10010 &
1"
