# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --assert --clk cfg_dev_aclk -O3 -Wno-MODDUP ../hw/ip_repo/aquila/hdl/core_rtl/alu.v ../hw/ip_repo/aquila/hdl/core_rtl/aquila_top.v ../hw/ip_repo/aquila/hdl/core_rtl/atomic_unit.v ../hw/ip_repo/aquila/hdl/core_rtl/axiluart.v ../hw/ip_repo/aquila/hdl/core_rtl/bcu.v ../hw/ip_repo/aquila/hdl/core_rtl/bpu.v ../hw/ip_repo/aquila/hdl/core_rtl/clint.v ../hw/ip_repo/aquila/hdl/core_rtl/core2wishbone_if.v ../hw/ip_repo/aquila/hdl/core_rtl/core2wishboneuart_if.v ../hw/ip_repo/aquila/hdl/core_rtl/core_top.v ../hw/ip_repo/aquila/hdl/core_rtl/csr_file.v ../hw/ip_repo/aquila/hdl/core_rtl/dcache.v ../hw/ip_repo/aquila/hdl/core_rtl/decode.v ../hw/ip_repo/aquila/hdl/core_rtl/distri_ram.v ../hw/ip_repo/aquila/hdl/core_rtl/execute.v ../hw/ip_repo/aquila/hdl/core_rtl/fetch.v ../hw/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v ../hw/ip_repo/aquila/hdl/core_rtl/icache.v ../hw/ip_repo/aquila/hdl/core_rtl/llsdspi.v ../hw/ip_repo/aquila/hdl/core_rtl/memory.v ../hw/ip_repo/aquila/hdl/core_rtl/muldiv.v ../hw/ip_repo/aquila/hdl/core_rtl/pipeline_control.v ../hw/ip_repo/aquila/hdl/core_rtl/program_counter.v ../hw/ip_repo/aquila/hdl/core_rtl/reg_file.v ../hw/ip_repo/aquila/hdl/core_rtl/rxuartlite.v ../hw/ip_repo/aquila/hdl/core_rtl/rxuart.v ../hw/ip_repo/aquila/hdl/core_rtl/sdspi.v ../hw/ip_repo/aquila/hdl/core_rtl/skidbuffer.v ../hw/ip_repo/aquila/hdl/core_rtl/spicmd.v ../hw/ip_repo/aquila/hdl/core_rtl/spirxdata.v ../hw/ip_repo/aquila/hdl/core_rtl/spitxdata.v ../hw/ip_repo/aquila/hdl/core_rtl/sram_dp.v ../hw/ip_repo/aquila/hdl/core_rtl/sram.v ../hw/ip_repo/aquila/hdl/core_rtl/txuartlite.v ../hw/ip_repo/aquila/hdl/core_rtl/txuart.v ../hw/ip_repo/aquila/hdl/core_rtl/ufifo.v ../hw/ip_repo/aquila/hdl/core_rtl/wbuart.v ../hw/ip_repo/aquila/hdl/core_rtl/writeback.v ./vsrc/aquila_testharness.sv ./vsrc/dp_ram.sv ./vsrc/intc.v ./vsrc/mock_uart.sv ./vsrc/aquila_testharness.sv ./vsrc/dp_ram.sv ./vsrc/mock_uart.sv -I../hw/ip_repo/aquila/hdl/core_rtl --unroll-count 999999 -Wno-lint -Wno-style -Wno-fatal -Mdir core_obj_dir -CFLAGS -std=c++14 -I -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -LDFLAGS -lpthread --top-module aquila_testharness --trace-fst --trace-max-array 3000 --trace-max-width 2560 --exe csrc/aquila_core_tb.cpp csrc/sim_mem.cpp csrc/sdspisim.cpp csrc/uartsim.cpp"
S      4970 33129928  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/alu.v"
S      7337 33129915  1753430678    55895473  1752754027           0 "../hw/ip_repo/aquila/hdl/core_rtl/aquila_config.vh"
S     14892 33129926  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/aquila_top.v"
S      9680 33129906  1753430678    54895463  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/atomic_unit.v"
S     26862 33120501  1753430985   496886009  1753430908   722899700 "../hw/ip_repo/aquila/hdl/core_rtl/axiluart.v"
S      3931 33129904  1753430678    54895463  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/bcu.v"
S      8097 33129924  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/bpu.v"
S      4844 33129905  1753430678    54895463  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/clint.v"
S      5288 33129933  1753430678    56895483  1753255599   639880852 "../hw/ip_repo/aquila/hdl/core_rtl/core2wishbone_if.v"
S      5292 33129502  1753431454   195081556  1753369315   178438837 "../hw/ip_repo/aquila/hdl/core_rtl/core2wishboneuart_if.v"
S     33283 33129920  1753430678    56895483  1752753995           0 "../hw/ip_repo/aquila/hdl/core_rtl/core_top.v"
S     42129 33129912  1753430678    55895473  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/csr_file.v"
S     30972 33129914  1753430678    55895473  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/dcache.v"
S     29714 33129911  1753430678    55895473  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/decode.v"
S      3405 33129925  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/distri_ram.v"
S     12779 33129907  1753430678    54895463  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/execute.v"
S      6353 33129916  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/fetch.v"
S      6601 33129909  1753430678    55895473  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v"
S     18467 33129908  1753430678    55895473  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/icache.v"
S     12102 33129922  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/llsdspi.v"
S     10847 33129927  1753430678    56895483  1752753959           0 "../hw/ip_repo/aquila/hdl/core_rtl/memory.v"
S     10985 33129913  1753430678    55895473  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/muldiv.v"
S      4766 33129917  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/pipeline_control.v"
S      6418 33129921  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/program_counter.v"
S      5814 33129923  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/reg_file.v"
S     16940 33133392  1753430985   496886009  1753430908   722899700 "../hw/ip_repo/aquila/hdl/core_rtl/rxuart.v"
S     22413 33133393  1753430985   496886009  1753430908   722899700 "../hw/ip_repo/aquila/hdl/core_rtl/rxuartlite.v"
S     26698 33129929  1753430678    56895483  1753252520   735287099 "../hw/ip_repo/aquila/hdl/core_rtl/sdspi.v"
S      8613 33133396  1753430985   497886011  1753430908   723899698 "../hw/ip_repo/aquila/hdl/core_rtl/skidbuffer.v"
S     12116 33129930  1753430678    56895483  1753254209   205181182 "../hw/ip_repo/aquila/hdl/core_rtl/spicmd.v"
S     15026 33129931  1753430678    56895483  1753341875   497409731 "../hw/ip_repo/aquila/hdl/core_rtl/spirxdata.v"
S     16159 33129932  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/spitxdata.v"
S      3509 33129919  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/sram.v"
S      5005 33129918  1753430678    56895483  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/sram_dp.v"
S     35912 33133398  1753430985   497886011  1753430908   723899698 "../hw/ip_repo/aquila/hdl/core_rtl/txuart.v"
S     14442 33133399  1753430985   497886011  1753430908   723899698 "../hw/ip_repo/aquila/hdl/core_rtl/txuartlite.v"
S     12399 33133403  1753541775   480957132  1753541775   480957132 "../hw/ip_repo/aquila/hdl/core_rtl/ufifo.v"
S     17017 33133404  1753539520   175369827  1753539520   175369827 "../hw/ip_repo/aquila/hdl/core_rtl/wbuart.v"
S      6968 33129910  1753430678    55895473  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/writeback.v"
S  12287448  1064281  1744098684   297313868  1744098684   297313868 "/usr/local/bin/verilator_bin"
T      5480 33129995  1753541786   552975616  1753541786   552975616 "core_obj_dir/Vaquila_testharness.cpp"
T      3278 33129994  1753541786   552975616  1753541786   552975616 "core_obj_dir/Vaquila_testharness.h"
T      2297 33130038  1753541786   581975663  1753541786   581975663 "core_obj_dir/Vaquila_testharness.mk"
T     44037 33129993  1753541786   552975616  1753541786   552975616 "core_obj_dir/Vaquila_testharness__ConstPool_0.cpp"
T       714 33129992  1753541786   551975615  1753541786   551975615 "core_obj_dir/Vaquila_testharness__Dpi.cpp"
T       550 33129991  1753541786   551975615  1753541786   551975615 "core_obj_dir/Vaquila_testharness__Dpi.h"
T      7420 33129989  1753541786   551975615  1753541786   551975615 "core_obj_dir/Vaquila_testharness__Syms.cpp"
T      2311 33129990  1753541786   551975615  1753541786   551975615 "core_obj_dir/Vaquila_testharness__Syms.h"
T    881423 33130036  1753541786   581975663  1753541786   581975663 "core_obj_dir/Vaquila_testharness__Trace__0.cpp"
T   1078562 33130035  1753541786   575975653  1753541786   575975653 "core_obj_dir/Vaquila_testharness__Trace__0__Slow.cpp"
T      1292 33129996  1753541786   552975616  1753541786   552975616 "core_obj_dir/Vaquila_testharness___024root.h"
T      1008 33130007  1753541786   557975624  1753541786   557975624 "core_obj_dir/Vaquila_testharness___024root__DepSet_h568d0bc1__0.cpp"
T      1455 33130005  1753541786   557975624  1753541786   557975624 "core_obj_dir/Vaquila_testharness___024root__DepSet_h568d0bc1__0__Slow.cpp"
T      8124 33130006  1753541786   557975624  1753541786   557975624 "core_obj_dir/Vaquila_testharness___024root__DepSet_h9dc2b255__0.cpp"
T      5645 33130004  1753541786   556975623  1753541786   556975623 "core_obj_dir/Vaquila_testharness___024root__DepSet_h9dc2b255__0__Slow.cpp"
T       815 33130003  1753541786   556975623  1753541786   556975623 "core_obj_dir/Vaquila_testharness___024root__Slow.cpp"
T      4870 33130039  1753541786   581975663  1753541786   581975663 "core_obj_dir/Vaquila_testharness__ver.d"
T         0        0  1753541786   581975663  1753541786   581975663 "core_obj_dir/Vaquila_testharness__verFiles.dat"
T     17567 33129997  1753541786   552975616  1753541786   552975616 "core_obj_dir/Vaquila_testharness_aquila_testharness.h"
T     28725 33130010  1753541786   557975624  1753541786   557975624 "core_obj_dir/Vaquila_testharness_aquila_testharness__DepSet_h1ae1c236__0__Slow.cpp"
T    165047 33130011  1753541786   559975628  1753541786   559975628 "core_obj_dir/Vaquila_testharness_aquila_testharness__DepSet_h5997e4c0__0.cpp"
T     16862 33130009  1753541786   557975624  1753541786   557975624 "core_obj_dir/Vaquila_testharness_aquila_testharness__DepSet_h5997e4c0__0__Slow.cpp"
T       896 33130008  1753541786   557975624  1753541786   557975624 "core_obj_dir/Vaquila_testharness_aquila_testharness__Slow.cpp"
T     14066 33129998  1753541786   555975621  1753541786   555975621 "core_obj_dir/Vaquila_testharness_aquila_top.h"
T    261639 33130015  1753541786   563975634  1753541786   563975634 "core_obj_dir/Vaquila_testharness_aquila_top__DepSet_h134878e0__0.cpp"
T    130980 33130013  1753541786   560975629  1753541786   560975629 "core_obj_dir/Vaquila_testharness_aquila_top__DepSet_h134878e0__0__Slow.cpp"
T     23176 33130014  1753541786   560975629  1753541786   560975629 "core_obj_dir/Vaquila_testharness_aquila_top__DepSet_hd4174656__0__Slow.cpp"
T       824 33130012  1753541786   559975628  1753541786   559975628 "core_obj_dir/Vaquila_testharness_aquila_top__Slow.cpp"
T      3357 33130037  1753541786   581975663  1753541786   581975663 "core_obj_dir/Vaquila_testharness_classes.mk"
T     12627 33130001  1753541786   556975623  1753541786   556975623 "core_obj_dir/Vaquila_testharness_core_top.h"
T      8442 33130030  1753541786   567975640  1753541786   567975640 "core_obj_dir/Vaquila_testharness_core_top__DepSet_h97500d30__0.cpp"
T     15816 33130028  1753541786   565975637  1753541786   565975637 "core_obj_dir/Vaquila_testharness_core_top__DepSet_h97500d30__0__Slow.cpp"
T    163880 33130029  1753541786   567975640  1753541786   567975640 "core_obj_dir/Vaquila_testharness_core_top__DepSet_hdc01b3c6__0.cpp"
T     51072 33130027  1753541786   565975637  1753541786   565975637 "core_obj_dir/Vaquila_testharness_core_top__DepSet_hdc01b3c6__0__Slow.cpp"
T       806 33130026  1753541786   564975636  1753541786   564975636 "core_obj_dir/Vaquila_testharness_core_top__Slow.cpp"
T      2717 33130002  1753541786   556975623  1753541786   556975623 "core_obj_dir/Vaquila_testharness_csr_file.h"
T      3394 33130033  1753541786   567975640  1753541786   567975640 "core_obj_dir/Vaquila_testharness_csr_file__DepSet_h81683aad__0__Slow.cpp"
T     73406 33130034  1753541786   568975642  1753541786   568975642 "core_obj_dir/Vaquila_testharness_csr_file__DepSet_hc6196cb9__0.cpp"
T     46626 33130032  1753541786   567975640  1753541786   567975640 "core_obj_dir/Vaquila_testharness_csr_file__DepSet_hc6196cb9__0__Slow.cpp"
T       806 33130031  1753541786   567975640  1753541786   567975640 "core_obj_dir/Vaquila_testharness_csr_file__Slow.cpp"
T      1887 33129999  1753541786   555975621  1753541786   555975621 "core_obj_dir/Vaquila_testharness_dp_ram.h"
T      2111 33130020  1753541786   563975634  1753541786   563975634 "core_obj_dir/Vaquila_testharness_dp_ram__DepSet_h75eea882__0.cpp"
T      1765 33130018  1753541786   563975634  1753541786   563975634 "core_obj_dir/Vaquila_testharness_dp_ram__DepSet_h75eea882__0__Slow.cpp"
T     25110 33130019  1753541786   563975634  1753541786   563975634 "core_obj_dir/Vaquila_testharness_dp_ram__DepSet_hfd631e94__0.cpp"
T      3213 33130017  1753541786   563975634  1753541786   563975634 "core_obj_dir/Vaquila_testharness_dp_ram__DepSet_hfd631e94__0__Slow.cpp"
T       972 33130016  1753541786   563975634  1753541786   563975634 "core_obj_dir/Vaquila_testharness_dp_ram__Slow.cpp"
T      1881 33130000  1753541786   556975623  1753541786   556975623 "core_obj_dir/Vaquila_testharness_intc.h"
T      6571 33130024  1753541786   564975636  1753541786   564975636 "core_obj_dir/Vaquila_testharness_intc__DepSet_h09fffc54__0.cpp"
T       942 33130022  1753541786   563975634  1753541786   563975634 "core_obj_dir/Vaquila_testharness_intc__DepSet_h09fffc54__0__Slow.cpp"
T     10828 33130025  1753541786   564975636  1753541786   564975636 "core_obj_dir/Vaquila_testharness_intc__DepSet_hca89c9c2__0.cpp"
T      2216 33130023  1753541786   564975636  1753541786   564975636 "core_obj_dir/Vaquila_testharness_intc__DepSet_hca89c9c2__0__Slow.cpp"
T       770 33130021  1753541786   563975634  1753541786   563975634 "core_obj_dir/Vaquila_testharness_intc__Slow.cpp"
S     13567 33129972  1753454485   115458776  1753454485   115458776 "vsrc/aquila_testharness.sv"
S      7521 33129970  1753430678    58895503  1752744588           0 "vsrc/dp_ram.sv"
S      8666 33129971  1753430678    58895503  1752744588           0 "vsrc/intc.v"
S      8252 33129969  1753430678    58895503  1752744588           0 "vsrc/mock_uart.sv"
