

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Thu Nov 13 12:51:03 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    12                           	psect	intcode,global,reloc=2,class=CODE,space=0,delta=1
    13                           	psect	intcode_body,global,reloc=2,class=CODE,space=0,delta=1
    14                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    15                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    16                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    18                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20   000000                     
    21                           ; Generated 05/12/2024 GMT
    22                           ; 
    23                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F4520 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55   000FE0                     bsr             equ	4064
    56   000FE9                     fsr0            equ	4073
    57   000FEA                     fsr0h           equ	4074
    58   000FE9                     fsr0l           equ	4073
    59   000FE1                     fsr1            equ	4065
    60   000FE2                     fsr1h           equ	4066
    61   000FE1                     fsr1l           equ	4065
    62   000FD9                     fsr2            equ	4057
    63   000FDA                     fsr2h           equ	4058
    64   000FD9                     fsr2l           equ	4057
    65   000FEF                     indf0           equ	4079
    66   000FE7                     indf1           equ	4071
    67   000FDF                     indf2           equ	4063
    68   000FF2                     intcon          equ	4082
    69   000000                     nvmcon          equ	0
    70   000FF9                     pcl             equ	4089
    71   000FFA                     pclath          equ	4090
    72   000FFB                     pclatu          equ	4091
    73   000FEB                     plusw0          equ	4075
    74   000FE3                     plusw1          equ	4067
    75   000FDB                     plusw2          equ	4059
    76   000FED                     postdec0        equ	4077
    77   000FE5                     postdec1        equ	4069
    78   000FDD                     postdec2        equ	4061
    79   000FEE                     postinc0        equ	4078
    80   000FE6                     postinc1        equ	4070
    81   000FDE                     postinc2        equ	4062
    82   000FEC                     preinc0         equ	4076
    83   000FE4                     preinc1         equ	4068
    84   000FDC                     preinc2         equ	4060
    85   000FF3                     prod            equ	4083
    86   000FF4                     prodh           equ	4084
    87   000FF3                     prodl           equ	4083
    88   000FD8                     status          equ	4056
    89   000FF5                     tablat          equ	4085
    90   000FF6                     tblptr          equ	4086
    91   000FF7                     tblptrh         equ	4087
    92   000FF6                     tblptrl         equ	4086
    93   000FF8                     tblptru         equ	4088
    94   000FFD                     tosl            equ	4093
    95   000FE8                     wreg            equ	4072
    96   000F80                     PORTA           equ	3968	;# 
    97   000F81                     PORTB           equ	3969	;# 
    98   000F82                     PORTC           equ	3970	;# 
    99   000F83                     PORTD           equ	3971	;# 
   100   000F84                     PORTE           equ	3972	;# 
   101   000F89                     LATA            equ	3977	;# 
   102   000F8A                     LATB            equ	3978	;# 
   103   000F8B                     LATC            equ	3979	;# 
   104   000F8C                     LATD            equ	3980	;# 
   105   000F8D                     LATE            equ	3981	;# 
   106   000F92                     TRISA           equ	3986	;# 
   107   000F92                     DDRA            equ	3986	;# 
   108   000F93                     TRISB           equ	3987	;# 
   109   000F93                     DDRB            equ	3987	;# 
   110   000F94                     TRISC           equ	3988	;# 
   111   000F94                     DDRC            equ	3988	;# 
   112   000F95                     TRISD           equ	3989	;# 
   113   000F95                     DDRD            equ	3989	;# 
   114   000F96                     TRISE           equ	3990	;# 
   115   000F96                     DDRE            equ	3990	;# 
   116   000F9B                     OSCTUNE         equ	3995	;# 
   117   000F9D                     PIE1            equ	3997	;# 
   118   000F9E                     PIR1            equ	3998	;# 
   119   000F9F                     IPR1            equ	3999	;# 
   120   000FA0                     PIE2            equ	4000	;# 
   121   000FA1                     PIR2            equ	4001	;# 
   122   000FA2                     IPR2            equ	4002	;# 
   123   000FA6                     EECON1          equ	4006	;# 
   124   000FA7                     EECON2          equ	4007	;# 
   125   000FA8                     EEDATA          equ	4008	;# 
   126   000FA9                     EEADR           equ	4009	;# 
   127   000FAB                     RCSTA           equ	4011	;# 
   128   000FAB                     RCSTA1          equ	4011	;# 
   129   000FAC                     TXSTA           equ	4012	;# 
   130   000FAC                     TXSTA1          equ	4012	;# 
   131   000FAD                     TXREG           equ	4013	;# 
   132   000FAD                     TXREG1          equ	4013	;# 
   133   000FAE                     RCREG           equ	4014	;# 
   134   000FAE                     RCREG1          equ	4014	;# 
   135   000FAF                     SPBRG           equ	4015	;# 
   136   000FAF                     SPBRG1          equ	4015	;# 
   137   000FB0                     SPBRGH          equ	4016	;# 
   138   000FB1                     T3CON           equ	4017	;# 
   139   000FB2                     TMR3            equ	4018	;# 
   140   000FB2                     TMR3L           equ	4018	;# 
   141   000FB3                     TMR3H           equ	4019	;# 
   142   000FB4                     CMCON           equ	4020	;# 
   143   000FB5                     CVRCON          equ	4021	;# 
   144   000FB6                     ECCP1AS         equ	4022	;# 
   145   000FB6                     ECCPAS          equ	4022	;# 
   146   000FB7                     PWM1CON         equ	4023	;# 
   147   000FB7                     ECCP1DEL        equ	4023	;# 
   148   000FB8                     BAUDCON         equ	4024	;# 
   149   000FB8                     BAUDCTL         equ	4024	;# 
   150   000FBA                     CCP2CON         equ	4026	;# 
   151   000FBB                     CCPR2           equ	4027	;# 
   152   000FBB                     CCPR2L          equ	4027	;# 
   153   000FBC                     CCPR2H          equ	4028	;# 
   154   000FBD                     CCP1CON         equ	4029	;# 
   155   000FBE                     CCPR1           equ	4030	;# 
   156   000FBE                     CCPR1L          equ	4030	;# 
   157   000FBF                     CCPR1H          equ	4031	;# 
   158   000FC0                     ADCON2          equ	4032	;# 
   159   000FC1                     ADCON1          equ	4033	;# 
   160   000FC2                     ADCON0          equ	4034	;# 
   161   000FC3                     ADRES           equ	4035	;# 
   162   000FC3                     ADRESL          equ	4035	;# 
   163   000FC4                     ADRESH          equ	4036	;# 
   164   000FC5                     SSPCON2         equ	4037	;# 
   165   000FC6                     SSPCON1         equ	4038	;# 
   166   000FC7                     SSPSTAT         equ	4039	;# 
   167   000FC8                     SSPADD          equ	4040	;# 
   168   000FC9                     SSPBUF          equ	4041	;# 
   169   000FCA                     T2CON           equ	4042	;# 
   170   000FCB                     PR2             equ	4043	;# 
   171   000FCB                     MEMCON          equ	4043	;# 
   172   000FCC                     TMR2            equ	4044	;# 
   173   000FCD                     T1CON           equ	4045	;# 
   174   000FCE                     TMR1            equ	4046	;# 
   175   000FCE                     TMR1L           equ	4046	;# 
   176   000FCF                     TMR1H           equ	4047	;# 
   177   000FD0                     RCON            equ	4048	;# 
   178   000FD1                     WDTCON          equ	4049	;# 
   179   000FD2                     HLVDCON         equ	4050	;# 
   180   000FD2                     LVDCON          equ	4050	;# 
   181   000FD3                     OSCCON          equ	4051	;# 
   182   000FD5                     T0CON           equ	4053	;# 
   183   000FD6                     TMR0            equ	4054	;# 
   184   000FD6                     TMR0L           equ	4054	;# 
   185   000FD7                     TMR0H           equ	4055	;# 
   186   000FD8                     STATUS          equ	4056	;# 
   187   000FD9                     FSR2            equ	4057	;# 
   188   000FD9                     FSR2L           equ	4057	;# 
   189   000FDA                     FSR2H           equ	4058	;# 
   190   000FDB                     PLUSW2          equ	4059	;# 
   191   000FDC                     PREINC2         equ	4060	;# 
   192   000FDD                     POSTDEC2        equ	4061	;# 
   193   000FDE                     POSTINC2        equ	4062	;# 
   194   000FDF                     INDF2           equ	4063	;# 
   195   000FE0                     BSR             equ	4064	;# 
   196   000FE1                     FSR1            equ	4065	;# 
   197   000FE1                     FSR1L           equ	4065	;# 
   198   000FE2                     FSR1H           equ	4066	;# 
   199   000FE3                     PLUSW1          equ	4067	;# 
   200   000FE4                     PREINC1         equ	4068	;# 
   201   000FE5                     POSTDEC1        equ	4069	;# 
   202   000FE6                     POSTINC1        equ	4070	;# 
   203   000FE7                     INDF1           equ	4071	;# 
   204   000FE8                     WREG            equ	4072	;# 
   205   000FE9                     FSR0            equ	4073	;# 
   206   000FE9                     FSR0L           equ	4073	;# 
   207   000FEA                     FSR0H           equ	4074	;# 
   208   000FEB                     PLUSW0          equ	4075	;# 
   209   000FEC                     PREINC0         equ	4076	;# 
   210   000FED                     POSTDEC0        equ	4077	;# 
   211   000FEE                     POSTINC0        equ	4078	;# 
   212   000FEF                     INDF0           equ	4079	;# 
   213   000FF0                     INTCON3         equ	4080	;# 
   214   000FF1                     INTCON2         equ	4081	;# 
   215   000FF2                     INTCON          equ	4082	;# 
   216   000FF3                     PROD            equ	4083	;# 
   217   000FF3                     PRODL           equ	4083	;# 
   218   000FF4                     PRODH           equ	4084	;# 
   219   000FF5                     TABLAT          equ	4085	;# 
   220   000FF6                     TBLPTR          equ	4086	;# 
   221   000FF6                     TBLPTRL         equ	4086	;# 
   222   000FF7                     TBLPTRH         equ	4087	;# 
   223   000FF8                     TBLPTRU         equ	4088	;# 
   224   000FF9                     PCLAT           equ	4089	;# 
   225   000FF9                     PC              equ	4089	;# 
   226   000FF9                     PCL             equ	4089	;# 
   227   000FFA                     PCLATH          equ	4090	;# 
   228   000FFB                     PCLATU          equ	4091	;# 
   229   000FFC                     STKPTR          equ	4092	;# 
   230   000FFD                     TOS             equ	4093	;# 
   231   000FFD                     TOSL            equ	4093	;# 
   232   000FFE                     TOSH            equ	4094	;# 
   233   000FFF                     TOSU            equ	4095	;# 
   234                           
   235                           	psect	idataCOMRAM
   236   0007A0                     __pidataCOMRAM:
   237                           	callstack 0
   238                           
   239                           ;initializer for _direction
   240   0007A0  0001               	dw	1
   241                           
   242                           ;initializer for _duty_cycle_bits
   243   0007A2  0010               	dw	16
   244   000F8B                     _LATC           set	3979
   245   000F94                     _TRISC          set	3988
   246   000F93                     _TRISBbits      set	3987
   247   000FCE                     _TMR1           set	4046
   248   000FBE                     _CCPR1L         set	4030
   249   000FCB                     _PR2            set	4043
   250   000FBD                     _CCP1CONbits    set	4029
   251   000FD3                     _OSCCONbits     set	4051
   252   000FCA                     _T2CONbits      set	4042
   253   000FCD                     _T1CONbits      set	4045
   254   000F9D                     _PIE1bits       set	3997
   255   000F9F                     _IPR1bits       set	3999
   256   000FD0                     _RCONbits       set	4048
   257   000FC1                     _ADCON1         set	4033
   258   000F9E                     _PIR1bits       set	3998
   259   000FF1                     _INTCON2bits    set	4081
   260   000FF2                     _INTCONbits     set	4082
   261                           
   262                           ; #config settings
   263                           
   264                           	psect	cinit
   265   000772                     __pcinit:
   266                           	callstack 0
   267   000772                     start_initialization:
   268                           	callstack 0
   269   000772                     __initialization:
   270                           	callstack 0
   271                           
   272                           ; Initialize objects allocated to COMRAM (4 bytes)
   273                           ; load TBLPTR registers with __pidataCOMRAM
   274   000772  0EA0               	movlw	low __pidataCOMRAM
   275   000774  6EF6               	movwf	tblptrl,c
   276   000776  0E07               	movlw	high __pidataCOMRAM
   277   000778  6EF7               	movwf	tblptrh,c
   278   00077A  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   279   00077C  6EF8               	movwf	tblptru,c
   280   00077E  EE00  F001         	lfsr	0,__pdataCOMRAM
   281   000782  EE10 F004          	lfsr	1,4
   282   000786                     copy_data0:
   283   000786  0009               	tblrd		*+
   284   000788  CFF5 FFEE          	movff	tablat,postinc0
   285   00078C  50E5               	movf	postdec1,w,c
   286   00078E  50E1               	movf	fsr1l,w,c
   287   000790  E1FA               	bnz	copy_data0
   288                           
   289                           ; Clear objects allocated to COMRAM (2 bytes)
   290   000792  6A09               	clrf	(__pbssCOMRAM+1)& (0+255),c
   291   000794  6A08               	clrf	__pbssCOMRAM& (0+255),c
   292   000796                     end_of_initialization:
   293                           	callstack 0
   294   000796                     __end_of__initialization:
   295                           	callstack 0
   296   000796  900A               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
   297   000798  920A               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   298   00079A  0100               	movlb	0
   299   00079C  EF9C  F003         	goto	_main	;jump to C main() function
   300                           
   301                           	psect	bssCOMRAM
   302   000008                     __pbssCOMRAM:
   303                           	callstack 0
   304   000008                     _running:
   305                           	callstack 0
   306   000008                     	ds	2
   307                           
   308                           	psect	dataCOMRAM
   309   000001                     __pdataCOMRAM:
   310                           	callstack 0
   311   000001                     _direction:
   312                           	callstack 0
   313   000001                     	ds	2
   314   000003                     _duty_cycle_bits:
   315                           	callstack 0
   316   000003                     	ds	2
   317                           
   318                           	psect	cstackCOMRAM
   319   000005                     __pcstackCOMRAM:
   320                           	callstack 0
   321   000005                     ??_init:
   322                           
   323                           ; 1 bytes @ 0x0
   324   000005                     	ds	1
   325   000006                     ??_main:
   326                           
   327                           ; 1 bytes @ 0x1
   328   000006                     	ds	2
   329                           
   330 ;;
   331 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   332 ;;
   333 ;; *************** function _main *****************
   334 ;; Defined at:
   335 ;;		line 143 in file "hard.c"
   336 ;; Parameters:    Size  Location     Type
   337 ;;		None
   338 ;; Auto vars:     Size  Location     Type
   339 ;;		None
   340 ;; Return value:  Size  Location     Type
   341 ;;                  1    wreg      void 
   342 ;; Registers used:
   343 ;;		wreg, status,2, status,0, cstack
   344 ;; Tracked objects:
   345 ;;		On entry : 0/0
   346 ;;		On exit  : 0/0
   347 ;;		Unchanged: 0/0
   348 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   349 ;;      Params:         0       0       0       0       0       0       0
   350 ;;      Locals:         0       0       0       0       0       0       0
   351 ;;      Temps:          2       0       0       0       0       0       0
   352 ;;      Totals:         2       0       0       0       0       0       0
   353 ;;Total ram usage:        2 bytes
   354 ;; Hardware stack levels required when called: 2
   355 ;; This function calls:
   356 ;;		_init
   357 ;; This function is called by:
   358 ;;		Startup code after reset
   359 ;; This function uses a non-reentrant model
   360 ;;
   361                           
   362                           	psect	text0
   363   000738                     __ptext0:
   364                           	callstack 0
   365   000738                     _main:
   366                           	callstack 29
   367   000738                     
   368                           ;hard.c: 145:     init();
   369   000738  EC6B  F003         	call	_init	;wreg free
   370   00073C                     l805:
   371                           
   372                           ;hard.c: 149:         CCPR1L = duty_cycle_bits >> 2;
   373   00073C  C003  F006         	movff	_duty_cycle_bits,??_main
   374   000740  C004  F007         	movff	_duty_cycle_bits+1,??_main+1
   375   000744  3407               	rlcf	(??_main+1)^0,w,c
   376   000746  3207               	rrcf	(??_main+1)^0,f,c
   377   000748  3206               	rrcf	??_main^0,f,c
   378   00074A  3407               	rlcf	(??_main+1)^0,w,c
   379   00074C  3207               	rrcf	(??_main+1)^0,f,c
   380   00074E  3206               	rrcf	??_main^0,f,c
   381   000750  5006               	movf	??_main^0,w,c
   382   000752  6EBE               	movwf	190,c	;volatile
   383   000754                     
   384                           ;hard.c: 150:         CCP1CONbits.DC1B = duty_cycle_bits & 0b11;
   385   000754  C003  F006         	movff	_duty_cycle_bits,??_main
   386   000758  0E03               	movlw	3
   387   00075A  1606               	andwf	??_main^0,f,c
   388   00075C  3A06               	swapf	??_main^0,f,c
   389   00075E  50BD               	movf	189,w,c	;volatile
   390   000760  1806               	xorwf	??_main^0,w,c
   391   000762  0BCF               	andlw	-49
   392   000764  1806               	xorwf	??_main^0,w,c
   393   000766  6EBD               	movwf	189,c	;volatile
   394   000768                     
   395                           ;hard.c: 151:         __nop();
   396   000768  0000               	nop	
   397   00076A  EF9E  F003         	goto	l805
   398   00076E  EF07  F000         	goto	start
   399   000772                     __end_of_main:
   400                           	callstack 0
   401                           
   402 ;; *************** function _init *****************
   403 ;; Defined at:
   404 ;;		line 82 in file "hard.c"
   405 ;; Parameters:    Size  Location     Type
   406 ;;		None
   407 ;; Auto vars:     Size  Location     Type
   408 ;;		None
   409 ;; Return value:  Size  Location     Type
   410 ;;                  1    wreg      void 
   411 ;; Registers used:
   412 ;;		wreg, status,2
   413 ;; Tracked objects:
   414 ;;		On entry : 0/0
   415 ;;		On exit  : 0/0
   416 ;;		Unchanged: 0/0
   417 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   418 ;;      Params:         0       0       0       0       0       0       0
   419 ;;      Locals:         0       0       0       0       0       0       0
   420 ;;      Temps:          1       0       0       0       0       0       0
   421 ;;      Totals:         1       0       0       0       0       0       0
   422 ;;Total ram usage:        1 bytes
   423 ;; Hardware stack levels used: 1
   424 ;; Hardware stack levels required when called: 1
   425 ;; This function calls:
   426 ;;		Nothing
   427 ;; This function is called by:
   428 ;;		_main
   429 ;; This function uses a non-reentrant model
   430 ;;
   431                           
   432                           	psect	text1
   433   0006D6                     __ptext1:
   434                           	callstack 0
   435   0006D6                     _init:
   436                           	callstack 29
   437   0006D6  0E0F               	movlw	15
   438   0006D8  6EC1               	movwf	193,c	;volatile
   439   0006DA  8ED0               	bsf	208,7,c	;volatile
   440   0006DC  8EF2               	bsf	242,7,c	;volatile
   441   0006DE  8093               	bsf	147,0,c	;volatile
   442   0006E0  92F2               	bcf	242,1,c	;volatile
   443   0006E2  88F2               	bsf	242,4,c	;volatile
   444   0006E4  8CF1               	bsf	241,6,c	;volatile
   445   0006E6  909E               	bcf	158,0,c	;volatile
   446   0006E8  809F               	bsf	159,0,c	;volatile
   447   0006EA  809D               	bsf	157,0,c	;volatile
   448   0006EC  0ECF               	movlw	-49
   449   0006EE  16CD               	andwf	205,f,c	;volatile
   450   0006F0  92CD               	bcf	205,1,c	;volatile
   451   0006F2  0EF0               	movlw	240
   452   0006F4  6ECF               	movwf	207,c	;volatile
   453   0006F6  0EBD               	movlw	189
   454   0006F8  6ECE               	movwf	206,c	;volatile
   455   0006FA  84CA               	bsf	202,2,c	;volatile
   456   0006FC  50CA               	movf	202,w,c	;volatile
   457   0006FE  0BFC               	andlw	-4
   458   000700  0901               	iorlw	1
   459   000702  6ECA               	movwf	202,c	;volatile
   460   000704  50D3               	movf	211,w,c	;volatile
   461   000706  0B8F               	andlw	-113
   462   000708  0910               	iorlw	16
   463   00070A  6ED3               	movwf	211,c	;volatile
   464   00070C  50BD               	movf	189,w,c	;volatile
   465   00070E  0BF0               	andlw	-16
   466   000710  090C               	iorlw	12
   467   000712  6EBD               	movwf	189,c	;volatile
   468   000714  6A94               	clrf	148,c	;volatile
   469   000716  6A8B               	clrf	139,c	;volatile
   470                           
   471                           ;hard.c: 130:     PR2 = 0x9B;
   472   000718  0E9B               	movlw	155
   473   00071A  6ECB               	movwf	203,c	;volatile
   474                           
   475                           ;hard.c: 132:     CCPR1L = 0x04;
   476   00071C  0E04               	movlw	4
   477   00071E  6EBE               	movwf	190,c	;volatile
   478                           
   479                           ;hard.c: 133:     CCP1CONbits.DC1B = 0b00;
   480   000720  0ECF               	movlw	-49
   481   000722  16BD               	andwf	189,f,c	;volatile
   482   000724                     
   483                           ;hard.c: 135:     _delay((unsigned long)((300)*(250000UL/4000.0)));
   484   000724  0E19               	movlw	25
   485   000726  6E05               	movwf	??_init^0,c
   486   000728  0E58               	movlw	88
   487   00072A                     u97:
   488   00072A  2EE8               	decfsz	wreg,f,c
   489   00072C  D7FE               	bra	u97
   490   00072E  2E05               	decfsz	??_init^0,f,c
   491   000730  D7FC               	bra	u97
   492   000732  D000               	nop2	
   493   000734                     
   494                           ;hard.c: 136:     T1CONbits.TMR1ON = 0b1;
   495   000734  80CD               	bsf	205,0,c	;volatile
   496   000736  0012               	return		;funcret
   497   000738                     __end_of_init:
   498                           	callstack 0
   499                           
   500 ;; *************** function _HighISR *****************
   501 ;; Defined at:
   502 ;;		line 47 in file "hard.c"
   503 ;; Parameters:    Size  Location     Type
   504 ;;		None
   505 ;; Auto vars:     Size  Location     Type
   506 ;;		None
   507 ;; Return value:  Size  Location     Type
   508 ;;                  1    wreg      void 
   509 ;; Registers used:
   510 ;;		wreg, status,2, status,0
   511 ;; Tracked objects:
   512 ;;		On entry : 0/0
   513 ;;		On exit  : 0/0
   514 ;;		Unchanged: 0/0
   515 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   516 ;;      Params:         0       0       0       0       0       0       0
   517 ;;      Locals:         0       0       0       0       0       0       0
   518 ;;      Temps:          0       0       0       0       0       0       0
   519 ;;      Totals:         0       0       0       0       0       0       0
   520 ;;Total ram usage:        0 bytes
   521 ;; Hardware stack levels used: 1
   522 ;; This function calls:
   523 ;;		Nothing
   524 ;; This function is called by:
   525 ;;		Interrupt level 2
   526 ;; This function uses a non-reentrant model
   527 ;;
   528                           
   529                           	psect	intcode
   530   000008                     __pintcode:
   531                           	callstack 0
   532   000008                     _HighISR:
   533                           	callstack 29
   534                           
   535                           ;incstack = 0
   536   000008  820A               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   537   00000A  ED01  F003         	call	int_func,f	;refresh shadow registers
   538                           
   539                           	psect	intcode_body
   540   000602                     __pintcode_body:
   541                           	callstack 29
   542   000602                     int_func:
   543                           	callstack 29
   544   000602  0006               	pop		; remove dummy address from shadow register refresh
   545   000604                     
   546                           ;hard.c: 49: 
   547   000604  A2F2               	btfss	242,1,c	;volatile
   548   000606  EF07  F003         	goto	i2u1_41
   549   00060A  EF09  F003         	goto	i2u1_40
   550   00060E                     i2u1_41:
   551   00060E  EF1D  F003         	goto	i2l787
   552   000612                     i2u1_40:
   553   000612                     
   554                           ;hard.c: 50: 
   555   000612  98F2               	bcf	242,4,c	;volatile
   556   000614                     
   557                           ;hard.c: 51:     RCONbits.IPEN = 1;
   558   000614  5008               	movf	_running^0,w,c
   559   000616  1009               	iorwf	(_running+1)^0,w,c
   560   000618  B4D8               	btfsc	status,2,c
   561   00061A  EF11  F003         	goto	i2u2_41
   562   00061E  EF14  F003         	goto	i2u2_40
   563   000622                     i2u2_41:
   564   000622  0E01               	movlw	1
   565   000624  EF15  F003         	goto	i2u3_40
   566   000628                     i2u2_40:
   567   000628  0E00               	movlw	0
   568   00062A                     i2u3_40:
   569   00062A  6E08               	movwf	_running^0,c
   570   00062C  6A09               	clrf	(_running+1)^0,c
   571   00062E                     
   572                           ;hard.c: 52:     INTCONbits.GIEH = 1;
   573   00062E  0EFA               	movlw	250
   574   000630                     i2u10_47:
   575   000630  D000               	nop2	
   576   000632  2EE8               	decfsz	wreg,f,c
   577   000634  D7FD               	bra	i2u10_47
   578   000636                     
   579                           ;hard.c: 54: 
   580   000636  92F2               	bcf	242,1,c	;volatile
   581   000638                     
   582                           ;hard.c: 55: 
   583   000638  88F2               	bsf	242,4,c	;volatile
   584   00063A                     i2l787:
   585                           
   586                           ;hard.c: 58:     INTCONbits.INT0IE = 1;
   587   00063A  A09E               	btfss	158,0,c	;volatile
   588   00063C  EF22  F003         	goto	i2u4_41
   589   000640  EF24  F003         	goto	i2u4_40
   590   000644                     i2u4_41:
   591   000644  EF69  F003         	goto	i2l56
   592   000648                     i2u4_40:
   593   000648                     
   594                           ;hard.c: 60: 
   595   000648  0408               	decf	_running^0,w,c
   596   00064A  1009               	iorwf	(_running+1)^0,w,c
   597   00064C  A4D8               	btfss	status,2,c
   598   00064E  EF2B  F003         	goto	i2u5_41
   599   000652  EF2D  F003         	goto	i2u5_40
   600   000656                     i2u5_41:
   601   000656  EF64  F003         	goto	i2l51
   602   00065A                     i2u5_40:
   603   00065A                     
   604                           ;hard.c: 61: 
   605   00065A  0401               	decf	_direction^0,w,c
   606   00065C  1002               	iorwf	(_direction+1)^0,w,c
   607   00065E  A4D8               	btfss	status,2,c
   608   000660  EF34  F003         	goto	i2u6_41
   609   000664  EF36  F003         	goto	i2u6_40
   610   000668                     i2u6_41:
   611   000668  EF4E  F003         	goto	i2l797
   612   00066C                     i2u6_40:
   613   00066C                     
   614                           ;hard.c: 62:     PIR1bits.TMR1IF = 0;
   615   00066C  0E03               	movlw	3
   616   00066E  2603               	addwf	_duty_cycle_bits^0,f,c
   617   000670  0E00               	movlw	0
   618   000672  2204               	addwfc	(_duty_cycle_bits+1)^0,f,c
   619                           
   620                           ;hard.c: 63:     IPR1bits.TMR1IP = 1;
   621   000674  BE04               	btfsc	(_duty_cycle_bits+1)^0,7,c
   622   000676  EF46  F003         	goto	i2u7_41
   623   00067A  5004               	movf	(_duty_cycle_bits+1)^0,w,c
   624   00067C  E109               	bnz	i2u7_40
   625   00067E  0E4F               	movlw	79
   626   000680  5C03               	subwf	_duty_cycle_bits^0,w,c
   627   000682  A0D8               	btfss	status,0,c
   628   000684  EF46  F003         	goto	i2u7_41
   629   000688  EF48  F003         	goto	i2u7_40
   630   00068C                     i2u7_41:
   631   00068C  EF64  F003         	goto	i2l51
   632   000690                     i2u7_40:
   633   000690                     
   634                           ;hard.c: 64:     PIE1bits.TMR1IE = 1;
   635   000690  0E00               	movlw	0
   636   000692  6E02               	movwf	(_direction+1)^0,c
   637   000694  0E00               	movlw	0
   638   000696  6E01               	movwf	_direction^0,c
   639   000698  EF64  F003         	goto	i2l51
   640   00069C                     i2l797:
   641                           
   642                           ;hard.c: 68: 
   643   00069C  0EFD               	movlw	253
   644   00069E  2603               	addwf	_duty_cycle_bits^0,f,c
   645   0006A0  0EFF               	movlw	255
   646   0006A2  2204               	addwfc	(_duty_cycle_bits+1)^0,f,c
   647                           
   648                           ;hard.c: 69:     TMR1 = 61629;
   649   0006A4  BE04               	btfsc	(_duty_cycle_bits+1)^0,7,c
   650   0006A6  EF60  F003         	goto	i2u8_40
   651   0006AA  5004               	movf	(_duty_cycle_bits+1)^0,w,c
   652   0006AC  E107               	bnz	i2u8_41
   653   0006AE  0E11               	movlw	17
   654   0006B0  5C03               	subwf	_duty_cycle_bits^0,w,c
   655   0006B2  B0D8               	btfsc	status,0,c
   656   0006B4  EF5E  F003         	goto	i2u8_41
   657   0006B8  EF60  F003         	goto	i2u8_40
   658   0006BC                     i2u8_41:
   659   0006BC  EF64  F003         	goto	i2l51
   660   0006C0                     i2u8_40:
   661   0006C0                     
   662                           ;hard.c: 70: 
   663   0006C0  0E00               	movlw	0
   664   0006C2  6E02               	movwf	(_direction+1)^0,c
   665   0006C4  0E01               	movlw	1
   666   0006C6  6E01               	movwf	_direction^0,c
   667   0006C8                     i2l51:
   668                           
   669                           ;hard.c: 74:     T2CONbits.T2CKPS = 0b01;
   670   0006C8  0EF0               	movlw	240
   671   0006CA  6ECF               	movwf	207,c	;volatile
   672   0006CC  0EBD               	movlw	189
   673   0006CE  6ECE               	movwf	206,c	;volatile
   674   0006D0                     
   675                           ;hard.c: 75: 
   676   0006D0  909E               	bcf	158,0,c	;volatile
   677   0006D2                     i2l56:
   678   0006D2  920A               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   679   0006D4  0011               	retfie		f
   680   0006D6                     __end_of_HighISR:
   681                           	callstack 0
   682                           
   683                           	psect	smallconst
   684   000600                     __psmallconst:
   685                           	callstack 0
   686   000600  00                 	db	0
   687   000601  00                 	db	0	; dummy byte at the end
   688   000600                     __smallconst    set	__psmallconst
   689   000600                     __mediumconst   set	__psmallconst
   690   000000                     __activetblptr  equ	0
   691                           
   692                           	psect	rparam
   693   000001                     ___rparam_used  equ	1
   694   000000                     ___param_bank   equ	0
   695   000000                     __Lparam        equ	__Lrparam
   696   000000                     __Hparam        equ	__Hrparam
   697                           
   698                           	psect	temp
   699   00000A                     btemp:
   700                           	callstack 0
   701   00000A                     	ds	1
   702   00000A                     int$flags       set	btemp
   703   00000B                     wtemp8          set	btemp+1
   704   00000B                     ttemp5          set	btemp+1
   705   00000E                     ttemp6          set	btemp+4
   706   000012                     ttemp7          set	btemp+8
   707                           
   708                           	psect	idloc
   709                           
   710                           ;Config register IDLOC0 @ 0x200000
   711                           ;	unspecified, using default values
   712   200000                     	org	2097152
   713   200000  FF                 	db	255
   714                           
   715                           ;Config register IDLOC1 @ 0x200001
   716                           ;	unspecified, using default values
   717   200001                     	org	2097153
   718   200001  FF                 	db	255
   719                           
   720                           ;Config register IDLOC2 @ 0x200002
   721                           ;	unspecified, using default values
   722   200002                     	org	2097154
   723   200002  FF                 	db	255
   724                           
   725                           ;Config register IDLOC3 @ 0x200003
   726                           ;	unspecified, using default values
   727   200003                     	org	2097155
   728   200003  FF                 	db	255
   729                           
   730                           ;Config register IDLOC4 @ 0x200004
   731                           ;	unspecified, using default values
   732   200004                     	org	2097156
   733   200004  FF                 	db	255
   734                           
   735                           ;Config register IDLOC5 @ 0x200005
   736                           ;	unspecified, using default values
   737   200005                     	org	2097157
   738   200005  FF                 	db	255
   739                           
   740                           ;Config register IDLOC6 @ 0x200006
   741                           ;	unspecified, using default values
   742   200006                     	org	2097158
   743   200006  FF                 	db	255
   744                           
   745                           ;Config register IDLOC7 @ 0x200007
   746                           ;	unspecified, using default values
   747   200007                     	org	2097159
   748   200007  FF                 	db	255
   749                           
   750                           	psect	config
   751                           
   752                           ; Padding undefined space
   753   300000                     	org	3145728
   754   300000  FF                 	db	255
   755                           
   756                           ;Config register CONFIG1H @ 0x300001
   757                           ;	Oscillator Selection bits
   758                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   759                           ;	Fail-Safe Clock Monitor Enable bit
   760                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   761                           ;	Internal/External Oscillator Switchover bit
   762                           ;	IESO = OFF, Oscillator Switchover mode disabled
   763   300001                     	org	3145729
   764   300001  08                 	db	8
   765                           
   766                           ;Config register CONFIG2L @ 0x300002
   767                           ;	Power-up Timer Enable bit
   768                           ;	PWRT = OFF, PWRT disabled
   769                           ;	Brown-out Reset Enable bits
   770                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   771                           ;	Brown Out Reset Voltage bits
   772                           ;	BORV = 3, Minimum setting
   773   300002                     	org	3145730
   774   300002  1F                 	db	31
   775                           
   776                           ;Config register CONFIG2H @ 0x300003
   777                           ;	Watchdog Timer Enable bit
   778                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   779                           ;	Watchdog Timer Postscale Select bits
   780                           ;	WDTPS = 32768, 1:32768
   781   300003                     	org	3145731
   782   300003  1E                 	db	30
   783                           
   784                           ; Padding undefined space
   785   300004                     	org	3145732
   786   300004  FF                 	db	255
   787                           
   788                           ;Config register CONFIG3H @ 0x300005
   789                           ;	CCP2 MUX bit
   790                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   791                           ;	PORTB A/D Enable bit
   792                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   793                           ;	Low-Power Timer1 Oscillator Enable bit
   794                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   795                           ;	MCLR Pin Enable bit
   796                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   797   300005                     	org	3145733
   798   300005  83                 	db	131
   799                           
   800                           ;Config register CONFIG4L @ 0x300006
   801                           ;	Stack Full/Underflow Reset Enable bit
   802                           ;	STVREN = ON, Stack full/underflow will cause Reset
   803                           ;	Single-Supply ICSP Enable bit
   804                           ;	LVP = OFF, Single-Supply ICSP disabled
   805                           ;	Extended Instruction Set Enable bit
   806                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   807                           ;	Background Debugger Enable bit
   808                           ;	DEBUG = 0x1, unprogrammed default
   809   300006                     	org	3145734
   810   300006  81                 	db	129
   811                           
   812                           ; Padding undefined space
   813   300007                     	org	3145735
   814   300007  FF                 	db	255
   815                           
   816                           ;Config register CONFIG5L @ 0x300008
   817                           ;	Code Protection bit
   818                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   819                           ;	Code Protection bit
   820                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   821                           ;	Code Protection bit
   822                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   823                           ;	Code Protection bit
   824                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   825   300008                     	org	3145736
   826   300008  0F                 	db	15
   827                           
   828                           ;Config register CONFIG5H @ 0x300009
   829                           ;	Boot Block Code Protection bit
   830                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   831                           ;	Data EEPROM Code Protection bit
   832                           ;	CPD = OFF, Data EEPROM not code-protected
   833   300009                     	org	3145737
   834   300009  C0                 	db	192
   835                           
   836                           ;Config register CONFIG6L @ 0x30000A
   837                           ;	Write Protection bit
   838                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   839                           ;	Write Protection bit
   840                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   841                           ;	Write Protection bit
   842                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   843                           ;	Write Protection bit
   844                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   845   30000A                     	org	3145738
   846   30000A  0F                 	db	15
   847                           
   848                           ;Config register CONFIG6H @ 0x30000B
   849                           ;	Configuration Register Write Protection bit
   850                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   851                           ;	Boot Block Write Protection bit
   852                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   853                           ;	Data EEPROM Write Protection bit
   854                           ;	WRTD = OFF, Data EEPROM not write-protected
   855   30000B                     	org	3145739
   856   30000B  E0                 	db	224
   857                           
   858                           ;Config register CONFIG7L @ 0x30000C
   859                           ;	Table Read Protection bit
   860                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   861                           ;	Table Read Protection bit
   862                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   863                           ;	Table Read Protection bit
   864                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   865                           ;	Table Read Protection bit
   866                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   867   30000C                     	org	3145740
   868   30000C  0F                 	db	15
   869                           
   870                           ;Config register CONFIG7H @ 0x30000D
   871                           ;	Boot Block Table Read Protection bit
   872                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   873   30000D                     	org	3145741
   874   30000D  40                 	db	64
   875                           tosu	equ	0xFFF
   876                           tosh	equ	0xFFE
   877                           tosl	equ	0xFFD
   878                           stkptr	equ	0xFFC
   879                           pclatu	equ	0xFFB
   880                           pclath	equ	0xFFA
   881                           pcl	equ	0xFF9
   882                           tblptru	equ	0xFF8
   883                           tblptrh	equ	0xFF7
   884                           tblptrl	equ	0xFF6
   885                           tablat	equ	0xFF5
   886                           prodh	equ	0xFF4
   887                           prodl	equ	0xFF3
   888                           indf0	equ	0xFEF
   889                           postinc0	equ	0xFEE
   890                           postdec0	equ	0xFED
   891                           preinc0	equ	0xFEC
   892                           plusw0	equ	0xFEB
   893                           fsr0h	equ	0xFEA
   894                           fsr0l	equ	0xFE9
   895                           wreg	equ	0xFE8
   896                           indf1	equ	0xFE7
   897                           postinc1	equ	0xFE6
   898                           postdec1	equ	0xFE5
   899                           preinc1	equ	0xFE4
   900                           plusw1	equ	0xFE3
   901                           fsr1h	equ	0xFE2
   902                           fsr1l	equ	0xFE1
   903                           bsr	equ	0xFE0
   904                           indf2	equ	0xFDF
   905                           postinc2	equ	0xFDE
   906                           postdec2	equ	0xFDD
   907                           preinc2	equ	0xFDC
   908                           plusw2	equ	0xFDB
   909                           fsr2h	equ	0xFDA
   910                           fsr2l	equ	0xFD9
   911                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        4
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      3       9
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           244      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_init

Critical Paths under _HighISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _HighISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _HighISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _HighISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _HighISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _HighISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _HighISR in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              1 COMRAM     2     2      0
                               _init
 ---------------------------------------------------------------------------------
 (1) _init                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _HighISR                                              0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _init

 _HighISR (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            1523      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK5           244      0       0      0.0%
BANK5              244      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          126      0       0      0.0%
COMRAM             126      3       9      7.1%
BITBIGSFR_1lh       30      0       0      0.0%
BITBIGSFR_1h        22      0       0      0.0%
BITBIGSFRh          16      0       0      0.0%
BITBIGSFR_5h        11      0       0      0.0%
BITBIGSFRl          11      0       0      0.0%
BITBIGSFR_2          6      0       0      0.0%
BITBIGSFR_4          3      0       0      0.0%
BITBIGSFR_3          3      0       0      0.0%
BITBIGSFR_5l         1      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       9      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Thu Nov 13 12:51:03 2025

                     l59 0736                       u97 072A                      l803 0738  
                    l805 073C                      l751 06E0                      l743 06D6  
                    l807 0754                      l761 06EA                      l753 06E2  
                    l745 06DA                      l809 0768                      l771 0724  
                    l763 06F0                      l755 06E4                      l747 06DC  
                    l773 0734                      l765 06FA                      l757 06E6  
                    l749 06DE                      l767 0714                      l759 06E8  
                    l769 0716                      _PR2 0FCB                      wreg 0FE8  
                   _LATC 0F8B                     i2l51 06C8                     i2l56 06D2  
                   _TMR1 0FCE                     _main 0738                     _init 06D6  
                   fsr1l 0FE1                     btemp 000A                     start 000E  
        __end_of_HighISR 06D6             ___param_bank 0000                    ?_main 0005  
                  ?_init 0005                    i2l801 06D0                    i2l781 062E  
                  i2l791 065A                    i2l783 0636                    i2l775 0604  
                  i2l793 066C                    i2l785 0638                    i2l777 0612  
                  i2l795 0690                    i2l779 0614                    i2l787 063A  
                  i2l797 069C                    i2l789 0648                    i2l799 06C0  
                  _TRISC 0F94                    tablat 0FF5                    ttemp5 000B  
                  ttemp6 000E                    ttemp7 0012                    status 0FD8  
                  wtemp8 000B          __initialization 0772             __end_of_main 0772  
           __end_of_init 0738                   ??_main 0006                   ??_init 0005  
          __activetblptr 0000                   _ADCON1 0FC1                   _CCPR1L 0FBE  
              ??_HighISR 0005                   i2u1_40 0612                   i2u1_41 060E  
                 i2u2_40 0628                   i2u2_41 0622                   i2u3_40 062A  
                 i2u4_40 0648                   i2u4_41 0644                   i2u5_40 065A  
                 i2u5_41 0656                   i2u6_40 066C                   i2u6_41 0668  
                 i2u7_40 0690                   i2u7_41 068C                   i2u8_40 06C0  
                 i2u8_41 06BC                   isa$std 0001             __pdataCOMRAM 0001  
           __mediumconst 0600                   tblptrh 0FF7                   tblptrl 0FF6  
                 tblptru 0FF8               __accesstop 0080  __end_of__initialization 0796  
          ___rparam_used 0001           __pcstackCOMRAM 0005                  i2u10_47 0630  
                _HighISR 0008                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0600                  __pcinit 0772                  __ramtop 0600  
                __ptext0 0738                  __ptext1 06D6                _T1CONbits 0FCD  
              _T2CONbits 0FCA                  _running 0008           __pintcode_body 0602  
   end_of_initialization 0796                  int_func 0602                  postdec1 0FE5  
                postinc0 0FEE                _TRISBbits 0F93              _CCP1CONbits 0FBD  
          __pidataCOMRAM 07A0      start_initialization 0772              __pbssCOMRAM 0008  
               ?_HighISR 0005                __pintcode 0008                _direction 0001  
            __smallconst 0600                 _IPR1bits 0F9F                 _PIE1bits 0F9D  
        _duty_cycle_bits 0003                 _PIR1bits 0F9E                 _RCONbits 0FD0  
            _INTCON2bits 0FF1                copy_data0 0786                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000                 int$flags 000A  
             _INTCONbits 0FF2                 intlevel2 0000               _OSCCONbits 0FD3  
