
---------- Begin Simulation Statistics ----------
simSeconds                                   2.664814                       # Number of seconds simulated (Second)
simTicks                                 2664813907000                       # Number of ticks simulated (Tick)
finalTick                                2664813907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4362.70                       # Real time elapsed on the host (Second)
hostTickRate                                610817427                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405485072                       # Number of bytes of host memory used (Byte)
simInsts                                   1224113237                       # Number of instructions simulated (Count)
simOps                                     1224113237                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   280586                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     280586                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       2664813907                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.176934                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.459362                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          379      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          3403      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         3218      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           74      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     58018799     95.07%     95.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3002846      4.92%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           79      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       61028798                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          689     12.04%     12.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          545      9.52%     21.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           32      0.56%     22.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         3697     64.60%     86.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          751     13.12%     99.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            6      0.10%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          5723                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          375     12.67%     12.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.20%     12.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          227      7.67%     20.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           28      0.95%     21.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2125     71.81%     93.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          172      5.81%     99.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           26      0.88%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         2959                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          375      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         2714      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         2672      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           42      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     58015101     95.07%     95.08% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      3002093      4.92%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           73      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     61023070                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          375     12.67%     12.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            6      0.20%     12.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          227      7.67%     20.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           28      0.95%     21.49% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2125     71.81%     93.31% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          172      5.81%     99.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           26      0.88%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         2959                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         1513     99.93%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%     99.93% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            1      0.07%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         1514                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch          375     25.95%     25.95% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            6      0.42%     26.37% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          227     15.71%     42.08% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           28      1.94%     44.01% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          612     42.35%     86.37% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          172     11.90%     98.27% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     98.27% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           25      1.73%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1445                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        14047      0.02%      0.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     61011301     99.97%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         3402      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           48      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     61028798                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2070     80.11%     80.11% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          507     19.62%     99.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            5      0.19%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            2      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2584                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          58019178                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     58008045                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              2959                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            755                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             61028798                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 2017                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                61015933                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999789                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1011                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             153                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 48                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              105                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          379      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         3403      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         3218      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           74      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     58018799     95.07%     95.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3002846      4.92%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           79      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     61028798                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          379      2.95%      2.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         3403     26.45%     29.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          583      4.53%     33.93% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           74      0.58%     34.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         7710     59.93%     94.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          637      4.95%     99.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           79      0.61%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         12865                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          227     11.25%     11.25% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.25% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1618     80.22%     91.47% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          172      8.53%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         2017                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          227     11.25%     11.25% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.25% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1618     80.22%     91.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          172      8.53%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         2017                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          153                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           48                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          105                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           53                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          207                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 3981                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   3980                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1266                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   2714                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                2708                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 6                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts           1224113237                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1224113237                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.176934                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.459362                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          586      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    759076027     62.01%     62.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          556      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           80      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     30000714      2.45%     64.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp      3000358      0.25%     64.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      3000899      0.25%     64.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult     20000389      1.63%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc           43      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           18      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc          419      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    197017864     16.09%     82.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     68013014      5.56%     88.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     98001732      8.01%     96.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     46000538      3.76%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1224113237                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data      209938579                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         209938579                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     209938579                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        209938579                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data    113000619                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total       113000619                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data    113000619                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total      113000619                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1931695189000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1931695189000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1931695189000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1931695189000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    322939198                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     322939198                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    322939198                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    322939198                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.349913                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.349913                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.349913                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.349913                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 17094.554048                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 17094.554048                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 17094.554048                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 17094.554048                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     47000293                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          47000293                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      3000133                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       3000133                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      3000133                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      3000133                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data    110000486                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total    110000486                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data    110000486                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total    110000486                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1758006629000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1758006629000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1758006629000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1758006629000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.340623                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.340623                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.340623                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.340623                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 15981.807835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 15981.807835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 15981.807835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 15981.807835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements              109999462                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    144925379                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       144925379                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     64000268                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      64000268                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1039616217000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1039616217000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    208925647                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    208925647                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.306330                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.306330                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 16243.935369                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 16243.935369                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     64000266                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     64000266                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 975615785000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 975615785000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.306330                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.306330                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 15243.933283                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 15243.933283                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     65013200                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       65013200                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     49000351                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     49000351                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 892078972000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 892078972000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    114013551                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    114013551                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.429777                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.429777                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 18205.562895                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 18205.562895                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      3000131                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      3000131                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     46000220                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     46000220                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 782390844000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 782390844000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.403463                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.403463                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 17008.415264                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 17008.415264                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.991482                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            319939065                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs          110000486                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.908524                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              514000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.991482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          998                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        10444054822                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       10444054822                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps         7799                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions           756094996                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions             56003314                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions          295024868                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions         114016220                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      214250886                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         214250886                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     214250886                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        214250886                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          444                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             444                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          444                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            444                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     19408000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     19408000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     19408000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     19408000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    214251330                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     214251330                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    214251330                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    214251330                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 43711.711712                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 43711.711712                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 43711.711712                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 43711.711712                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          444                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          444                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          444                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          444                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18964000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18964000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18964000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18964000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 42711.711712                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 42711.711712                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 42711.711712                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 42711.711712                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     15                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    214250886                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       214250886                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          444                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           444                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     19408000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     19408000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    214251330                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    214251330                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 43711.711712                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 43711.711712                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          444                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          444                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18964000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18964000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 42711.711712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 42711.711712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           351.421949                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            214251330                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                444                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           482548.040541                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              153000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   351.421949                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.686371                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.686371                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          429                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          381                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.837891                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1714011084                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1714011084                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts               1224113237                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1224113237                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   376                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp             64000710                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty      141000879                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict          199980223                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq           113995184                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq            46000220                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp           46000220                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq              444                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq        64000266                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          903                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    330000434                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                330001337                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        28416                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port  10048049856                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total               10048078272                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                         344976809                       # Total snoops (Count)
system.l2bus.snoopTraffic                  6016037504                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples           454977739                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000002                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.001458                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                 454976772    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       967      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total             454977739                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy         314000993000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1332000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy        330001458000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests       220000407                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests    109999478                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               961                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          961                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               338                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data         103762246                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total            103762584                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              338                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data        103762246                       # number of overall hits (Count)
system.l2cache.overallHits::total           103762584                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             106                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         6238240                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            6238346                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            106                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        6238240                       # number of overall misses (Count)
system.l2cache.overallMisses::total           6238346                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     14711000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 584312935000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  584327646000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     14711000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 584312935000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 584327646000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           444                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data     110000486                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total        110000930                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          444                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data    110000486                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total       110000930                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.238739                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.056711                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.056712                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.238739                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.056711                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.056712                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 138783.018868                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 93666.312133                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 93667.078742                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 138783.018868                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 93666.312133                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 93667.078742                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks        47000293                       # number of writebacks (Count)
system.l2cache.writebacks::total             47000293                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst            20                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data       4519208                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total          4519228                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst           20                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data      4519208                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total         4519228                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst           86                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      1719032                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1719118                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst           86                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      1719032                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher    108282944                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total     110002062                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     12992000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 265839504000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 265852496000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     12992000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 265839504000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher 14337932494546                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 14603784990546                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.193694                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.015627                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.015628                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.193694                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.015627                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.000010                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 151069.767442                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 154644.883865                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 154644.705017                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 151069.767442                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 154644.883865                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 132411.735079                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 132759.193101                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                 109997804                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           11                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           11                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher    108282944                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total    108282944                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher 14337932494546                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total 14337932494546                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 132411.735079                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 132411.735079                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst          338                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           338                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          106                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          106                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     14711000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     14711000                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst          444                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total          444                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.238739                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.238739                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 138783.018868                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 138783.018868                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrHits::cpu.inst           20                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrHits::total           20                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst           86                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total           86                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     12992000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     12992000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.193694                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.193694                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 151069.767442                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 151069.767442                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data      42577702                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total         42577702                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      3422518                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        3422518                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 295814710000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 295814710000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data     46000220                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total     46000220                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.074402                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.074402                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 86431.893127                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 86431.893127                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data      2703655                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total      2703655                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data       718863                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       718863                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 110241484000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 110241484000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.015627                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.015627                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 153355.345873                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 153355.345873                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data     61184544                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total     61184544                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data      2815722                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      2815722                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data 288498225000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 288498225000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data     64000266                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total     64000266                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.043995                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.043995                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 102459.768756                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 102459.768756                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data      1815553                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total      1815553                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data      1000169                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      1000169                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data 155598020000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 155598020000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.015628                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.015628                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 155571.728378                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 155571.728378                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks     47000293                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total     47000293                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks     47000293                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total     47000293                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses      1719118                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued          422816128                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                883                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful          103762583                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.245408                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.983702                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache      139121164                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR       175412020                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate            314533184                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified      422816130                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               2                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage         17187586                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage     16391358                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4095.867303                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs               323763944                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs             110001900                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.943258                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 130000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.000056                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.002945                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data    64.009667                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  4031.854635                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.015627                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.984340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999968                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         3989                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024          107                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0              59                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1            1560                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            2370                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              19                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              49                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              39                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.973877                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.026123                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses            1870005116                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses           1870005116                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp            109283036                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty       94000586                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict          136980651                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              718863                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             718863                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq       109283036                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port     82500296                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port     82500320                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port     82500327                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port     82500271                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::total    330001214                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache0.cpu_side_port   2512033472                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache1.cpu_side_port   2512036736                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache2.cpu_side_port   2512034816                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache3.cpu_side_port   2512035264                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.pktSize_system.l2cache.mem_side_port::total  10048140288                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                         120983821                       # Total snoops (Count)
system.l3bus.snoopTraffic                  3008018752                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples           340983136                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.354809                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.478455                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                 219999315     64.52%     64.52% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                 120983821     35.48%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total             340983136                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy          91067363893                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer1.occupancy          91163570951                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer2.occupancy          92695448523                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.reqLayer3.occupancy          92638322280                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy        220003798000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l3cache0.demandMisses::cpu.inst             27                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::cpu.data        1718826                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::l2cache.prefetcher     25781619                       # number of demand (read+write) misses (Count)
system.l3cache0.demandMisses::total          27500472                       # number of demand (read+write) misses (Count)
system.l3cache0.overallMisses::cpu.inst            27                       # number of overall misses (Count)
system.l3cache0.overallMisses::cpu.data       1718826                       # number of overall misses (Count)
system.l3cache0.overallMisses::l2cache.prefetcher     25781619                       # number of overall misses (Count)
system.l3cache0.overallMisses::total         27500472                       # number of overall misses (Count)
system.l3cache0.demandMissLatency::cpu.inst      3615000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::cpu.data 253776166000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::l2cache.prefetcher 3429428898894                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.demandMissLatency::total 3683208679894                       # number of demand (read+write) miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.inst      3615000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::cpu.data 253776166000                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::l2cache.prefetcher 3429428898894                       # number of overall miss ticks (Tick)
system.l3cache0.overallMissLatency::total 3683208679894                       # number of overall miss ticks (Tick)
system.l3cache0.demandAccesses::cpu.inst           27                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::cpu.data      1718826                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::l2cache.prefetcher     25781619                       # number of demand (read+write) accesses (Count)
system.l3cache0.demandAccesses::total        27500472                       # number of demand (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.inst           27                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::cpu.data      1718826                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::l2cache.prefetcher     25781619                       # number of overall (read+write) accesses (Count)
system.l3cache0.overallAccesses::total       27500472                       # number of overall (read+write) accesses (Count)
system.l3cache0.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache0.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache0.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache0.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache0.demandAvgMissLatency::cpu.inst 133888.888889                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::cpu.data 147645.058895                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::l2cache.prefetcher 133018.368586                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.demandAvgMissLatency::total 133932.562317                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.inst 133888.888889                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::cpu.data 147645.058895                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::l2cache.prefetcher 133018.368586                       # average overall miss latency ((Tick/Count))
system.l3cache0.overallAvgMissLatency::total 133932.562317                       # average overall miss latency ((Tick/Count))
system.l3cache0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache0.writebacks::writebacks       11750051                       # number of writebacks (Count)
system.l3cache0.writebacks::total            11750051                       # number of writebacks (Count)
system.l3cache0.demandMshrMisses::cpu.inst           27                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::cpu.data      1718826                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::l2cache.prefetcher     25781619                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.demandMshrMisses::total      27500472                       # number of demand (read+write) MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.inst           27                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::cpu.data      1718826                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::l2cache.prefetcher     25781619                       # number of overall MSHR misses (Count)
system.l3cache0.overallMshrMisses::total     27500472                       # number of overall MSHR misses (Count)
system.l3cache0.demandMshrMissLatency::cpu.inst      3075000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::cpu.data 219399646000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::l2cache.prefetcher 2913796518894                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissLatency::total 3133199239894                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.inst      3075000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::cpu.data 219399646000                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::l2cache.prefetcher 2913796518894                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.overallMshrMissLatency::total 3133199239894                       # number of overall MSHR miss ticks (Tick)
system.l3cache0.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache0.demandAvgMshrMissLatency::cpu.inst 113888.888889                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::cpu.data 127645.058895                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::l2cache.prefetcher 113018.368586                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.demandAvgMshrMissLatency::total 113932.562317                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.inst 113888.888889                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::cpu.data 127645.058895                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::l2cache.prefetcher 113018.368586                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.overallAvgMshrMissLatency::total 113932.562317                       # average overall mshr miss latency ((Tick/Count))
system.l3cache0.replacements                 30246005                       # number of replacements (Count)
system.l3cache0.CleanEvict.mshrMisses::writebacks      2750160                       # number of CleanEvict MSHR misses (Count)
system.l3cache0.CleanEvict.mshrMisses::total      2750160                       # number of CleanEvict MSHR misses (Count)
system.l3cache0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache0.ReadExReq.misses::cpu.data       718772                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.misses::total        718772                       # number of ReadExReq misses (Count)
system.l3cache0.ReadExReq.missLatency::cpu.data 105196408000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.missLatency::total 105196408000                       # number of ReadExReq miss ticks (Tick)
system.l3cache0.ReadExReq.accesses::cpu.data       718772                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.accesses::total       718772                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache0.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMissLatency::cpu.data 146355.740068                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMissLatency::total 146355.740068                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache0.ReadExReq.mshrMisses::cpu.data       718772                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMisses::total       718772                       # number of ReadExReq MSHR misses (Count)
system.l3cache0.ReadExReq.mshrMissLatency::cpu.data  90820968000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissLatency::total  90820968000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache0.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache0.ReadExReq.avgMshrMissLatency::cpu.data 126355.740068                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadExReq.avgMshrMissLatency::total 126355.740068                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.misses::cpu.inst           27                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::cpu.data      1000054                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::l2cache.prefetcher     25781619                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.misses::total     26781700                       # number of ReadSharedReq misses (Count)
system.l3cache0.ReadSharedReq.missLatency::cpu.inst      3615000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::cpu.data 148579758000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::l2cache.prefetcher 3429428898894                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.missLatency::total 3578012271894                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache0.ReadSharedReq.accesses::cpu.inst           27                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::cpu.data      1000054                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::l2cache.prefetcher     25781619                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.accesses::total     26781700                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache0.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.inst 133888.888889                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::cpu.data 148571.735126                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::l2cache.prefetcher 133018.368586                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMissLatency::total 133599.146876                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.mshrMisses::cpu.inst           27                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::cpu.data      1000054                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::l2cache.prefetcher     25781619                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMisses::total     26781700                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.inst      3075000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::cpu.data 128578678000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 2913796518894                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissLatency::total 3042378271894                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.inst 113888.888889                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::cpu.data 128571.735126                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 113018.368586                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.ReadSharedReq.avgMshrMissLatency::total 113599.146876                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache0.WritebackDirty.hits::writebacks     11750051                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.hits::total     11750051                       # number of WritebackDirty hits (Count)
system.l3cache0.WritebackDirty.accesses::writebacks     11750051                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.WritebackDirty.accesses::total     11750051                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache0.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache0.tags.tagsInUse            2047.867253                       # Average ticks per tags in use ((Tick/Count))
system.l3cache0.tags.totalRefs               52249664                       # Total number of references to valid blocks. (Count)
system.l3cache0.tags.sampledRefs             30248053                       # Sample count of references to valid blocks. (Count)
system.l3cache0.tags.avgRefs                 1.727373                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache0.tags.warmupTick                119000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache0.tags.occupancies::writebacks   131.424477                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.inst     0.001140                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::cpu.data   119.784850                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.occupancies::l2cache.prefetcher  1796.656786                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache0.tags.avgOccs::writebacks     0.016043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::cpu.data       0.014622                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::l2cache.prefetcher     0.219318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.avgOccs::total          0.249984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache0.tags.occupanciesTaskId::1022         1910                       # Occupied blocks per task id (Count)
system.l3cache0.tags.occupanciesTaskId::1024          138                       # Occupied blocks per task id (Count)
system.l3cache0.tags.ageTaskId_1022::0             18                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::1            370                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1022::2           1522                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::0              6                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::1             29                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ageTaskId_1024::2            103                       # Occupied blocks per task id, per block age (Count)
system.l3cache0.tags.ratioOccsTaskId::1022     0.233154                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.ratioOccsTaskId::1024     0.016846                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache0.tags.tagAccesses            910245237                       # Number of tag accesses (Count)
system.l3cache0.tags.dataAccesses           910245237                       # Number of data accesses (Count)
system.l3cache0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.demandMisses::cpu.inst             19                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::cpu.data             89                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::l2cache.prefetcher     27500373                       # number of demand (read+write) misses (Count)
system.l3cache1.demandMisses::total          27500481                       # number of demand (read+write) misses (Count)
system.l3cache1.overallMisses::cpu.inst            19                       # number of overall misses (Count)
system.l3cache1.overallMisses::cpu.data            89                       # number of overall misses (Count)
system.l3cache1.overallMisses::l2cache.prefetcher     27500373                       # number of overall misses (Count)
system.l3cache1.overallMisses::total         27500481                       # number of overall misses (Count)
system.l3cache1.demandMissLatency::cpu.inst      2977000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::cpu.data     12570000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::l2cache.prefetcher 3571922998226                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.demandMissLatency::total 3571938545226                       # number of demand (read+write) miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.inst      2977000                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::cpu.data     12570000                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::l2cache.prefetcher 3571922998226                       # number of overall miss ticks (Tick)
system.l3cache1.overallMissLatency::total 3571938545226                       # number of overall miss ticks (Tick)
system.l3cache1.demandAccesses::cpu.inst           19                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::cpu.data           89                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::l2cache.prefetcher     27500373                       # number of demand (read+write) accesses (Count)
system.l3cache1.demandAccesses::total        27500481                       # number of demand (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.inst           19                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::cpu.data           89                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::l2cache.prefetcher     27500373                       # number of overall (read+write) accesses (Count)
system.l3cache1.overallAccesses::total       27500481                       # number of overall (read+write) accesses (Count)
system.l3cache1.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache1.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache1.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache1.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache1.demandAvgMissLatency::cpu.inst 156684.210526                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::cpu.data 141235.955056                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::l2cache.prefetcher 129886.347295                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.demandAvgMissLatency::total 129886.402541                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.inst 156684.210526                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::cpu.data 141235.955056                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::l2cache.prefetcher 129886.347295                       # average overall miss latency ((Tick/Count))
system.l3cache1.overallAvgMissLatency::total 129886.402541                       # average overall miss latency ((Tick/Count))
system.l3cache1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache1.writebacks::writebacks       11750093                       # number of writebacks (Count)
system.l3cache1.writebacks::total            11750093                       # number of writebacks (Count)
system.l3cache1.demandMshrMisses::cpu.inst           19                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::cpu.data           89                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::l2cache.prefetcher     27500373                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.demandMshrMisses::total      27500481                       # number of demand (read+write) MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.inst           19                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::cpu.data           89                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::l2cache.prefetcher     27500373                       # number of overall MSHR misses (Count)
system.l3cache1.overallMshrMisses::total     27500481                       # number of overall MSHR misses (Count)
system.l3cache1.demandMshrMissLatency::cpu.inst      2597000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::cpu.data     10790000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::l2cache.prefetcher 3021915538226                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissLatency::total 3021928925226                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.inst      2597000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::cpu.data     10790000                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::l2cache.prefetcher 3021915538226                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.overallMshrMissLatency::total 3021928925226                       # number of overall MSHR miss ticks (Tick)
system.l3cache1.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache1.demandAvgMshrMissLatency::cpu.inst 136684.210526                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::cpu.data 121235.955056                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::l2cache.prefetcher 109886.347295                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.demandAvgMshrMissLatency::total 109886.402541                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.inst 136684.210526                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::cpu.data 121235.955056                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::l2cache.prefetcher 109886.347295                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.overallAvgMshrMissLatency::total 109886.402541                       # average overall mshr miss latency ((Tick/Count))
system.l3cache1.replacements                 30245949                       # number of replacements (Count)
system.l3cache1.CleanEvict.mshrMisses::writebacks      2750156                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMisses::total      2750156                       # number of CleanEvict MSHR misses (Count)
system.l3cache1.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache1.ReadExReq.misses::cpu.data           60                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.misses::total            60                       # number of ReadExReq misses (Count)
system.l3cache1.ReadExReq.missLatency::cpu.data      8361000                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.missLatency::total      8361000                       # number of ReadExReq miss ticks (Tick)
system.l3cache1.ReadExReq.accesses::cpu.data           60                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.accesses::total           60                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache1.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMissLatency::cpu.data       139350                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMissLatency::total       139350                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache1.ReadExReq.mshrMisses::cpu.data           60                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMisses::total           60                       # number of ReadExReq MSHR misses (Count)
system.l3cache1.ReadExReq.mshrMissLatency::cpu.data      7161000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissLatency::total      7161000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache1.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache1.ReadExReq.avgMshrMissLatency::cpu.data       119350                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadExReq.avgMshrMissLatency::total       119350                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.misses::cpu.inst           19                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::cpu.data           29                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::l2cache.prefetcher     27500373                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.misses::total     27500421                       # number of ReadSharedReq misses (Count)
system.l3cache1.ReadSharedReq.missLatency::cpu.inst      2977000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::cpu.data      4209000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::l2cache.prefetcher 3571922998226                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.missLatency::total 3571930184226                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache1.ReadSharedReq.accesses::cpu.inst           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::cpu.data           29                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::l2cache.prefetcher     27500373                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.accesses::total     27500421                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache1.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.inst 156684.210526                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::cpu.data 145137.931034                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::l2cache.prefetcher 129886.347295                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMissLatency::total 129886.381893                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.mshrMisses::cpu.inst           19                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::cpu.data           29                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::l2cache.prefetcher     27500373                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMisses::total     27500421                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.inst      2597000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::cpu.data      3629000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 3021915538226                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissLatency::total 3021921764226                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.inst 136684.210526                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::cpu.data 125137.931034                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 109886.347295                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.ReadSharedReq.avgMshrMissLatency::total 109886.381893                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache1.WritebackDirty.hits::writebacks     11750093                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.hits::total     11750093                       # number of WritebackDirty hits (Count)
system.l3cache1.WritebackDirty.accesses::writebacks     11750093                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.WritebackDirty.accesses::total     11750093                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache1.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache1.tags.tagsInUse            2047.867472                       # Average ticks per tags in use ((Tick/Count))
system.l3cache1.tags.totalRefs               52249683                       # Total number of references to valid blocks. (Count)
system.l3cache1.tags.sampledRefs             30247997                       # Sample count of references to valid blocks. (Count)
system.l3cache1.tags.avgRefs                 1.727377                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache1.tags.warmupTick                114000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache1.tags.occupancies::writebacks   131.427031                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.inst     0.000929                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::cpu.data     0.005946                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.occupancies::l2cache.prefetcher  1916.433565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache1.tags.avgOccs::writebacks     0.016043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::cpu.data       0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::l2cache.prefetcher     0.233940                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.avgOccs::total          0.249984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache1.tags.occupanciesTaskId::1022         2038                       # Occupied blocks per task id (Count)
system.l3cache1.tags.occupanciesTaskId::1024           10                       # Occupied blocks per task id (Count)
system.l3cache1.tags.ageTaskId_1022::0             14                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::1            392                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1022::2           1632                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::0              3                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ageTaskId_1024::1              7                       # Occupied blocks per task id, per block age (Count)
system.l3cache1.tags.ratioOccsTaskId::1022     0.248779                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.ratioOccsTaskId::1024     0.001221                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache1.tags.tagAccesses            910245421                       # Number of tag accesses (Count)
system.l3cache1.tags.dataAccesses           910245421                       # Number of data accesses (Count)
system.l3cache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.demandMisses::cpu.inst             22                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::cpu.data             41                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::l2cache.prefetcher     27500420                       # number of demand (read+write) misses (Count)
system.l3cache2.demandMisses::total          27500483                       # number of demand (read+write) misses (Count)
system.l3cache2.overallMisses::cpu.inst            22                       # number of overall misses (Count)
system.l3cache2.overallMisses::cpu.data            41                       # number of overall misses (Count)
system.l3cache2.overallMisses::l2cache.prefetcher     27500420                       # number of overall misses (Count)
system.l3cache2.overallMisses::total         27500483                       # number of overall misses (Count)
system.l3cache2.demandMissLatency::cpu.inst      3275000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::cpu.data      6086000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::l2cache.prefetcher 3542907073523                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.demandMissLatency::total 3542916434523                       # number of demand (read+write) miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.inst      3275000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::cpu.data      6086000                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::l2cache.prefetcher 3542907073523                       # number of overall miss ticks (Tick)
system.l3cache2.overallMissLatency::total 3542916434523                       # number of overall miss ticks (Tick)
system.l3cache2.demandAccesses::cpu.inst           22                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::cpu.data           41                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::l2cache.prefetcher     27500420                       # number of demand (read+write) accesses (Count)
system.l3cache2.demandAccesses::total        27500483                       # number of demand (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.inst           22                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::cpu.data           41                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::l2cache.prefetcher     27500420                       # number of overall (read+write) accesses (Count)
system.l3cache2.overallAccesses::total       27500483                       # number of overall (read+write) accesses (Count)
system.l3cache2.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache2.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache2.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache2.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache2.demandAvgMissLatency::cpu.inst 148863.636364                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::cpu.data 148439.024390                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::l2cache.prefetcher 128831.016891                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.demandAvgMissLatency::total 128831.062150                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.inst 148863.636364                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::cpu.data 148439.024390                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::l2cache.prefetcher 128831.016891                       # average overall miss latency ((Tick/Count))
system.l3cache2.overallAvgMissLatency::total 128831.062150                       # average overall miss latency ((Tick/Count))
system.l3cache2.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache2.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache2.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache2.writebacks::writebacks       11750061                       # number of writebacks (Count)
system.l3cache2.writebacks::total            11750061                       # number of writebacks (Count)
system.l3cache2.demandMshrMisses::cpu.inst           22                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::cpu.data           41                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::l2cache.prefetcher     27500420                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.demandMshrMisses::total      27500483                       # number of demand (read+write) MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.inst           22                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::cpu.data           41                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::l2cache.prefetcher     27500420                       # number of overall MSHR misses (Count)
system.l3cache2.overallMshrMisses::total     27500483                       # number of overall MSHR misses (Count)
system.l3cache2.demandMshrMissLatency::cpu.inst      2835000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::cpu.data      5266000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::l2cache.prefetcher 2992898673523                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissLatency::total 2992906774523                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.inst      2835000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::cpu.data      5266000                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::l2cache.prefetcher 2992898673523                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.overallMshrMissLatency::total 2992906774523                       # number of overall MSHR miss ticks (Tick)
system.l3cache2.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache2.demandAvgMshrMissLatency::cpu.inst 128863.636364                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::cpu.data 128439.024390                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::l2cache.prefetcher 108831.016891                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.demandAvgMshrMissLatency::total 108831.062150                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.inst 128863.636364                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::cpu.data 128439.024390                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::l2cache.prefetcher 108831.016891                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.overallAvgMshrMissLatency::total 108831.062150                       # average overall mshr miss latency ((Tick/Count))
system.l3cache2.replacements                 30245916                       # number of replacements (Count)
system.l3cache2.CleanEvict.mshrMisses::writebacks      2750163                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMisses::total      2750163                       # number of CleanEvict MSHR misses (Count)
system.l3cache2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache2.ReadExReq.misses::cpu.data           15                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.misses::total            15                       # number of ReadExReq misses (Count)
system.l3cache2.ReadExReq.missLatency::cpu.data      2289000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.missLatency::total      2289000                       # number of ReadExReq miss ticks (Tick)
system.l3cache2.ReadExReq.accesses::cpu.data           15                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.accesses::total           15                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache2.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMissLatency::cpu.data       152600                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMissLatency::total       152600                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache2.ReadExReq.mshrMisses::cpu.data           15                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMisses::total           15                       # number of ReadExReq MSHR misses (Count)
system.l3cache2.ReadExReq.mshrMissLatency::cpu.data      1989000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissLatency::total      1989000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache2.ReadExReq.avgMshrMissLatency::cpu.data       132600                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadExReq.avgMshrMissLatency::total       132600                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.misses::cpu.inst           22                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::cpu.data           26                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::l2cache.prefetcher     27500420                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.misses::total     27500468                       # number of ReadSharedReq misses (Count)
system.l3cache2.ReadSharedReq.missLatency::cpu.inst      3275000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::cpu.data      3797000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::l2cache.prefetcher 3542907073523                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.missLatency::total 3542914145523                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache2.ReadSharedReq.accesses::cpu.inst           22                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::cpu.data           26                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::l2cache.prefetcher     27500420                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.accesses::total     27500468                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache2.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.inst 148863.636364                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::cpu.data 146038.461538                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::l2cache.prefetcher 128831.016891                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMissLatency::total 128831.049185                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.mshrMisses::cpu.inst           22                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::cpu.data           26                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::l2cache.prefetcher     27500420                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMisses::total     27500468                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.inst      2835000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::cpu.data      3277000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 2992898673523                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissLatency::total 2992904785523                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.inst 128863.636364                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::cpu.data 126038.461538                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 108831.016891                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.ReadSharedReq.avgMshrMissLatency::total 108831.049185                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache2.WritebackDirty.hits::writebacks     11750061                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.hits::total     11750061                       # number of WritebackDirty hits (Count)
system.l3cache2.WritebackDirty.accesses::writebacks     11750061                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.WritebackDirty.accesses::total     11750061                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache2.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache2.tags.tagsInUse            2047.867316                       # Average ticks per tags in use ((Tick/Count))
system.l3cache2.tags.totalRefs               52249681                       # Total number of references to valid blocks. (Count)
system.l3cache2.tags.sampledRefs             30247964                       # Sample count of references to valid blocks. (Count)
system.l3cache2.tags.avgRefs                 1.727378                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache2.tags.warmupTick                109000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache2.tags.occupancies::writebacks   131.422789                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.inst     0.001005                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::cpu.data     0.003121                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.occupancies::l2cache.prefetcher  1916.440401                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache2.tags.avgOccs::writebacks     0.016043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::cpu.data       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::l2cache.prefetcher     0.233940                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.avgOccs::total          0.249984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache2.tags.occupanciesTaskId::1022         2035                       # Occupied blocks per task id (Count)
system.l3cache2.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.l3cache2.tags.ageTaskId_1022::0             12                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::1            399                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1022::2           1624                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::0              7                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ageTaskId_1024::1              6                       # Occupied blocks per task id, per block age (Count)
system.l3cache2.tags.ratioOccsTaskId::1022     0.248413                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.ratioOccsTaskId::1024     0.001587                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache2.tags.tagAccesses            910245468                       # Number of tag accesses (Count)
system.l3cache2.tags.dataAccesses           910245468                       # Number of data accesses (Count)
system.l3cache2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.demandMisses::cpu.inst             18                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::cpu.data             76                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::l2cache.prefetcher     27500369                       # number of demand (read+write) misses (Count)
system.l3cache3.demandMisses::total          27500463                       # number of demand (read+write) misses (Count)
system.l3cache3.overallMisses::cpu.inst            18                       # number of overall misses (Count)
system.l3cache3.overallMisses::cpu.data            76                       # number of overall misses (Count)
system.l3cache3.overallMisses::l2cache.prefetcher     27500369                       # number of overall misses (Count)
system.l3cache3.overallMisses::total         27500463                       # number of overall misses (Count)
system.l3cache3.demandMissLatency::cpu.inst      2522000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::cpu.data     11297000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::l2cache.prefetcher 3674735909541                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.demandMissLatency::total 3674749728541                       # number of demand (read+write) miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.inst      2522000                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::cpu.data     11297000                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::l2cache.prefetcher 3674735909541                       # number of overall miss ticks (Tick)
system.l3cache3.overallMissLatency::total 3674749728541                       # number of overall miss ticks (Tick)
system.l3cache3.demandAccesses::cpu.inst           18                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::cpu.data           76                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::l2cache.prefetcher     27500369                       # number of demand (read+write) accesses (Count)
system.l3cache3.demandAccesses::total        27500463                       # number of demand (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.inst           18                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::cpu.data           76                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::l2cache.prefetcher     27500369                       # number of overall (read+write) accesses (Count)
system.l3cache3.overallAccesses::total       27500463                       # number of overall (read+write) accesses (Count)
system.l3cache3.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.l3cache3.demandMissRate::total               1                       # miss rate for demand accesses (Ratio)
system.l3cache3.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.l3cache3.overallMissRate::total              1                       # miss rate for overall accesses (Ratio)
system.l3cache3.demandAvgMissLatency::cpu.inst 140111.111111                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::cpu.data 148644.736842                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::l2cache.prefetcher 133624.967343                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.demandAvgMissLatency::total 133625.013097                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.inst 140111.111111                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::cpu.data 148644.736842                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::l2cache.prefetcher 133624.967343                       # average overall miss latency ((Tick/Count))
system.l3cache3.overallAvgMissLatency::total 133625.013097                       # average overall miss latency ((Tick/Count))
system.l3cache3.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache3.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l3cache3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache3.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache3.writebacks::writebacks       11750088                       # number of writebacks (Count)
system.l3cache3.writebacks::total            11750088                       # number of writebacks (Count)
system.l3cache3.demandMshrMisses::cpu.inst           18                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::cpu.data           76                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::l2cache.prefetcher     27500369                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.demandMshrMisses::total      27500463                       # number of demand (read+write) MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.inst           18                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::cpu.data           76                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::l2cache.prefetcher     27500369                       # number of overall MSHR misses (Count)
system.l3cache3.overallMshrMisses::total     27500463                       # number of overall MSHR misses (Count)
system.l3cache3.demandMshrMissLatency::cpu.inst      2162000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::cpu.data      9777000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::l2cache.prefetcher 3124728529541                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissLatency::total 3124740468541                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.inst      2162000                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::cpu.data      9777000                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::l2cache.prefetcher 3124728529541                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.overallMshrMissLatency::total 3124740468541                       # number of overall MSHR miss ticks (Tick)
system.l3cache3.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache3.demandAvgMshrMissLatency::cpu.inst 120111.111111                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::cpu.data 128644.736842                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::l2cache.prefetcher 113624.967343                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.demandAvgMshrMissLatency::total 113625.013097                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.inst 120111.111111                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::cpu.data 128644.736842                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::l2cache.prefetcher 113624.967343                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.overallAvgMshrMissLatency::total 113625.013097                       # average overall mshr miss latency ((Tick/Count))
system.l3cache3.replacements                 30245951                       # number of replacements (Count)
system.l3cache3.CleanEvict.mshrMisses::writebacks      2750148                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMisses::total      2750148                       # number of CleanEvict MSHR misses (Count)
system.l3cache3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache3.ReadExReq.misses::cpu.data           16                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.misses::total            16                       # number of ReadExReq misses (Count)
system.l3cache3.ReadExReq.missLatency::cpu.data      2245000                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.missLatency::total      2245000                       # number of ReadExReq miss ticks (Tick)
system.l3cache3.ReadExReq.accesses::cpu.data           16                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.accesses::total           16                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache3.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMissLatency::cpu.data 140312.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMissLatency::total 140312.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache3.ReadExReq.mshrMisses::cpu.data           16                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMisses::total           16                       # number of ReadExReq MSHR misses (Count)
system.l3cache3.ReadExReq.mshrMissLatency::cpu.data      1925000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissLatency::total      1925000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache3.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache3.ReadExReq.avgMshrMissLatency::cpu.data 120312.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadExReq.avgMshrMissLatency::total 120312.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.misses::cpu.inst           18                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::cpu.data           60                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::l2cache.prefetcher     27500369                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.misses::total     27500447                       # number of ReadSharedReq misses (Count)
system.l3cache3.ReadSharedReq.missLatency::cpu.inst      2522000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::cpu.data      9052000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::l2cache.prefetcher 3674735909541                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.missLatency::total 3674747483541                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache3.ReadSharedReq.accesses::cpu.inst           18                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::cpu.data           60                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::l2cache.prefetcher     27500369                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.accesses::total     27500447                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.inst 140111.111111                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::cpu.data 150866.666667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::l2cache.prefetcher 133624.967343                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMissLatency::total 133625.009206                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.mshrMisses::cpu.inst           18                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::cpu.data           60                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::l2cache.prefetcher     27500369                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMisses::total     27500447                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.inst      2162000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::cpu.data      7852000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::l2cache.prefetcher 3124728529541                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissLatency::total 3124738543541                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.inst 120111.111111                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::cpu.data 130866.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 113624.967343                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.ReadSharedReq.avgMshrMissLatency::total 113625.009206                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache3.WritebackDirty.hits::writebacks     11750088                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.hits::total     11750088                       # number of WritebackDirty hits (Count)
system.l3cache3.WritebackDirty.accesses::writebacks     11750088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.WritebackDirty.accesses::total     11750088                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache3.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache3.tags.tagsInUse            2047.867292                       # Average ticks per tags in use ((Tick/Count))
system.l3cache3.tags.totalRefs               52249660                       # Total number of references to valid blocks. (Count)
system.l3cache3.tags.sampledRefs             30247999                       # Sample count of references to valid blocks. (Count)
system.l3cache3.tags.avgRefs                 1.727376                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache3.tags.warmupTick                124000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache3.tags.occupancies::writebacks   131.424818                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.inst     0.000780                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::cpu.data     0.005527                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.occupancies::l2cache.prefetcher  1916.436167                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache3.tags.avgOccs::writebacks     0.016043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.inst       0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::cpu.data       0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::l2cache.prefetcher     0.233940                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.avgOccs::total          0.249984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache3.tags.occupanciesTaskId::1022         2038                       # Occupied blocks per task id (Count)
system.l3cache3.tags.occupanciesTaskId::1024           10                       # Occupied blocks per task id (Count)
system.l3cache3.tags.ageTaskId_1022::0             15                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::1            399                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1022::2           1624                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::0              3                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ageTaskId_1024::1              7                       # Occupied blocks per task id, per block age (Count)
system.l3cache3.tags.ratioOccsTaskId::1022     0.248779                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.ratioOccsTaskId::1024     0.001221                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache3.tags.tagAccesses            910244927                       # Number of tag accesses (Count)
system.l3cache3.tags.dataAccesses           910244927                       # Number of data accesses (Count)
system.l3cache3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples  47000293.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples        86.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1719032.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples 108282761.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000245460500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds       2914086                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds       2914086                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            241318188                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState            44378440                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                    110001899                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    47000293                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                  110001899                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  47000293                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      20                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.69                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.50                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6              110001899                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6              47000293                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 42802867                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 40638187                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  5894465                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  6001115                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                  6407568                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                  4445957                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                  1627586                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   854889                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   493953                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                   348587                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                  147937                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                  144691                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                  142613                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                   51464                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   55823                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   79031                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  710191                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                 2633398                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                 2682741                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                 3018817                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                 3137703                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                 3128709                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                 3236580                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                 3078853                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                 3048175                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                 3161051                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                 3163182                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                 3147154                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                 3245483                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                 3115267                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                 3351744                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                 2949693                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                   21475                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                   10013                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                    7224                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                    5206                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                    4166                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                    3204                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                    2171                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                    1820                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                    1044                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     285                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                      73                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples      2914086                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       36.721881                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      32.567131                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      25.526366                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511        2913340     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023          745      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total        2914086                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples      2914086                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.128650                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.112454                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.817974                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16           2805995     96.29%     96.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17             15321      0.53%     96.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             32678      1.12%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19             23843      0.82%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20             11515      0.40%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              9756      0.33%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22              4628      0.16%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23              3040      0.10%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24              2061      0.07%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25               621      0.02%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26              1312      0.05%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27               629      0.02%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28               340      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29              1021      0.04%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30               764      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::31               354      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::32               208      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total        2914086                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1280                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               7040121536                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys            3008018752                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               2641881115.04027796                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1128791299.12166119                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2664813054000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16973.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         5504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    110018048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher   6930096704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks   3008017472                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2065.435033021238                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 41285452.507960058749                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 2600593116.763556480408                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 1128790818.787932634354                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst           86                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1719032                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher    108282781                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks     47000293                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      4551982                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  97968245188                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher 4223607798870                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 64247346433259                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     52930.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     56990.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     39005.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   1366956.30                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         5504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    110018048                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher   6930097984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      7040121536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         5504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         5504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks   3008018752                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total   3008018752                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst            86                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1719032                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher    108282781                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total        110001899                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks     47000293                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        47000293                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            2065                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        41285453                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher   2600593597                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         2641881115                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         2065                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           2065                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks   1128791299                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1128791299                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks   1128791299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           2065                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       41285453                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher   2600593597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        3770672414                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts             110001879                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts             47000273                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       6876726                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       6876676                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       6876673                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       6876651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       6871567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       6871475                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       6873534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       6875392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       6875392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       6875392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      6875405                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      6875264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      6875264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      6875264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      6875264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      6875940                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0       2938624                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1       2938624                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2       2938624                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3       2938563                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4       2936017                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5       2935836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6       2936730                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7       2937472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8       2937472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9       2937472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10      2937449                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11      2937344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12      2937344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13      2937344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14      2937344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15      2938014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             2259045364790                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           550009395000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        4321580596040                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 20536.43                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            39286.43                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits            101988461                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits            43451120                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.72                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.45                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     11562569                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   869.022892                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   777.933751                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   280.416909                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       250144      2.16%      2.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       360369      3.12%      5.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       533754      4.62%      9.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       536041      4.64%     14.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       474023      4.10%     18.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       535436      4.63%     23.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       291218      2.52%     25.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       390698      3.38%     29.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      8190886     70.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     11562569                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         7040120256                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten      3008017472                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2641.880635                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW              1128.790819                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    29.46                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                20.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                8.82                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      41271249180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      21936181575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    392690675160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   122672557800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 210358081440.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1136620838220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  66134150400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1991683733775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    747.400683                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 149986628458                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  88983960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 2425843318542                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      41285507760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      21943767780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    392722740900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   122668867260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 210358081440.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1137012800430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  65804076960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1991795842530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    747.442753                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 149206678887                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  88983960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2426623268113                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp           109283036                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      47000293                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          62993027                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             718863                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            718863                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq      109283036                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache0.mem_side_port::system.mem_ctrl.port     82499272                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache1.mem_side_port::system.mem_ctrl.port     82499296                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache2.mem_side_port::system.mem_ctrl.port     82499303                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3cache3.mem_side_port::system.mem_ctrl.port     82499247                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               329997118                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache0.mem_side_port::system.mem_ctrl.port   2512033472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache1.mem_side_port::system.mem_ctrl.port   2512036736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache2.mem_side_port::system.mem_ctrl.port   2512034816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3cache3.mem_side_port::system.mem_ctrl.port   2512035264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total              10048140288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples          110001899                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                110001899    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total            110001899                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2664813907000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy        408277049910                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy       146969023995                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       146284327811                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       145856123011                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       146073478732                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests      219995219                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests    109993325                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       784856688                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                      1879957219                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
