#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 18 12:40:58 2024
# Process ID: 21168
# Current directory: C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.runs/synth_1
# Command line: vivado.exe -log tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb.tcl
# Log file: C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.runs/synth_1/tb.vds
# Journal file: C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.runs/synth_1\vivado.jou
# Running On: amd-training-3, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 33664 MB
#-----------------------------------------------------------
source tb.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1460.910 ; gain = 160.164
Command: synth_design -top tb -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23152
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1900.551 ; gain = 415.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:79]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/IM.v:4]
INFO: [Synth 8-3876] $readmem data file 'instr.mem' is read successfully [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/IM.v:15]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/IM.v:4]
INFO: [Synth 8-6157] synthesizing module 'AddALU' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/AddALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AddALU' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/AddALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MUX2_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MUX2_1' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MUX2_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'MainControl' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MainControl.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MainControl.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MainControl.v:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MainControl.v:170]
INFO: [Synth 8-6155] done synthesizing module 'MainControl' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MainControl.v:3]
INFO: [Synth 8-6157] synthesizing module 'ExtSign' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/ExtSign.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ExtSign' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/ExtSign.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2_1__parameterized0' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MUX2_1.v:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2_1__parameterized0' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/MUX2_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegistersBank' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/RegistersBank.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegistersBank' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/RegistersBank.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/ALU.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'DM' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/DM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DM' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/DM.v:3]
INFO: [Synth 8-6157] synthesizing module 'divizor' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/divizor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divizor' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/divizor.v:3]
INFO: [Synth 8-6157] synthesizing module 'dig_dec_top' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/dig_dec_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'cnt' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/cnt.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cnt' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/cnt.v:3]
INFO: [Synth 8-6157] synthesizing module 'dig_dec' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/dig_dec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dig_dec' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/dig_dec.v:3]
INFO: [Synth 8-6157] synthesizing module 'dec' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/dec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dec' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/dec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dig_dec_top' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/dig_dec_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-7071] port 'SWin' of module 'top' is unconnected for instance 'top_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
WARNING: [Synth 8-7071] port 'LEDout' of module 'top' is unconnected for instance 'top_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
WARNING: [Synth 8-7071] port 'a' of module 'top' is unconnected for instance 'top_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
WARNING: [Synth 8-7071] port 'b' of module 'top' is unconnected for instance 'top_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
WARNING: [Synth 8-7071] port 'c' of module 'top' is unconnected for instance 'top_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
WARNING: [Synth 8-7071] port 'd' of module 'top' is unconnected for instance 'top_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
WARNING: [Synth 8-7071] port 'e' of module 'top' is unconnected for instance 'top_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
WARNING: [Synth 8-7071] port 'f' of module 'top' is unconnected for instance 'top_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
WARNING: [Synth 8-7071] port 'g' of module 'top' is unconnected for instance 'top_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
WARNING: [Synth 8-7071] port 'A' of module 'top' is unconnected for instance 'top_1' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
WARNING: [Synth 8-7023] instance 'top_1' of module 'top' has 11 connections declared, but only 1 given [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:90]
INFO: [Synth 8-6155] done synthesizing module 'tb' (0#1) [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:79]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2974.738 ; gain = 1489.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2984.793 ; gain = 1500.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2984.793 ; gain = 1500.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
