

================================================================
== Vitis HLS Report for 'mmm_basic_Pipeline_ak'
================================================================
* Date:           Sun Jul 10 13:00:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mmm_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057|  10.285 us|  10.285 us|  2057|  2057|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ak      |     2055|     2055|        24|         16|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 16, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 27 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 28 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln32_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln32"   --->   Operation 29 'read' 'zext_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln36_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln36"   --->   Operation 30 'read' 'trunc_ln36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln31_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %select_ln31_1"   --->   Operation 31 'read' 'select_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln32_cast = zext i9 %zext_ln32_read"   --->   Operation 32 'zext' 'zext_ln32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %k"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%k_2 = load i9 %k" [mmm.cpp:34]   --->   Operation 38 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %k_2, i32 8" [mmm.cpp:34]   --->   Operation 40 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 41 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %tmp, void %.split, void %.exitStub" [mmm.cpp:34]   --->   Operation 42 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %k_2, i32 1, i32 7" [mmm.cpp:36]   --->   Operation 43 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln31_1_read, i32 1, i32 8" [mmm.cpp:36]   --->   Operation 44 'partselect' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i1.i7, i8 %tmp_9, i1 %trunc_ln36_read, i7 %lshr_ln" [mmm.cpp:36]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i16 %tmp_s" [mmm.cpp:36]   --->   Operation 46 'zext' 'zext_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln36" [mmm.cpp:36]   --->   Operation 47 'getelementptr' 'A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %lshr_ln, i8 0" [mmm.cpp:36]   --->   Operation 48 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.84ns)   --->   "%add_ln36 = add i15 %tmp_1, i15 %zext_ln32_cast" [mmm.cpp:36]   --->   Operation 49 'add' 'add_ln36' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i15 %add_ln36" [mmm.cpp:36]   --->   Operation 50 'zext' 'zext_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln36_1" [mmm.cpp:36]   --->   Operation 51 'getelementptr' 'B_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.23ns)   --->   "%A_load = load i15 %A_addr" [mmm.cpp:36]   --->   Operation 52 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%B_load = load i15 %B_addr" [mmm.cpp:36]   --->   Operation 53 'load' 'B_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln34 = add i9 %k_2, i9 2" [mmm.cpp:34]   --->   Operation 54 'add' 'add_ln34' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln34 = store i9 %add_ln34, i9 %k" [mmm.cpp:34]   --->   Operation 55 'store' 'store_ln34' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%A_load = load i15 %A_addr" [mmm.cpp:36]   --->   Operation 56 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i64 %A_load" [mmm.cpp:36]   --->   Operation 57 'trunc' 'trunc_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%B_load = load i15 %B_addr" [mmm.cpp:36]   --->   Operation 58 'load' 'B_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = trunc i64 %B_load" [mmm.cpp:36]   --->   Operation 59 'trunc' 'trunc_ln36_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %A_load, i32 32, i32 63" [mmm.cpp:36]   --->   Operation 60 'partselect' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %B_load, i32 32, i32 63" [mmm.cpp:36]   --->   Operation 61 'partselect' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %trunc_ln36_1" [mmm.cpp:36]   --->   Operation 62 'bitcast' 'bitcast_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln36_1 = bitcast i32 %trunc_ln36_2" [mmm.cpp:36]   --->   Operation 63 'bitcast' 'bitcast_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 64 [5/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %bitcast_ln36_1" [mmm.cpp:36]   --->   Operation 64 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 65 [4/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %bitcast_ln36_1" [mmm.cpp:36]   --->   Operation 65 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln36_2 = bitcast i32 %tmp_5" [mmm.cpp:36]   --->   Operation 66 'bitcast' 'bitcast_ln36_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln36_3 = bitcast i32 %tmp_6" [mmm.cpp:36]   --->   Operation 67 'bitcast' 'bitcast_ln36_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 68 [5/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_2, i32 %bitcast_ln36_3" [mmm.cpp:36]   --->   Operation 68 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 69 [3/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %bitcast_ln36_1" [mmm.cpp:36]   --->   Operation 69 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [4/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_2, i32 %bitcast_ln36_3" [mmm.cpp:36]   --->   Operation 70 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 71 [2/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %bitcast_ln36_1" [mmm.cpp:36]   --->   Operation 71 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [3/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_2, i32 %bitcast_ln36_3" [mmm.cpp:36]   --->   Operation 72 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 73 [1/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln36, i32 %bitcast_ln36_1" [mmm.cpp:36]   --->   Operation 73 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [2/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_2, i32 %bitcast_ln36_3" [mmm.cpp:36]   --->   Operation 74 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [mmm.cpp:36]   --->   Operation 75 'load' 'p_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 76 [8/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 76 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln36_2, i32 %bitcast_ln36_3" [mmm.cpp:36]   --->   Operation 77 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_load7 = load i32 %empty"   --->   Operation 96 'load' 'p_load7' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load7"   --->   Operation 97 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 78 [7/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 78 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 79 [6/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 79 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 80 [5/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 80 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 81 [4/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 81 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 82 [3/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 82 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 83 [2/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 83 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.45>
ST_15 : Operation 84 [1/8] (3.45ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [mmm.cpp:36]   --->   Operation 84 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 85 [8/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 85 'fadd' 'add_1' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 86 [7/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 86 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 87 [6/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 87 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 88 [5/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 88 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 89 [4/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 89 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 90 [3/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 90 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.45>
ST_22 : Operation 91 [2/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 91 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.45>
ST_23 : Operation 92 [1/8] (3.45ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [mmm.cpp:36]   --->   Operation 92 'fadd' 'add_1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 0.42>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [mmm.cpp:29]   --->   Operation 93 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln36 = store i32 %add_1, i32 %empty" [mmm.cpp:36]   --->   Operation 94 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.08ns
The critical path consists of the following:
	'alloca' operation ('k') [8]  (0 ns)
	'load' operation ('k', mmm.cpp:34) on local variable 'k' [19]  (0 ns)
	'add' operation ('add_ln36', mmm.cpp:36) [33]  (0.842 ns)
	'getelementptr' operation ('B_addr', mmm.cpp:36) [35]  (0 ns)
	'load' operation ('B_load', mmm.cpp:36) on array 'B' [39]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('A_load', mmm.cpp:36) on array 'A' [36]  (1.24 ns)

 <State 3>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('mul', mmm.cpp:36) [42]  (3.18 ns)

 <State 4>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('mul', mmm.cpp:36) [42]  (3.18 ns)

 <State 5>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('mul', mmm.cpp:36) [42]  (3.18 ns)

 <State 6>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('mul', mmm.cpp:36) [42]  (3.18 ns)

 <State 7>: 3.18ns
The critical path consists of the following:
	'fmul' operation ('mul', mmm.cpp:36) [42]  (3.18 ns)

 <State 8>: 3.45ns
The critical path consists of the following:
	'load' operation ('p_load', mmm.cpp:36) on local variable 'empty' [25]  (0 ns)
	'fadd' operation ('add', mmm.cpp:36) [43]  (3.45 ns)

 <State 9>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', mmm.cpp:36) [43]  (3.45 ns)

 <State 10>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', mmm.cpp:36) [43]  (3.45 ns)

 <State 11>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', mmm.cpp:36) [43]  (3.45 ns)

 <State 12>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', mmm.cpp:36) [43]  (3.45 ns)

 <State 13>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', mmm.cpp:36) [43]  (3.45 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', mmm.cpp:36) [43]  (3.45 ns)

 <State 15>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', mmm.cpp:36) [43]  (3.45 ns)

 <State 16>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add_1', mmm.cpp:36) [49]  (3.45 ns)

 <State 17>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add_1', mmm.cpp:36) [49]  (3.45 ns)

 <State 18>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add_1', mmm.cpp:36) [49]  (3.45 ns)

 <State 19>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add_1', mmm.cpp:36) [49]  (3.45 ns)

 <State 20>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add_1', mmm.cpp:36) [49]  (3.45 ns)

 <State 21>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add_1', mmm.cpp:36) [49]  (3.45 ns)

 <State 22>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add_1', mmm.cpp:36) [49]  (3.45 ns)

 <State 23>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add_1', mmm.cpp:36) [49]  (3.45 ns)

 <State 24>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln36', mmm.cpp:36) of variable 'add_1', mmm.cpp:36 on local variable 'empty' [52]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
