{
  "module_name": "elmer0.h",
  "hash_id": "e4466009be26f198670b0a9484f42b75d12e1fda902931acd89048f345069f13",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb/elmer0.h",
  "human_readable_source": " \n \n\n#ifndef _CXGB_ELMER0_H_\n#define _CXGB_ELMER0_H_\n\n \nenum {\n\tELMER0_XC2S300E_6FT256_C,\n\tELMER0_XC2S100E_6TQ144_C\n};\n\n \n#define A_ELMER0_VERSION\t0x100000\n#define A_ELMER0_PHY_CFG\t0x100004\n#define A_ELMER0_INT_ENABLE\t0x100008\n#define A_ELMER0_INT_CAUSE\t0x10000c\n#define A_ELMER0_GPI_CFG\t0x100010\n#define A_ELMER0_GPI_STAT\t0x100014\n#define A_ELMER0_GPO\t\t0x100018\n#define A_ELMER0_PORT0_MI1_CFG\t0x400000\n\n#define S_MI1_MDI_ENABLE    0\n#define V_MI1_MDI_ENABLE(x) ((x) << S_MI1_MDI_ENABLE)\n#define F_MI1_MDI_ENABLE    V_MI1_MDI_ENABLE(1U)\n\n#define S_MI1_MDI_INVERT    1\n#define V_MI1_MDI_INVERT(x) ((x) << S_MI1_MDI_INVERT)\n#define F_MI1_MDI_INVERT    V_MI1_MDI_INVERT(1U)\n\n#define S_MI1_PREAMBLE_ENABLE    2\n#define V_MI1_PREAMBLE_ENABLE(x) ((x) << S_MI1_PREAMBLE_ENABLE)\n#define F_MI1_PREAMBLE_ENABLE    V_MI1_PREAMBLE_ENABLE(1U)\n\n#define S_MI1_SOF    3\n#define M_MI1_SOF    0x3\n#define V_MI1_SOF(x) ((x) << S_MI1_SOF)\n#define G_MI1_SOF(x) (((x) >> S_MI1_SOF) & M_MI1_SOF)\n\n#define S_MI1_CLK_DIV    5\n#define M_MI1_CLK_DIV    0xff\n#define V_MI1_CLK_DIV(x) ((x) << S_MI1_CLK_DIV)\n#define G_MI1_CLK_DIV(x) (((x) >> S_MI1_CLK_DIV) & M_MI1_CLK_DIV)\n\n#define A_ELMER0_PORT0_MI1_ADDR 0x400004\n\n#define S_MI1_REG_ADDR    0\n#define M_MI1_REG_ADDR    0x1f\n#define V_MI1_REG_ADDR(x) ((x) << S_MI1_REG_ADDR)\n#define G_MI1_REG_ADDR(x) (((x) >> S_MI1_REG_ADDR) & M_MI1_REG_ADDR)\n\n#define S_MI1_PHY_ADDR    5\n#define M_MI1_PHY_ADDR    0x1f\n#define V_MI1_PHY_ADDR(x) ((x) << S_MI1_PHY_ADDR)\n#define G_MI1_PHY_ADDR(x) (((x) >> S_MI1_PHY_ADDR) & M_MI1_PHY_ADDR)\n\n#define A_ELMER0_PORT0_MI1_DATA 0x400008\n\n#define S_MI1_DATA    0\n#define M_MI1_DATA    0xffff\n#define V_MI1_DATA(x) ((x) << S_MI1_DATA)\n#define G_MI1_DATA(x) (((x) >> S_MI1_DATA) & M_MI1_DATA)\n\n#define A_ELMER0_PORT0_MI1_OP 0x40000c\n\n#define S_MI1_OP    0\n#define M_MI1_OP    0x3\n#define V_MI1_OP(x) ((x) << S_MI1_OP)\n#define G_MI1_OP(x) (((x) >> S_MI1_OP) & M_MI1_OP)\n\n#define S_MI1_ADDR_AUTOINC    2\n#define V_MI1_ADDR_AUTOINC(x) ((x) << S_MI1_ADDR_AUTOINC)\n#define F_MI1_ADDR_AUTOINC    V_MI1_ADDR_AUTOINC(1U)\n\n#define S_MI1_OP_BUSY    31\n#define V_MI1_OP_BUSY(x) ((x) << S_MI1_OP_BUSY)\n#define F_MI1_OP_BUSY    V_MI1_OP_BUSY(1U)\n\n#define A_ELMER0_PORT1_MI1_CFG\t0x500000\n#define A_ELMER0_PORT1_MI1_ADDR\t0x500004\n#define A_ELMER0_PORT1_MI1_DATA\t0x500008\n#define A_ELMER0_PORT1_MI1_OP\t0x50000c\n#define A_ELMER0_PORT2_MI1_CFG\t0x600000\n#define A_ELMER0_PORT2_MI1_ADDR\t0x600004\n#define A_ELMER0_PORT2_MI1_DATA\t0x600008\n#define A_ELMER0_PORT2_MI1_OP\t0x60000c\n#define A_ELMER0_PORT3_MI1_CFG\t0x700000\n#define A_ELMER0_PORT3_MI1_ADDR\t0x700004\n#define A_ELMER0_PORT3_MI1_DATA\t0x700008\n#define A_ELMER0_PORT3_MI1_OP\t0x70000c\n\n \n#define     ELMER0_GP_BIT0              0x0001\n#define     ELMER0_GP_BIT1              0x0002\n#define     ELMER0_GP_BIT2              0x0004\n#define     ELMER0_GP_BIT3              0x0008\n#define     ELMER0_GP_BIT4              0x0010\n#define     ELMER0_GP_BIT5              0x0020\n#define     ELMER0_GP_BIT6              0x0040\n#define     ELMER0_GP_BIT7              0x0080\n#define     ELMER0_GP_BIT8              0x0100\n#define     ELMER0_GP_BIT9              0x0200\n#define     ELMER0_GP_BIT10             0x0400\n#define     ELMER0_GP_BIT11             0x0800\n#define     ELMER0_GP_BIT12             0x1000\n#define     ELMER0_GP_BIT13             0x2000\n#define     ELMER0_GP_BIT14             0x4000\n#define     ELMER0_GP_BIT15             0x8000\n#define     ELMER0_GP_BIT16             0x10000\n#define     ELMER0_GP_BIT17             0x20000\n#define     ELMER0_GP_BIT18             0x40000\n#define     ELMER0_GP_BIT19             0x80000\n\n#define MI1_OP_DIRECT_WRITE 1\n#define MI1_OP_DIRECT_READ  2\n\n#define MI1_OP_INDIRECT_ADDRESS  0\n#define MI1_OP_INDIRECT_WRITE    1\n#define MI1_OP_INDIRECT_READ_INC 2\n#define MI1_OP_INDIRECT_READ     3\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}